{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460542416815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460542416816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 06:13:36 2016 " "Processing started: Wed Apr 13 06:13:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460542416816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542416816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyDDR3Controller_example -c MyDDR3Controller_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyDDR3Controller_example -c MyDDR3Controller_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542416816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1460542421249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/MyDDR3Controller_example.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/MyDDR3Controller_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example " "Found entity 1: MyDDR3Controller_example" {  } { { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MyDDR3Controller_example/submodules/altera_reset_controller.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MyDDR3Controller_example/submodules/altera_reset_synchronizer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_mm_interconnect_0 " "Found entity 1: MyDDR3Controller_example_mm_interconnect_0" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_mm_interconnect_0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_master_translator.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_d0 " "Found entity 1: MyDDR3Controller_example_d0" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/driver_definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file MyDDR3Controller_example/submodules/driver_definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver_definitions (SystemVerilog) (MyDDR3Controller_example) " "Found design unit 1: driver_definitions (SystemVerilog) (MyDDR3Controller_example)" {  } { { "MyDDR3Controller_example/submodules/driver_definitions.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_definitions.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "MyDDR3Controller_example/submodules/addr_gen.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/burst_boundary_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/burst_boundary_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 burst_boundary_addr_gen " "Found entity 1: burst_boundary_addr_gen" {  } { { "MyDDR3Controller_example/submodules/burst_boundary_addr_gen.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/burst_boundary_addr_gen.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "MyDDR3Controller_example/submodules/lfsr.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/lfsr.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_LFSR num_lfsr lfsr_wrapper.sv(47) " "Verilog HDL Declaration information at lfsr_wrapper.sv(47): object \"NUM_LFSR\" differs only in case from object \"num_lfsr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/lfsr_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/lfsr_wrapper.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/lfsr_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/lfsr_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_wrapper " "Found entity 1: lfsr_wrapper" {  } { { "MyDDR3Controller_example/submodules/lfsr_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/lfsr_wrapper.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rand_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rand_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_addr_gen " "Found entity 1: rand_addr_gen" {  } { { "MyDDR3Controller_example/submodules/rand_addr_gen.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rand_burstcount_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rand_burstcount_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_burstcount_gen " "Found entity 1: rand_burstcount_gen" {  } { { "MyDDR3Controller_example/submodules/rand_burstcount_gen.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_burstcount_gen.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rand_num_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rand_num_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_num_gen " "Found entity 1: rand_num_gen" {  } { { "MyDDR3Controller_example/submodules/rand_num_gen.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_num_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rand_seq_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rand_seq_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_seq_addr_gen " "Found entity 1: rand_seq_addr_gen" {  } { { "MyDDR3Controller_example/submodules/rand_seq_addr_gen.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_seq_addr_gen.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "MyDDR3Controller_example/submodules/reset_sync.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/scfifo_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/scfifo_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_wrapper " "Found entity 1: scfifo_wrapper" {  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/seq_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/seq_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seq_addr_gen " "Found entity 1: seq_addr_gen" {  } { { "MyDDR3Controller_example/submodules/seq_addr_gen.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/seq_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/template_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/template_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 template_addr_gen " "Found entity 1: template_addr_gen" {  } { { "MyDDR3Controller_example/submodules/template_addr_gen.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/template_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/template_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/template_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 template_stage " "Found entity 1: template_stage" {  } { { "MyDDR3Controller_example/submodules/template_stage.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/template_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/driver_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/driver_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_csr " "Found entity 1: driver_csr" {  } { { "MyDDR3Controller_example/submodules/driver_csr.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_traffic_gen_avl_use_be_avl_use_burstbegin " "Found entity 1: avalon_traffic_gen_avl_use_be_avl_use_burstbegin" {  } { { "MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_rw_stage_avl_use_be_avl_use_burstbegin " "Found entity 1: block_rw_stage_avl_use_be_avl_use_burstbegin" {  } { { "MyDDR3Controller_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_avl_use_be_avl_use_burstbegin " "Found entity 1: driver_avl_use_be_avl_use_burstbegin" {  } { { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "test_complete TEST_COMPLETE driver_fsm_avl_use_be_avl_use_burstbegin.sv(96) " "Verilog HDL Declaration information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(96): object \"test_complete\" differs only in case from object \"TEST_COMPLETE\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "timeout TIMEOUT driver_fsm_avl_use_be_avl_use_burstbegin.sv(97) " "Verilog HDL Declaration information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(97): object \"timeout\" differs only in case from object \"TIMEOUT\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_fsm_avl_use_be_avl_use_burstbegin " "Found entity 1: driver_fsm_avl_use_be_avl_use_burstbegin" {  } { { "MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_compare_avl_use_be_avl_use_burstbegin " "Found entity 1: read_compare_avl_use_be_avl_use_burstbegin" {  } { { "MyDDR3Controller_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_rw_stage_avl_use_be_avl_use_burstbegin " "Found entity 1: single_rw_stage_avl_use_be_avl_use_burstbegin" {  } { { "MyDDR3Controller_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0 " "Found entity 1: MyDDR3Controller_example_if0" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_c0 " "Found entity 1: MyDDR3Controller_example_if0_c0" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_c0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_arbiter.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_list.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435306 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435306 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435311 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435311 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435314 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435316 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_input_if.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_sideband.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_tbp.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_timing_param.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "MyDDR3Controller_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0 " "Found entity 1: MyDDR3Controller_example_if0_s0" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "MyDDR3Controller_example/submodules/rw_manager_inst_ROM_reg.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "MyDDR3Controller_example/submodules/rw_manager_jumplogic.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435377 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001 " "Found entity 2: MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "MyDDR3Controller_example/submodules/rw_manager_ac_ROM_reg.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "MyDDR3Controller_example/submodules/rw_manager_dm_decoder.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435382 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "MyDDR3Controller_example/submodules/rw_manager_read_datapath.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "MyDDR3Controller_example/submodules/sequencer_data_mgr.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "MyDDR3Controller_example/submodules/rw_manager_ram.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "MyDDR3Controller_example/submodules/rw_manager_ddr3.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "MyDDR3Controller_example/submodules/rw_manager_bitcheck.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "MyDDR3Controller_example/submodules/sequencer_reg_file.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435396 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1460542435398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "MyDDR3Controller_example/submodules/rw_manager_lfsr12.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "MyDDR3Controller_example/submodules/rw_manager_di_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "MyDDR3Controller_example/submodules/rw_manager_ram_csr.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435404 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002 " "Found entity 2: MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435414 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435414 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005_default_decode" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435416 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005 " "Found entity 2: MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "MyDDR3Controller_example/submodules/rw_manager_data_broadcast.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460542435422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_default_decode" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435423 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyDDR3Controller_example_if0_s0_mm_interconnect_0_router " "Found entity 2: MyDDR3Controller_example_if0_s0_mm_interconnect_0_router" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "MyDDR3Controller_example/submodules/rw_manager_datamux.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "MyDDR3Controller_example/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MyDDR3Controller_example/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0 " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_master_agent.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "MyDDR3Controller_example/submodules/rw_manager_data_decoder.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "MyDDR3Controller_example/submodules/rw_manager_lfsr36.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_mgr.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_irq_mapper " "Found entity 1: MyDDR3Controller_example_if0_s0_irq_mapper" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_irq_mapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "MyDDR3Controller_example/submodules/rw_manager_lfsr72.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "MyDDR3Controller_example/submodules/afi_mux_ddr3_ddrx.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_clock_pair_generator " "Found entity 1: MyDDR3Controller_example_if0_p0_clock_pair_generator" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_clock_pair_generator.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_read_valid_selector " "Found entity 1: MyDDR3Controller_example_if0_p0_read_valid_selector" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_addr_cmd_datapath " "Found entity 1: MyDDR3Controller_example_if0_p0_addr_cmd_datapath" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_reset " "Found entity 1: MyDDR3Controller_example_if0_p0_reset" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_acv_ldc " "Found entity 1: MyDDR3Controller_example_if0_p0_acv_ldc" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_acv_ldc.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_memphy " "Found entity 1: MyDDR3Controller_example_if0_p0_memphy" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_reset_sync " "Found entity 1: MyDDR3Controller_example_if0_p0_reset_sync" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset_sync.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_new_io_pads " "Found entity 1: MyDDR3Controller_example_if0_p0_new_io_pads" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_new_io_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_fr_cycle_shifter " "Found entity 1: MyDDR3Controller_example_if0_p0_fr_cycle_shifter" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_fr_cycle_shifter.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_fr_cycle_extender " "Found entity 1: MyDDR3Controller_example_if0_p0_fr_cycle_extender" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_fr_cycle_extender.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_read_datapath " "Found entity 1: MyDDR3Controller_example_if0_p0_read_datapath" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_datapath.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_write_datapath " "Found entity 1: MyDDR3Controller_example_if0_p0_write_datapath" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_core_shadow_registers " "Found entity 1: MyDDR3Controller_example_if0_p0_core_shadow_registers" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_core_shadow_registers.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_simple_ddio_out " "Found entity 1: MyDDR3Controller_example_if0_p0_simple_ddio_out" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_simple_ddio_out.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_phy_csr " "Found entity 1: MyDDR3Controller_example_if0_p0_phy_csr" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_phy_csr.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_iss_probe " "Found entity 1: MyDDR3Controller_example_if0_p0_iss_probe" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_iss_probe.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_addr_cmd_pads " "Found entity 1: MyDDR3Controller_example_if0_p0_addr_cmd_pads" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_flop_mem " "Found entity 1: MyDDR3Controller_example_if0_p0_flop_mem" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_flop_mem.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0 " "Found entity 1: MyDDR3Controller_example_if0_p0" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_p0_altdqdqs " "Found entity 1: MyDDR3Controller_example_if0_p0_altdqdqs" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_altdqdqs.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_cyclonev " "Found entity 1: altdq_dqs2_acv_cyclonev" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDDR3Controller_example_if0_pll0 " "Found entity 1: MyDDR3Controller_example_if0_pll0" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542435553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542435553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyDDR3Controller_example " "Elaborating entity \"MyDDR3Controller_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1460542435966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0 MyDDR3Controller_example_if0:if0 " "Elaborating entity \"MyDDR3Controller_example_if0\" for hierarchy \"MyDDR3Controller_example_if0:if0\"" {  } { { "MyDDR3Controller_example/MyDDR3Controller_example.v" "if0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542435993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_pll0 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_pll0:pll0 " "Elaborating entity \"MyDDR3Controller_example_if0_pll0\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_pll0:pll0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "pll0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436030 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models MyDDR3Controller_example_if0_pll0.sv(157) " "Verilog HDL Display System Task info at MyDDR3Controller_example_if0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542436032 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0 " "Elaborating entity \"MyDDR3Controller_example_if0_p0\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "p0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436046 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models MyDDR3Controller_example_if0_p0.sv(373) " "Verilog HDL Display System Task info at MyDDR3Controller_example_if0_p0.sv(373): Using Regular core emif simulation models" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0.sv" 373 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542436049 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_memphy MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy " "Elaborating entity \"MyDDR3Controller_example_if0_p0_memphy\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0.sv" "umemphy" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0.sv" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_reset MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset " "Elaborating entity \"MyDDR3Controller_example_if0_p0_reset\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" "ureset" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_reset_sync MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset\|MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"MyDDR3Controller_example_if0_p0_reset_sync\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset\|MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" "ureset_afi_clk" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_reset_sync MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset\|MyDDR3Controller_example_if0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"MyDDR3Controller_example_if0_p0_reset_sync\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset\|MyDDR3Controller_example_if0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_reset_sync MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset\|MyDDR3Controller_example_if0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"MyDDR3Controller_example_if0_p0_reset_sync\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset\|MyDDR3Controller_example_if0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_reset_sync MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset\|MyDDR3Controller_example_if0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"MyDDR3Controller_example_if0_p0_reset_sync\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_reset:ureset\|MyDDR3Controller_example_if0_p0_reset_sync:ureset_avl_clk\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" "ureset_avl_clk" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_addr_cmd_datapath MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"MyDDR3Controller_example_if0_p0_addr_cmd_datapath\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" "uaddr_cmd_datapath" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_shifter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_shifter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_shifter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_shifter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_shifter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_shifter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_shifter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_shifter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_write_datapath MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath " "Elaborating entity \"MyDDR3Controller_example_if0_p0_write_datapath\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" "uwrite_datapath" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_extender MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_extender\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" "oct_ena_source_extender" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_shifter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_shifter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_shifter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_shifter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" "afi_wdata_shifter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_shifter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_shifter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" "afi_dm_shifter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_shifter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_shifter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" "bs_wr_grp\[0\].dq_shifter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_fr_cycle_shifter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"MyDDR3Controller_example_if0_p0_fr_cycle_shifter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath\|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_read_datapath MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath " "Elaborating entity \"MyDDR3Controller_example_if0_p0_read_datapath\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" "uread_datapath" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_read_valid_selector MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector " "Elaborating entity \"MyDDR3Controller_example_if0_p0_read_valid_selector\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_datapath.sv" "vsel_gen\[0\].read_buffering\[0\].uread_valid_selector" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_datapath.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v" "uvalid_select" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436345 ""}  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542436345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/decode_f5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542436392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542436392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath\|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_new_io_pads MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads " "Elaborating entity \"MyDDR3Controller_example_if0_p0_new_io_pads\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" "uio_pads" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_memphy.sv" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_addr_cmd_pads MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"MyDDR3Controller_example_if0_p0_addr_cmd_pads\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_new_io_pads.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "uaddress_pad" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 15 " "Parameter \"width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436507 ""}  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542436507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_laf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_laf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_laf " "Found entity 1: ddio_out_laf" {  } { { "db/ddio_out_laf.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/ddio_out_laf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542436551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542436551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_laf MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_laf:auto_generated " "Elaborating entity \"ddio_out_laf\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_laf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborating entity \"altddio_out\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "ubank_pad" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436580 ""}  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542436580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_29f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_29f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_29f " "Found entity 1: ddio_out_29f" {  } { { "db/ddio_out_29f.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/ddio_out_29f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542436625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542436625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_29f MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated " "Elaborating entity \"ddio_out_29f\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborating entity \"altddio_out\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "ucs_n_pad" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436643 ""}  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542436643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b9f " "Found entity 1: ddio_out_b9f" {  } { { "db/ddio_out_b9f.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/ddio_out_b9f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542436690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542436690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b9f MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated " "Elaborating entity \"ddio_out_b9f\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborating entity \"altddio_out\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "ucke_pad" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436708 ""}  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542436708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_09f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_09f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_09f " "Found entity 1: ddio_out_09f" {  } { { "db/ddio_out_09f.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/ddio_out_09f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542436756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542436756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_09f MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated " "Elaborating entity \"ddio_out_09f\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_acv_ldc MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|MyDDR3Controller_example_if0_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc " "Elaborating entity \"MyDDR3Controller_example_if0_p0_acv_ldc\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|MyDDR3Controller_example_if0_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "clock_gen\[0\].acv_ck_ldc" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542436821 ""}  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542436821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542436867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542436867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_clock_pair_generator MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|MyDDR3Controller_example_if0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"MyDDR3Controller_example_if0_p0_clock_pair_generator\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads\|MyDDR3Controller_example_if0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_addr_cmd_pads.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_p0_altdqdqs MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"MyDDR3Controller_example_if0_p0_altdqdqs\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_new_io_pads.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_cyclonev MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_cyclonev\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_p0_altdqdqs.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542436894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddr3_ddrx MyDDR3Controller_example_if0:if0\|afi_mux_ddr3_ddrx:m0 " "Elaborating entity \"afi_mux_ddr3_ddrx\" for hierarchy \"MyDDR3Controller_example_if0:if0\|afi_mux_ddr3_ddrx:m0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "m0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0 " "Elaborating entity \"MyDDR3Controller_example_if0_s0\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "s0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "sequencer_rst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "cpu_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437373 ""}  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542437373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542437427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542437427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "sequencer_scc_mgr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437679 ""}  } { { "MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542437679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542437730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542437730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542437807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542437807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542437855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542437855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "MyDDR3Controller_example/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "sequencer_reg_file_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/sequencer_reg_file.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542437918 ""}  } { { "MyDDR3Controller_example/submodules/sequencer_reg_file.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542437918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542437970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542437970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542437972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "sequencer_phy_mgr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "sequencer_data_mgr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr3 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr3\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "sequencer_rw_mgr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_ddr3.v" "rw_mgr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_ddr3.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_0_reg rw_manager_generic.sv(155) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(155): object \"jump_ptr_0_reg\" assigned a value but never read" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460542438080 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_1_reg rw_manager_generic.sv(156) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(156): object \"jump_ptr_1_reg\" assigned a value but never read" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460542438080 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_0_reg rw_manager_generic.sv(157) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(157): object \"jump_cntr_0_reg\" assigned a value but never read" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460542438080 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_1_reg rw_manager_generic.sv(158) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(158): object \"jump_cntr_1_reg\" assigned a value but never read" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460542438080 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_mask_reg rw_manager_generic.sv(159) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(159): object \"cs_mask_reg\" assigned a value but never read" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460542438080 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "all_refresh_done rw_manager_generic.sv(163) " "Verilog HDL warning at rw_manager_generic.sv(163): object all_refresh_done used but never assigned" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460542438080 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "restore_done rw_manager_generic.sv(164) " "Verilog HDL warning at rw_manager_generic.sv(164): object restore_done used but never assigned" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460542438080 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_refresh_done 0 rw_manager_generic.sv(163) " "Net \"all_refresh_done\" at rw_manager_generic.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1460542438087 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "restore_done 0 rw_manager_generic.sv(164) " "Net \"restore_done\" at rw_manager_generic.sv(164) has no driver or initial value, using a default initial value '0'" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1460542438087 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_generic.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MyDDR3Controller_example_if0_s0_inst_ROM.hex " "Parameter \"init_file\" = \"MyDDR3Controller_example_if0_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438200 ""}  } { { "MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542438200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3fu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3fu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3fu1 " "Found entity 1: altsyncram_3fu1" {  } { { "db/altsyncram_3fu1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_3fu1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542438253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542438253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3fu1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_3fu1:auto_generated " "Elaborating entity \"altsyncram_3fu1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_3fu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ka " "Found entity 1: decode_8ka" {  } { { "db/decode_8ka.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/decode_8ka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542438395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542438395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ka MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_3fu1:auto_generated\|decode_8ka:wr_decode " "Elaborating entity \"decode_8ka\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_3fu1:auto_generated\|decode_8ka:wr_decode\"" {  } { { "db/altsyncram_3fu1.tdf" "wr_decode" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_3fu1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2gb " "Found entity 1: mux_2gb" {  } { { "db/mux_2gb.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/mux_2gb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542438444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542438444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2gb MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_3fu1:auto_generated\|mux_2gb:rd_mux " "Elaborating entity \"mux_2gb\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_3fu1:auto_generated\|mux_2gb:rd_mux\"" {  } { { "db/altsyncram_3fu1.tdf" "rd_mux" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_3fu1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MyDDR3Controller_example_if0_s0_AC_ROM.hex " "Parameter \"init_file\" = \"MyDDR3Controller_example_if0_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438534 ""}  } { { "MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542438534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4802.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4802.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4802 " "Found entity 1: altsyncram_4802" {  } { { "db/altsyncram_4802.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_4802.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542438588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542438588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4802 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_4802:auto_generated " "Elaborating entity \"altsyncram_4802\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_4802:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ka " "Found entity 1: decode_5ka" {  } { { "db/decode_5ka.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/decode_5ka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542438709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542438709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ka MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_4802:auto_generated\|decode_5ka:wr_decode " "Elaborating entity \"decode_5ka\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_4802:auto_generated\|decode_5ka:wr_decode\"" {  } { { "db/altsyncram_4802.tdf" "wr_decode" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_4802.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3gb " "Found entity 1: mux_3gb" {  } { { "db/mux_3gb.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/mux_3gb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542438760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542438760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3gb MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_4802:auto_generated\|mux_3gb:rd_mux " "Elaborating entity \"mux_3gb\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_4802:auto_generated\|mux_3gb:rd_mux\"" {  } { { "db/altsyncram_4802.tdf" "rd_mux" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_4802.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_di_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542438837 ""}  } { { "MyDDR3Controller_example/submodules/rw_manager_di_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542438837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okr1 " "Found entity 1: altsyncram_okr1" {  } { { "db/altsyncram_okr1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_okr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542438888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542438888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okr1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated " "Elaborating entity \"altsyncram_okr1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "write_decoder_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "read_datapath_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_read_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_read_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542438997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439008 ""}  } { { "MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542439008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lr1 " "Found entity 1: altsyncram_8lr1" {  } { { "db/altsyncram_8lr1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_8lr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542439055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542439055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lr1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated " "Elaborating entity \"altsyncram_8lr1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "jumplogic_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "MyDDR3Controller_example/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rw_manager_core.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "sequencer_mem" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3584 " "Parameter \"maximum_depth\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3584 " "Parameter \"numwords_a\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MyDDR3Controller_example_if0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"MyDDR3Controller_example_if0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542439156 ""}  } { { "MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542439156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdl1 " "Found entity 1: altsyncram_tdl1" {  } { { "db/altsyncram_tdl1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_tdl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542439212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542439212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdl1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_tdl1:auto_generated " "Elaborating entity \"altsyncram_tdl1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_tdl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "mm_interconnect_0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_agent" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_agent_rsp_fifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_router MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router:router " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_router\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router:router\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "router" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_default_decode MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router:router\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router:router\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "router_001" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001_default_decode MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001:router_001\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001:router_001\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "router_002" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_002\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_002\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "router_005" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005_default_decode MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005:router_005\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005:router_005\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542439999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_s0_irq_mapper MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_irq_mapper:irq_mapper " "Elaborating entity \"MyDDR3Controller_example_if0_s0_irq_mapper\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|MyDDR3Controller_example_if0_s0_irq_mapper:irq_mapper\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" "irq_mapper" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_s0.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_if0_c0 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0 " "Elaborating entity \"MyDDR3Controller_example_if0_c0\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "c0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr3_controller_core MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr3_controller_core\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_c0.v" "ng0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_c0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller_st_top.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_controller.v(1023) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1023): truncated value with size 32 to match size of target (4)" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460542440196 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_controller.v(1024) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1024): truncated value with size 32 to match size of target (4)" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460542440197 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 alt_mem_ddrx_controller.v(1861) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1861): truncated value with size 17 to match size of target (16)" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460542440222 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 alt_mem_ddrx_controller.v(1877) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1877): truncated value with size 17 to match size of target (16)" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460542440223 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 alt_mem_ddrx_controller.v(1879) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1879): truncated value with size 17 to match size of target (16)" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460542440223 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542440946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_dataid_manager.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441477 ""}  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542441477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsr1 " "Found entity 1: altsyncram_fsr1" {  } { { "db/altsyncram_fsr1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_fsr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542441529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542441529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsr1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_fsr1:auto_generated " "Elaborating entity \"altsyncram_fsr1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_fsr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542441574 ""}  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542441574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pr1 " "Found entity 1: altsyncram_5pr1" {  } { { "db/altsyncram_5pr1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_5pr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542441624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542441624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pr1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_5pr1:auto_generated " "Elaborating entity \"altsyncram_5pr1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_5pr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_wdata_path.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542441732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 100 " "Parameter \"lpm_width\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442096 ""}  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542442096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sfa1 " "Found entity 1: scfifo_sfa1" {  } { { "db/scfifo_sfa1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_sfa1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542442144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542442144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sfa1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated " "Elaborating entity \"scfifo_sfa1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5r91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5r91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5r91 " "Found entity 1: a_dpfifo_5r91" {  } { { "db/a_dpfifo_5r91.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_5r91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542442154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542442154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5r91 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo " "Elaborating entity \"a_dpfifo_5r91\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\"" {  } { { "db/scfifo_sfa1.tdf" "dpfifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_sfa1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgn1 " "Found entity 1: altsyncram_bgn1" {  } { { "db/altsyncram_bgn1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_bgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542442235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542442235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgn1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|altsyncram_bgn1:FIFOram " "Elaborating entity \"altsyncram_bgn1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|altsyncram_bgn1:FIFOram\"" {  } { { "db/a_dpfifo_5r91.tdf" "FIFOram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_5r91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cmpr_1l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542442346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542442346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5r91.tdf" "almost_full_comparer" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_5r91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_5r91.tdf" "three_comparison" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_5r91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_egb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542442400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542442400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5r91.tdf" "rd_ptr_msb" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_5r91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_rg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542442449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542442449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_5r91.tdf" "usedw_counter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_5r91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_fgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542442500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542442500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_5r91.tdf" "wr_ptr" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_5r91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 46 " "Parameter \"lpm_width\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542442908 ""}  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542442908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ga1 " "Found entity 1: scfifo_9ga1" {  } { { "db/scfifo_9ga1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_9ga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542442953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542442953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ga1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated " "Elaborating entity \"scfifo_9ga1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ir91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ir91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ir91 " "Found entity 1: a_dpfifo_ir91" {  } { { "db/a_dpfifo_ir91.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ir91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542442962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542442962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ir91 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo " "Elaborating entity \"a_dpfifo_ir91\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\"" {  } { { "db/scfifo_9ga1.tdf" "dpfifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_9ga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542442965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hn1 " "Found entity 1: altsyncram_5hn1" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_5hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hn1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|altsyncram_5hn1:FIFOram " "Elaborating entity \"altsyncram_5hn1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|altsyncram_5hn1:FIFOram\"" {  } { { "db/a_dpfifo_ir91.tdf" "FIFOram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ir91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cmpr_4l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ir91.tdf" "almost_full_comparer" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ir91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_ir91.tdf" "three_comparison" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ir91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cntr_hgb:rd_ptr_msb " "Elaborating entity \"cntr_hgb\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cntr_hgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ir91.tdf" "rd_ptr_msb" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ir91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_ug7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_ir91.tdf" "usedw_counter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ir91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_igb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_9ga1:auto_generated\|a_dpfifo_ir91:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_ir91.tdf" "wr_ptr" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ir91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542443592 ""}  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542443592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kea1 " "Found entity 1: scfifo_kea1" {  } { { "db/scfifo_kea1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_kea1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kea1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated " "Elaborating entity \"scfifo_kea1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tp91 " "Found entity 1: a_dpfifo_tp91" {  } { { "db/a_dpfifo_tp91.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_tp91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tp91 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo " "Elaborating entity \"a_dpfifo_tp91\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\"" {  } { { "db/scfifo_kea1.tdf" "dpfifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_kea1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdn1 " "Found entity 1: altsyncram_rdn1" {  } { { "db/altsyncram_rdn1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_rdn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdn1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|altsyncram_rdn1:FIFOram " "Elaborating entity \"altsyncram_rdn1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|altsyncram_rdn1:FIFOram\"" {  } { { "db/a_dpfifo_tp91.tdf" "FIFOram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_tp91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tp91.tdf" "almost_full_comparer" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_tp91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_tp91.tdf" "three_comparison" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_tp91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_sg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_tp91.tdf" "usedw_counter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_tp91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542443898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542443898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_tp91.tdf" "wr_ptr" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_tp91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542443915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444171 ""}  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542444171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ga1 " "Found entity 1: scfifo_2ga1" {  } { { "db/scfifo_2ga1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_2ga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542444217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542444217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ga1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated " "Elaborating entity \"scfifo_2ga1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_br91 " "Found entity 1: a_dpfifo_br91" {  } { { "db/a_dpfifo_br91.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_br91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542444225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542444225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_br91 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo " "Elaborating entity \"a_dpfifo_br91\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\"" {  } { { "db/scfifo_2ga1.tdf" "dpfifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_2ga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngn1 " "Found entity 1: altsyncram_ngn1" {  } { { "db/altsyncram_ngn1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_ngn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542444280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542444280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngn1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram " "Elaborating entity \"altsyncram_ngn1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram\"" {  } { { "db/a_dpfifo_br91.tdf" "FIFOram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_br91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542444336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542444336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_br91.tdf" "almost_full_comparer" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_br91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_br91.tdf" "three_comparison" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_br91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542444401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542444401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_br91.tdf" "usedw_counter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_br91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 65 " "Parameter \"width_a\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 65 " "Parameter \"width_b\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542444530 ""}  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542444530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rvr1 " "Found entity 1: altsyncram_rvr1" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_rvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542444633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542444633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rvr1 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_rvr1:auto_generated " "Elaborating entity \"altsyncram_rvr1\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_rvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(203) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(203): truncated value with size 32 to match size of target (8)" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460542444857 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542444989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_controller.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_c0.v" "a0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_c0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(154) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(154): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "MyDDR3Controller_example/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/alt_mem_ddrx_mm_st_converter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460542445483 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev MyDDR3Controller_example_if0:if0\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"MyDDR3Controller_example_if0:if0\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "oct0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev MyDDR3Controller_example_if0:if0\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"MyDDR3Controller_example_if0:if0\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "dll0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_d0 MyDDR3Controller_example_d0:d0 " "Elaborating entity \"MyDDR3Controller_example_d0\" for hierarchy \"MyDDR3Controller_example_d0:d0\"" {  } { { "MyDDR3Controller_example/MyDDR3Controller_example.v" "d0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_avl_use_be_avl_use_burstbegin MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0 " "Elaborating entity \"driver_avl_use_be_avl_use_burstbegin\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" "traffic_generator_0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_sync MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|reset_sync:ureset_driver_clk " "Elaborating entity \"reset_sync\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|reset_sync:ureset_driver_clk\"" {  } { { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "ureset_driver_clk" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst " "Elaborating entity \"addr_gen\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "addr_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_addr_gen MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst " "Elaborating entity \"seq_addr_gen\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/addr_gen.sv" "seq_addr_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/addr_gen.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_burstcount_gen MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount " "Elaborating entity \"rand_burstcount_gen\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\"" {  } { { "MyDDR3Controller_example/submodules/seq_addr_gen.sv" "rand_burstcount" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/seq_addr_gen.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num_gen MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount " "Elaborating entity \"rand_num_gen\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount\"" {  } { { "MyDDR3Controller_example/submodules/rand_burstcount_gen.sv" "power_of_two_false.rand_burstcount" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_burstcount_gen.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount\|lfsr:random_gen.lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount\|lfsr:random_gen.lfsr_inst\"" {  } { { "MyDDR3Controller_example/submodules/rand_num_gen.sv" "random_gen.lfsr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_num_gen.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_boundary_addr_gen MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|burst_boundary_addr_gen:burst_boundary_addr_gen_inst " "Elaborating entity \"burst_boundary_addr_gen\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|burst_boundary_addr_gen:burst_boundary_addr_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/seq_addr_gen.sv" "burst_boundary_addr_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/seq_addr_gen.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_addr_gen MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst " "Elaborating entity \"rand_addr_gen\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/addr_gen.sv" "rand_addr_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/addr_gen.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_low " "Elaborating entity \"lfsr\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_low\"" {  } { { "MyDDR3Controller_example/submodules/rand_addr_gen.sv" "rand_addr_low" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_addr_gen.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_high " "Elaborating entity \"lfsr\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_high\"" {  } { { "MyDDR3Controller_example/submodules/rand_addr_gen.sv" "rand_addr_high" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_addr_gen.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_seq_addr_gen MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst " "Elaborating entity \"rand_seq_addr_gen\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/addr_gen.sv" "rand_seq_addr_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/addr_gen.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num_gen MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob " "Elaborating entity \"rand_num_gen\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob\"" {  } { { "MyDDR3Controller_example/submodules/rand_seq_addr_gen.sv" "rand_seq_prob" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_seq_addr_gen.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob\|lfsr:random_gen.lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob\|lfsr:random_gen.lfsr_inst\"" {  } { { "MyDDR3Controller_example/submodules/rand_num_gen.sv" "random_gen.lfsr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/rand_num_gen.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "template_addr_gen MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|template_addr_gen:template_addr_gen_inst " "Elaborating entity \"template_addr_gen\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|template_addr_gen:template_addr_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/addr_gen.sv" "template_addr_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/addr_gen.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_wrapper MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst " "Elaborating entity \"lfsr_wrapper\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "data_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[0\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[0\].lfsr_inst\"" {  } { { "MyDDR3Controller_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[0\].lfsr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[1\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[1\].lfsr_inst\"" {  } { { "MyDDR3Controller_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[1\].lfsr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_wrapper MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:be_gen.be_gen_inst " "Elaborating entity \"lfsr_wrapper\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:be_gen.be_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "be_gen.be_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:be_gen.be_gen_inst\|lfsr:lfsr_gen\[0\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:be_gen.be_gen_inst\|lfsr:lfsr_gen\[0\].lfsr_inst\"" {  } { { "MyDDR3Controller_example/submodules/lfsr_wrapper.sv" "lfsr_gen\[0\].lfsr_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\"" {  } { { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "addr_burstcount_fifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542445734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 6 " "Parameter \"almost_full_value\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446022 ""}  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542446022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3la1 " "Found entity 1: scfifo_3la1" {  } { { "db/scfifo_3la1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_3la1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542446067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542446067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3la1 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated " "Elaborating entity \"scfifo_3la1\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1f71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1f71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1f71 " "Found entity 1: a_dpfifo_1f71" {  } { { "db/a_dpfifo_1f71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542446077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542446077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1f71 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo " "Elaborating entity \"a_dpfifo_1f71\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\"" {  } { { "db/scfifo_3la1.tdf" "dpfifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_3la1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9th1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9th1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9th1 " "Found entity 1: altsyncram_9th1" {  } { { "db/altsyncram_9th1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_9th1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542446136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542446136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9th1 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|altsyncram_9th1:FIFOram " "Elaborating entity \"altsyncram_9th1\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|altsyncram_9th1:FIFOram\"" {  } { { "db/a_dpfifo_1f71.tdf" "FIFOram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1f71.tdf" "almost_full_comparer" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_1f71.tdf" "three_comparison" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cntr_fgb:rd_ptr_msb " "Elaborating entity \"cntr_fgb\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cntr_fgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1f71.tdf" "rd_ptr_msb" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_1f71.tdf" "usedw_counter" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_1f71.tdf" "wr_ptr" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_fsm_avl_use_be_avl_use_burstbegin MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst " "Elaborating entity \"driver_fsm_avl_use_be_avl_use_burstbegin\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\"" {  } { { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "real_driver.driver_fsm_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446192 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "driver_fsm_avl_use_be_avl_use_burstbegin.sv(150) " "Verilog HDL Case Statement information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(150): all case item expressions in this case statement are onehot" {  } { { "MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460542446194 "|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_rw_stage_avl_use_be_avl_use_burstbegin MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst " "Elaborating entity \"single_rw_stage_avl_use_be_avl_use_burstbegin\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst\"" {  } { { "MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "single_rw_stage_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446216 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "single_rw_stage_avl_use_be_avl_use_burstbegin.sv(187) " "Verilog HDL Case Statement information at single_rw_stage_avl_use_be_avl_use_burstbegin.sv(187): all case item expressions in this case statement are onehot" {  } { { "MyDDR3Controller_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" 187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460542446219 "|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_rw_stage_avl_use_be_avl_use_burstbegin MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst " "Elaborating entity \"block_rw_stage_avl_use_be_avl_use_burstbegin\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst\"" {  } { { "MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "block_rw_stage_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446230 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block_rw_stage_avl_use_be_avl_use_burstbegin.sv(212) " "Verilog HDL Case Statement information at block_rw_stage_avl_use_be_avl_use_burstbegin.sv(212): all case item expressions in this case statement are onehot" {  } { { "MyDDR3Controller_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460542446233 "|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "template_stage MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|template_stage:template_stage_inst " "Elaborating entity \"template_stage\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|template_stage:template_stage_inst\"" {  } { { "MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "template_stage_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_traffic_gen_avl_use_be_avl_use_burstbegin MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst " "Elaborating entity \"avalon_traffic_gen_avl_use_be_avl_use_burstbegin\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\"" {  } { { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "avalon_traffic_gen_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\"" {  } { { "MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "avalon_traffic_fifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 6 " "Parameter \"almost_full_value\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542446710 ""}  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542446710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gla1 " "Found entity 1: scfifo_gla1" {  } { { "db/scfifo_gla1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_gla1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542446759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542446759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gla1 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated " "Elaborating entity \"scfifo_gla1\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ef71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ef71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ef71 " "Found entity 1: a_dpfifo_ef71" {  } { { "db/a_dpfifo_ef71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ef71.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542446768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542446768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ef71 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo " "Elaborating entity \"a_dpfifo_ef71\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo\"" {  } { { "db/scfifo_gla1.tdf" "dpfifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_gla1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3uh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3uh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3uh1 " "Found entity 1: altsyncram_3uh1" {  } { { "db/altsyncram_3uh1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_3uh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542446854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542446854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3uh1 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo\|altsyncram_3uh1:FIFOram " "Elaborating entity \"altsyncram_3uh1\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo\|altsyncram_3uh1:FIFOram\"" {  } { { "db/a_dpfifo_ef71.tdf" "FIFOram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ef71.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\"" {  } { { "MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "be_fifo_gen.avalon_traffic_be_fifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542446963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 6 " "Parameter \"almost_full_value\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447257 ""}  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542447257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_mja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_mja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_mja1 " "Found entity 1: scfifo_mja1" {  } { { "db/scfifo_mja1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_mja1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542447303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542447303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_mja1 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_mja1:auto_generated " "Elaborating entity \"scfifo_mja1\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_mja1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kd71 " "Found entity 1: a_dpfifo_kd71" {  } { { "db/a_dpfifo_kd71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_kd71.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542447312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542447312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kd71 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_mja1:auto_generated\|a_dpfifo_kd71:dpfifo " "Elaborating entity \"a_dpfifo_kd71\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_mja1:auto_generated\|a_dpfifo_kd71:dpfifo\"" {  } { { "db/scfifo_mja1.tdf" "dpfifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_mja1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqh1 " "Found entity 1: altsyncram_fqh1" {  } { { "db/altsyncram_fqh1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_fqh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542447378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542447378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqh1 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_mja1:auto_generated\|a_dpfifo_kd71:dpfifo\|altsyncram_fqh1:FIFOram " "Elaborating entity \"altsyncram_fqh1\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo\|scfifo:scfifo_inst\|scfifo_mja1:auto_generated\|a_dpfifo_kd71:dpfifo\|altsyncram_fqh1:FIFOram\"" {  } { { "db/a_dpfifo_kd71.tdf" "FIFOram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_kd71.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_compare_avl_use_be_avl_use_burstbegin MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst " "Elaborating entity \"read_compare_avl_use_be_avl_use_burstbegin\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\"" {  } { { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "read_compare_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\"" {  } { { "MyDDR3Controller_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" "written_data_fifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\"" {  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 72 " "Parameter \"lpm_width\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 62 " "Parameter \"almost_full_value\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460542447844 ""}  } { { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460542447844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cra1 " "Found entity 1: scfifo_cra1" {  } { { "db/scfifo_cra1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_cra1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542447905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542447905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cra1 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated " "Elaborating entity \"scfifo_cra1\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_oj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_oj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_oj71 " "Found entity 1: a_dpfifo_oj71" {  } { { "db/a_dpfifo_oj71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_oj71.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542447916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542447916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_oj71 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo " "Elaborating entity \"a_dpfifo_oj71\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo\"" {  } { { "db/scfifo_cra1.tdf" "dpfifo" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_cra1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542447929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542447929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_oj71.tdf" "fifo_state" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_oj71.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542447933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542447999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542447999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542448002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rs1 " "Found entity 1: altsyncram_4rs1" {  } { { "db/altsyncram_4rs1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_4rs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542448092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542448092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rs1 MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo\|altsyncram_4rs1:FIFOram " "Elaborating entity \"altsyncram_4rs1\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo\|altsyncram_4rs1:FIFOram\"" {  } { { "db/a_dpfifo_oj71.tdf" "FIFOram" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_oj71.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542448095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460542448203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542448203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_cra1:auto_generated\|a_dpfifo_oj71:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_oj71.tdf" "rd_ptr_count" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_oj71.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542448205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDDR3Controller_example_mm_interconnect_0 MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MyDDR3Controller_example_mm_interconnect_0\" for hierarchy \"MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MyDDR3Controller_example/MyDDR3Controller_example.v" "mm_interconnect_0" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542448219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d0_avl_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d0_avl_translator\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_mm_interconnect_0.v" "d0_avl_translator" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_mm_interconnect_0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542448239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:if0_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:if0_avl_translator\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_mm_interconnect_0.v" "if0_avl_translator" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_mm_interconnect_0.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542448275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "MyDDR3Controller_example/MyDDR3Controller_example.v" "rst_controller" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542448300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MyDDR3Controller_example/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542448306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MyDDR3Controller_example/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542448311 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo\|altsyncram_3uh1:FIFOram\|q_b\[67\] " "Synthesized away node \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo\|altsyncram_3uh1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_3uh1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_3uh1.tdf" 1914 2 0 } } { "db/a_dpfifo_ef71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ef71.tdf" 47 2 0 } } { "db/scfifo_gla1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_gla1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 447 0 0 } } { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" 425 0 0 } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542453667 "|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|altsyncram_3uh1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo\|altsyncram_3uh1:FIFOram\|q_b\[68\] " "Synthesized away node \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo\|altsyncram_3uh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_3uh1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_3uh1.tdf" 1942 2 0 } } { "db/a_dpfifo_ef71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ef71.tdf" 47 2 0 } } { "db/scfifo_gla1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_gla1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 447 0 0 } } { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" 425 0 0 } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542453667 "|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|altsyncram_3uh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo\|altsyncram_3uh1:FIFOram\|q_b\[69\] " "Synthesized away node \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_gla1:auto_generated\|a_dpfifo_ef71:dpfifo\|altsyncram_3uh1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_3uh1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_3uh1.tdf" 1970 2 0 } } { "db/a_dpfifo_ef71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_ef71.tdf" 47 2 0 } } { "db/scfifo_gla1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_gla1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 447 0 0 } } { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" 425 0 0 } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542453667 "|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|altsyncram_3uh1:FIFOram|ram_block1a69"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1460542453667 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_pll0:pll0\|pll_mem_clk " "Synthesized away node \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_pll0:pll0\|pll_mem_clk\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv" 233 -1 0 } } { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 171 0 0 } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542453667 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_pll0:pll0\|pll_avl_phy_clk " "Synthesized away node \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_pll0:pll0\|pll_avl_phy_clk\"" {  } { { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0_pll0.sv" 383 -1 0 } } { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_if0.v" 171 0 0 } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542453667 "|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0|pll6_phy"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1460542453667 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1460542453667 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|altsyncram_9th1:FIFOram\|q_b\[3\] " "Synthesized away node \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|altsyncram_9th1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9th1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_9th1.tdf" 122 2 0 } } { "db/a_dpfifo_1f71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 47 2 0 } } { "db/scfifo_3la1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_3la1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } } { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" 425 0 0 } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542453682 "|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|altsyncram_9th1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|altsyncram_9th1:FIFOram\|q_b\[4\] " "Synthesized away node \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|altsyncram_9th1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9th1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_9th1.tdf" 150 2 0 } } { "db/a_dpfifo_1f71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 47 2 0 } } { "db/scfifo_3la1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_3la1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } } { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" 425 0 0 } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542453682 "|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|altsyncram_9th1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|altsyncram_9th1:FIFOram\|q_b\[5\] " "Synthesized away node \"MyDDR3Controller_example_d0:d0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_3la1:auto_generated\|a_dpfifo_1f71:dpfifo\|altsyncram_9th1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_9th1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/altsyncram_9th1.tdf" 178 2 0 } } { "db/a_dpfifo_1f71.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/a_dpfifo_1f71.tdf" 47 2 0 } } { "db/scfifo_3la1.tdf" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/db/scfifo_3la1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "MyDDR3Controller_example/submodules/scfifo_wrapper.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/scfifo_wrapper.sv" 139 0 0 } } { "MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } } { "MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/MyDDR3Controller_example_d0.v" 425 0 0 } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542453682 "|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|altsyncram_9th1:FIFOram|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1460542453682 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1460542453682 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1460542464406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1460542475204 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3038 " "3038 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1460542483064 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542483172 ""} { "Info" "ISCL_SCL_CELL_NAME" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1460542483172 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1460542483172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example.map.smsg " "Generated suppressed messages file /home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542483827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "428 128 7 0 0 " "Adding 428 node(s), including 128 DDIO, 7 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1460542486723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460542486723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8286 " "Implemented 8286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1460542488352 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1460542488352 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1460542488352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7243 " "Implemented 7243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1460542488352 ""} { "Info" "ICUT_CUT_TM_RAMS" "696 " "Implemented 696 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1460542488352 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1460542488352 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1460542488352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1460542488352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1598 " "Peak virtual memory: 1598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460542488594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 06:14:48 2016 " "Processing ended: Wed Apr 13 06:14:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460542488594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460542488594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460542488594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460542488594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1460542496819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460542496820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 06:14:52 2016 " "Processing started: Wed Apr 13 06:14:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460542496820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1460542496820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MyDDR3Controller_example -c MyDDR3Controller_example " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MyDDR3Controller_example -c MyDDR3Controller_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1460542496820 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1460542496885 ""}
{ "Info" "0" "" "Project  = MyDDR3Controller_example" {  } {  } 0 0 "Project  = MyDDR3Controller_example" 0 0 "Fitter" 0 0 1460542496886 ""}
{ "Info" "0" "" "Revision = MyDDR3Controller_example" {  } {  } 0 0 "Revision = MyDDR3Controller_example" 0 0 "Fitter" 0 0 1460542496886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1460542497346 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MyDDR3Controller_example 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"MyDDR3Controller_example\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460542497434 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1460542497473 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1460542497473 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460542498441 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460542498471 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1460542498880 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1460542499397 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "59 59 " "No exact pin location assignment(s) for 59 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1460542499582 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[0\] " "I/O \"mem_dq\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 507 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[1\] " "I/O \"mem_dq\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 508 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[2\] " "I/O \"mem_dq\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[2] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 509 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[3\] " "I/O \"mem_dq\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[3] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 510 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[4\] " "I/O \"mem_dq\[4\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[4] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 511 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[5\] " "I/O \"mem_dq\[5\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[5] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 512 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[6\] " "I/O \"mem_dq\[6\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[6] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 513 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[7\] " "I/O \"mem_dq\[7\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[7] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 514 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[8\] " "I/O \"mem_dq\[8\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[8] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 515 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[9\] " "I/O \"mem_dq\[9\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[9] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 516 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[10\] " "I/O \"mem_dq\[10\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[10] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 517 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[11\] " "I/O \"mem_dq\[11\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[11] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 518 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[12\] " "I/O \"mem_dq\[12\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[12] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 519 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[13\] " "I/O \"mem_dq\[13\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[13] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 520 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[14\] " "I/O \"mem_dq\[14\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[14] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 521 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[15\] " "I/O \"mem_dq\[15\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[15] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 522 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dqs\[0\] " "I/O \"mem_dqs\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 523 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dqs\[1\] " "I/O \"mem_dqs\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 524 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dqs_n\[0\] " "I/O \"mem_dqs_n\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs_n[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 525 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dqs_n\[1\] " "I/O \"mem_dqs_n\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs_n[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 526 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460542499652 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[1\] 2.5 V " "Type bi-directional pin mem_dqs_n\[1\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs_n[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 526 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[0\] 2.5 V " "Type bi-directional pin mem_dqs_n\[0\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs_n[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 525 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[1\] 2.5 V " "Type bi-directional pin mem_dqs\[1\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 524 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[0\] 2.5 V " "Type bi-directional pin mem_dqs\[0\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 523 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[15\] 2.5 V " "Type bi-directional pin mem_dq\[15\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[15] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 522 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[14\] 2.5 V " "Type bi-directional pin mem_dq\[14\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[14] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 521 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[13\] 2.5 V " "Type bi-directional pin mem_dq\[13\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[13] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 520 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[12\] 2.5 V " "Type bi-directional pin mem_dq\[12\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[12] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 519 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[11\] 2.5 V " "Type bi-directional pin mem_dq\[11\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[11] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 518 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[10\] 2.5 V " "Type bi-directional pin mem_dq\[10\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[10] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 517 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[0\] 2.5 V " "Type bi-directional pin mem_dq\[0\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 507 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[1\] 2.5 V " "Type bi-directional pin mem_dq\[1\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 508 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[2\] 2.5 V " "Type bi-directional pin mem_dq\[2\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[2] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 509 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[3\] 2.5 V " "Type bi-directional pin mem_dq\[3\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[3] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 510 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[4\] 2.5 V " "Type bi-directional pin mem_dq\[4\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[4] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 511 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[5\] 2.5 V " "Type bi-directional pin mem_dq\[5\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[5] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 512 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[6\] 2.5 V " "Type bi-directional pin mem_dq\[6\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[6] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 513 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[7\] 2.5 V " "Type bi-directional pin mem_dq\[7\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[7] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 514 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[8\] 2.5 V " "Type bi-directional pin mem_dq\[8\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[8] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 515 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[9\] 2.5 V " "Type bi-directional pin mem_dq\[9\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[9] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 516 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1460542513987 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1460542513989 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 725 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 725 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1404 " "Peak virtual memory: 1404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460542515111 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 13 06:15:15 2016 " "Processing ended: Wed Apr 13 06:15:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460542515111 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460542515111 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460542515111 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460542515111 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 727 s 33 s " "Quartus Prime Full Compilation was unsuccessful. 727 errors, 33 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460542518279 ""}
