-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_bin_conv_Pipeline_LOOP_LOAD_WTS is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv_params_V_2_2_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_2_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_1_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_1_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_0_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_0_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_2_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_2_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_1_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_1_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_0_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_0_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_2_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_2_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_1_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_1_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_0_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_0_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    wt_word_buffer_V_1_2_reload : IN STD_LOGIC_VECTOR (8 downto 0);
    wt_word_buffer_V_0_2_reload : IN STD_LOGIC_VECTOR (8 downto 0);
    conv_params_V_2_2_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_2_1_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_2_2_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_2_0_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_2_1_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_1_1_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_2_1_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_1_0_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_2_0_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_0_1_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_2_0_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_2_0_0_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_1_2_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_2_1_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_1_2_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_2_0_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_1_1_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_1_1_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_1_1_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_1_0_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_1_0_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_0_1_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_1_0_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_1_0_0_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_0_2_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_2_1_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_0_2_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_2_0_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_0_1_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_1_1_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_0_1_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_1_0_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_0_0_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_0_1_2_out_ap_vld : OUT STD_LOGIC;
    conv_params_V_0_0_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv_params_V_0_0_0_2_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of top_bin_conv_Pipeline_LOOP_LOAD_WTS is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln1027_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal conv_params_V_2_2_1_2_reg_244 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_2_0_2_reg_254 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_1_2_reg_264 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_0_2_reg_274 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_1_2_reg_284 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_0_2_reg_294 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_1_2_reg_304 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_0_2_reg_314 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_1_2_reg_324 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_0_2_reg_334 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_1_2_reg_344 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_0_2_reg_354 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_1_2_reg_364 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_0_2_reg_374 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_1_2_reg_384 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_0_2_reg_394 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_0_1_2_reg_404 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_0_0_2_reg_414 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_0_1_fu_468_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_0_1_4_fu_476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_1_fu_492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_1_4_fu_500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_1_fu_516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_1_4_fu_524_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_1_fu_540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_1_4_fu_548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_1_fu_564_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_1_4_fu_572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_1_fu_588_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_1_4_fu_596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_1_fu_612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_1_4_fu_620_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_1_fu_636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_1_4_fu_644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_2_1_fu_660_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_2_1_4_fu_668_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_2_2_1_2_phi_fu_247_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_phi_mux_conv_params_V_2_2_0_2_phi_fu_257_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_2_1_1_2_phi_fu_267_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_2_1_0_2_phi_fu_277_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_2_0_1_2_phi_fu_287_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_2_0_0_2_phi_fu_297_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_1_2_1_2_phi_fu_307_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_1_2_0_2_phi_fu_317_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_1_1_1_2_phi_fu_327_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_1_1_0_2_phi_fu_337_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_1_0_1_2_phi_fu_347_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_1_0_0_2_phi_fu_357_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_0_2_1_2_phi_fu_367_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_0_2_0_2_phi_fu_377_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_0_1_1_2_phi_fu_387_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_0_1_0_2_phi_fu_397_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_0_0_1_2_phi_fu_407_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_params_V_0_0_0_2_phi_fu_417_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_V_2_fu_120 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_fu_438_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_m_V : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_fu_444_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_448_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln779_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_params_V_0_0_1_5_fu_460_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_1_5_fu_484_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_1_5_fu_508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_1_5_fu_532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_1_5_fu_556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_1_5_fu_580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_1_5_fu_604_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_1_5_fu_628_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_2_1_5_fu_652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    m_V_2_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln1027_fu_432_p2 = ap_const_lv1_0)) then 
                    m_V_2_fu_120 <= add_ln840_fu_438_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    m_V_2_fu_120 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                conv_params_V_0_0_0_2_reg_414 <= conv_params_V_0_0_1_4_fu_476_p3;
                conv_params_V_0_0_1_2_reg_404 <= conv_params_V_0_0_1_fu_468_p3;
                conv_params_V_0_1_0_2_reg_394 <= conv_params_V_0_1_1_4_fu_500_p3;
                conv_params_V_0_1_1_2_reg_384 <= conv_params_V_0_1_1_fu_492_p3;
                conv_params_V_0_2_0_2_reg_374 <= conv_params_V_0_2_1_4_fu_524_p3;
                conv_params_V_0_2_1_2_reg_364 <= conv_params_V_0_2_1_fu_516_p3;
                conv_params_V_1_0_0_2_reg_354 <= conv_params_V_1_0_1_4_fu_548_p3;
                conv_params_V_1_0_1_2_reg_344 <= conv_params_V_1_0_1_fu_540_p3;
                conv_params_V_1_1_0_2_reg_334 <= conv_params_V_1_1_1_4_fu_572_p3;
                conv_params_V_1_1_1_2_reg_324 <= conv_params_V_1_1_1_fu_564_p3;
                conv_params_V_1_2_0_2_reg_314 <= conv_params_V_1_2_1_4_fu_596_p3;
                conv_params_V_1_2_1_2_reg_304 <= conv_params_V_1_2_1_fu_588_p3;
                conv_params_V_2_0_0_2_reg_294 <= conv_params_V_2_0_1_4_fu_620_p3;
                conv_params_V_2_0_1_2_reg_284 <= conv_params_V_2_0_1_fu_612_p3;
                conv_params_V_2_1_0_2_reg_274 <= conv_params_V_2_1_1_4_fu_644_p3;
                conv_params_V_2_1_1_2_reg_264 <= conv_params_V_2_1_1_fu_636_p3;
                conv_params_V_2_2_0_2_reg_254 <= conv_params_V_2_2_1_4_fu_668_p3;
                conv_params_V_2_2_1_2_reg_244 <= conv_params_V_2_2_1_fu_660_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln840_fu_438_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_m_V) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_conv_params_V_0_0_0_2_phi_fu_417_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_0_0_0_1, conv_params_V_0_0_0_2_reg_414, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_0_0_0_2_phi_fu_417_p4 <= conv_params_V_0_0_0_1;
        else 
            ap_phi_mux_conv_params_V_0_0_0_2_phi_fu_417_p4 <= conv_params_V_0_0_0_2_reg_414;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_0_0_1_2_phi_fu_407_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_0_0_1_1, conv_params_V_0_0_1_2_reg_404, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_0_0_1_2_phi_fu_407_p4 <= conv_params_V_0_0_1_1;
        else 
            ap_phi_mux_conv_params_V_0_0_1_2_phi_fu_407_p4 <= conv_params_V_0_0_1_2_reg_404;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_0_1_0_2_phi_fu_397_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_0_1_0_1, conv_params_V_0_1_0_2_reg_394, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_0_1_0_2_phi_fu_397_p4 <= conv_params_V_0_1_0_1;
        else 
            ap_phi_mux_conv_params_V_0_1_0_2_phi_fu_397_p4 <= conv_params_V_0_1_0_2_reg_394;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_0_1_1_2_phi_fu_387_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_0_1_1_1, conv_params_V_0_1_1_2_reg_384, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_0_1_1_2_phi_fu_387_p4 <= conv_params_V_0_1_1_1;
        else 
            ap_phi_mux_conv_params_V_0_1_1_2_phi_fu_387_p4 <= conv_params_V_0_1_1_2_reg_384;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_0_2_0_2_phi_fu_377_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_0_2_0_1, conv_params_V_0_2_0_2_reg_374, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_0_2_0_2_phi_fu_377_p4 <= conv_params_V_0_2_0_1;
        else 
            ap_phi_mux_conv_params_V_0_2_0_2_phi_fu_377_p4 <= conv_params_V_0_2_0_2_reg_374;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_0_2_1_2_phi_fu_367_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_0_2_1_1, conv_params_V_0_2_1_2_reg_364, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_0_2_1_2_phi_fu_367_p4 <= conv_params_V_0_2_1_1;
        else 
            ap_phi_mux_conv_params_V_0_2_1_2_phi_fu_367_p4 <= conv_params_V_0_2_1_2_reg_364;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_1_0_0_2_phi_fu_357_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_1_0_0_1, conv_params_V_1_0_0_2_reg_354, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_1_0_0_2_phi_fu_357_p4 <= conv_params_V_1_0_0_1;
        else 
            ap_phi_mux_conv_params_V_1_0_0_2_phi_fu_357_p4 <= conv_params_V_1_0_0_2_reg_354;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_1_0_1_2_phi_fu_347_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_1_0_1_1, conv_params_V_1_0_1_2_reg_344, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_1_0_1_2_phi_fu_347_p4 <= conv_params_V_1_0_1_1;
        else 
            ap_phi_mux_conv_params_V_1_0_1_2_phi_fu_347_p4 <= conv_params_V_1_0_1_2_reg_344;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_1_1_0_2_phi_fu_337_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_1_1_0_1, conv_params_V_1_1_0_2_reg_334, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_1_1_0_2_phi_fu_337_p4 <= conv_params_V_1_1_0_1;
        else 
            ap_phi_mux_conv_params_V_1_1_0_2_phi_fu_337_p4 <= conv_params_V_1_1_0_2_reg_334;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_1_1_1_2_phi_fu_327_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_1_1_1_1, conv_params_V_1_1_1_2_reg_324, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_1_1_1_2_phi_fu_327_p4 <= conv_params_V_1_1_1_1;
        else 
            ap_phi_mux_conv_params_V_1_1_1_2_phi_fu_327_p4 <= conv_params_V_1_1_1_2_reg_324;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_1_2_0_2_phi_fu_317_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_1_2_0_1, conv_params_V_1_2_0_2_reg_314, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_1_2_0_2_phi_fu_317_p4 <= conv_params_V_1_2_0_1;
        else 
            ap_phi_mux_conv_params_V_1_2_0_2_phi_fu_317_p4 <= conv_params_V_1_2_0_2_reg_314;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_1_2_1_2_phi_fu_307_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_1_2_1_1, conv_params_V_1_2_1_2_reg_304, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_1_2_1_2_phi_fu_307_p4 <= conv_params_V_1_2_1_1;
        else 
            ap_phi_mux_conv_params_V_1_2_1_2_phi_fu_307_p4 <= conv_params_V_1_2_1_2_reg_304;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_2_0_0_2_phi_fu_297_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_2_0_0_1, conv_params_V_2_0_0_2_reg_294, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_2_0_0_2_phi_fu_297_p4 <= conv_params_V_2_0_0_1;
        else 
            ap_phi_mux_conv_params_V_2_0_0_2_phi_fu_297_p4 <= conv_params_V_2_0_0_2_reg_294;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_2_0_1_2_phi_fu_287_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_2_0_1_1, conv_params_V_2_0_1_2_reg_284, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_2_0_1_2_phi_fu_287_p4 <= conv_params_V_2_0_1_1;
        else 
            ap_phi_mux_conv_params_V_2_0_1_2_phi_fu_287_p4 <= conv_params_V_2_0_1_2_reg_284;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_2_1_0_2_phi_fu_277_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_2_1_0_1, conv_params_V_2_1_0_2_reg_274, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_2_1_0_2_phi_fu_277_p4 <= conv_params_V_2_1_0_1;
        else 
            ap_phi_mux_conv_params_V_2_1_0_2_phi_fu_277_p4 <= conv_params_V_2_1_0_2_reg_274;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_2_1_1_2_phi_fu_267_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_2_1_1_1, conv_params_V_2_1_1_2_reg_264, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_2_1_1_2_phi_fu_267_p4 <= conv_params_V_2_1_1_1;
        else 
            ap_phi_mux_conv_params_V_2_1_1_2_phi_fu_267_p4 <= conv_params_V_2_1_1_2_reg_264;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_2_2_0_2_phi_fu_257_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_2_2_0_1, conv_params_V_2_2_0_2_reg_254, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_2_2_0_2_phi_fu_257_p4 <= conv_params_V_2_2_0_1;
        else 
            ap_phi_mux_conv_params_V_2_2_0_2_phi_fu_257_p4 <= conv_params_V_2_2_0_2_reg_254;
        end if; 
    end process;


    ap_phi_mux_conv_params_V_2_2_1_2_phi_fu_247_p4_assign_proc : process(ap_CS_fsm_state1, conv_params_V_2_2_1_1, conv_params_V_2_2_1_2_reg_244, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_conv_params_V_2_2_1_2_phi_fu_247_p4 <= conv_params_V_2_2_1_1;
        else 
            ap_phi_mux_conv_params_V_2_2_1_2_phi_fu_247_p4 <= conv_params_V_2_2_1_2_reg_244;
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_m_V_assign_proc : process(ap_CS_fsm_state1, ap_loop_init, m_V_2_fu_120)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_m_V <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_m_V <= m_V_2_fu_120;
        end if; 
    end process;

    conv_params_V_0_0_0_2_out <= ap_phi_mux_conv_params_V_0_0_0_2_phi_fu_417_p4;

    conv_params_V_0_0_0_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_0_0_0_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_0_0_0_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_0_0_1_2_out <= ap_phi_mux_conv_params_V_0_0_1_2_phi_fu_407_p4;

    conv_params_V_0_0_1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_0_0_1_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_0_0_1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_0_0_1_4_fu_476_p3 <= 
        ap_phi_mux_conv_params_V_0_0_0_2_phi_fu_417_p4 when (empty_fu_444_p1(0) = '1') else 
        conv_params_V_0_0_1_5_fu_460_p3;
    conv_params_V_0_0_1_5_fu_460_p3 <= zext_ln779_fu_456_p1(0 downto 0);
    conv_params_V_0_0_1_fu_468_p3 <= 
        conv_params_V_0_0_1_5_fu_460_p3 when (empty_fu_444_p1(0) = '1') else 
        ap_phi_mux_conv_params_V_0_0_1_2_phi_fu_407_p4;
    conv_params_V_0_1_0_2_out <= ap_phi_mux_conv_params_V_0_1_0_2_phi_fu_397_p4;

    conv_params_V_0_1_0_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_0_1_0_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_0_1_0_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_0_1_1_2_out <= ap_phi_mux_conv_params_V_0_1_1_2_phi_fu_387_p4;

    conv_params_V_0_1_1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_0_1_1_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_0_1_1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_0_1_1_4_fu_500_p3 <= 
        ap_phi_mux_conv_params_V_0_1_0_2_phi_fu_397_p4 when (empty_fu_444_p1(0) = '1') else 
        conv_params_V_0_1_1_5_fu_484_p3;
    conv_params_V_0_1_1_5_fu_484_p3 <= zext_ln779_fu_456_p1(1 downto 1);
    conv_params_V_0_1_1_fu_492_p3 <= 
        conv_params_V_0_1_1_5_fu_484_p3 when (empty_fu_444_p1(0) = '1') else 
        ap_phi_mux_conv_params_V_0_1_1_2_phi_fu_387_p4;
    conv_params_V_0_2_0_2_out <= ap_phi_mux_conv_params_V_0_2_0_2_phi_fu_377_p4;

    conv_params_V_0_2_0_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_0_2_0_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_0_2_0_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_0_2_1_2_out <= ap_phi_mux_conv_params_V_0_2_1_2_phi_fu_367_p4;

    conv_params_V_0_2_1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_0_2_1_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_0_2_1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_0_2_1_4_fu_524_p3 <= 
        ap_phi_mux_conv_params_V_0_2_0_2_phi_fu_377_p4 when (empty_fu_444_p1(0) = '1') else 
        conv_params_V_0_2_1_5_fu_508_p3;
    conv_params_V_0_2_1_5_fu_508_p3 <= zext_ln779_fu_456_p1(2 downto 2);
    conv_params_V_0_2_1_fu_516_p3 <= 
        conv_params_V_0_2_1_5_fu_508_p3 when (empty_fu_444_p1(0) = '1') else 
        ap_phi_mux_conv_params_V_0_2_1_2_phi_fu_367_p4;
    conv_params_V_1_0_0_2_out <= ap_phi_mux_conv_params_V_1_0_0_2_phi_fu_357_p4;

    conv_params_V_1_0_0_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_1_0_0_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_1_0_0_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_1_0_1_2_out <= ap_phi_mux_conv_params_V_1_0_1_2_phi_fu_347_p4;

    conv_params_V_1_0_1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_1_0_1_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_1_0_1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_1_0_1_4_fu_548_p3 <= 
        ap_phi_mux_conv_params_V_1_0_0_2_phi_fu_357_p4 when (empty_fu_444_p1(0) = '1') else 
        conv_params_V_1_0_1_5_fu_532_p3;
    conv_params_V_1_0_1_5_fu_532_p3 <= zext_ln779_fu_456_p1(3 downto 3);
    conv_params_V_1_0_1_fu_540_p3 <= 
        conv_params_V_1_0_1_5_fu_532_p3 when (empty_fu_444_p1(0) = '1') else 
        ap_phi_mux_conv_params_V_1_0_1_2_phi_fu_347_p4;
    conv_params_V_1_1_0_2_out <= ap_phi_mux_conv_params_V_1_1_0_2_phi_fu_337_p4;

    conv_params_V_1_1_0_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_1_1_0_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_1_1_0_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_1_1_1_2_out <= ap_phi_mux_conv_params_V_1_1_1_2_phi_fu_327_p4;

    conv_params_V_1_1_1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_1_1_1_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_1_1_1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_1_1_1_4_fu_572_p3 <= 
        ap_phi_mux_conv_params_V_1_1_0_2_phi_fu_337_p4 when (empty_fu_444_p1(0) = '1') else 
        conv_params_V_1_1_1_5_fu_556_p3;
    conv_params_V_1_1_1_5_fu_556_p3 <= zext_ln779_fu_456_p1(4 downto 4);
    conv_params_V_1_1_1_fu_564_p3 <= 
        conv_params_V_1_1_1_5_fu_556_p3 when (empty_fu_444_p1(0) = '1') else 
        ap_phi_mux_conv_params_V_1_1_1_2_phi_fu_327_p4;
    conv_params_V_1_2_0_2_out <= ap_phi_mux_conv_params_V_1_2_0_2_phi_fu_317_p4;

    conv_params_V_1_2_0_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_1_2_0_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_1_2_0_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_1_2_1_2_out <= ap_phi_mux_conv_params_V_1_2_1_2_phi_fu_307_p4;

    conv_params_V_1_2_1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_1_2_1_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_1_2_1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_1_2_1_4_fu_596_p3 <= 
        ap_phi_mux_conv_params_V_1_2_0_2_phi_fu_317_p4 when (empty_fu_444_p1(0) = '1') else 
        conv_params_V_1_2_1_5_fu_580_p3;
    conv_params_V_1_2_1_5_fu_580_p3 <= zext_ln779_fu_456_p1(5 downto 5);
    conv_params_V_1_2_1_fu_588_p3 <= 
        conv_params_V_1_2_1_5_fu_580_p3 when (empty_fu_444_p1(0) = '1') else 
        ap_phi_mux_conv_params_V_1_2_1_2_phi_fu_307_p4;
    conv_params_V_2_0_0_2_out <= ap_phi_mux_conv_params_V_2_0_0_2_phi_fu_297_p4;

    conv_params_V_2_0_0_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_2_0_0_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_2_0_0_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_2_0_1_2_out <= ap_phi_mux_conv_params_V_2_0_1_2_phi_fu_287_p4;

    conv_params_V_2_0_1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_2_0_1_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_2_0_1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_2_0_1_4_fu_620_p3 <= 
        ap_phi_mux_conv_params_V_2_0_0_2_phi_fu_297_p4 when (empty_fu_444_p1(0) = '1') else 
        conv_params_V_2_0_1_5_fu_604_p3;
    conv_params_V_2_0_1_5_fu_604_p3 <= zext_ln779_fu_456_p1(6 downto 6);
    conv_params_V_2_0_1_fu_612_p3 <= 
        conv_params_V_2_0_1_5_fu_604_p3 when (empty_fu_444_p1(0) = '1') else 
        ap_phi_mux_conv_params_V_2_0_1_2_phi_fu_287_p4;
    conv_params_V_2_1_0_2_out <= ap_phi_mux_conv_params_V_2_1_0_2_phi_fu_277_p4;

    conv_params_V_2_1_0_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_2_1_0_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_2_1_0_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_2_1_1_2_out <= ap_phi_mux_conv_params_V_2_1_1_2_phi_fu_267_p4;

    conv_params_V_2_1_1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_2_1_1_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_2_1_1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_2_1_1_4_fu_644_p3 <= 
        ap_phi_mux_conv_params_V_2_1_0_2_phi_fu_277_p4 when (empty_fu_444_p1(0) = '1') else 
        conv_params_V_2_1_1_5_fu_628_p3;
    conv_params_V_2_1_1_5_fu_628_p3 <= zext_ln779_fu_456_p1(7 downto 7);
    conv_params_V_2_1_1_fu_636_p3 <= 
        conv_params_V_2_1_1_5_fu_628_p3 when (empty_fu_444_p1(0) = '1') else 
        ap_phi_mux_conv_params_V_2_1_1_2_phi_fu_267_p4;
    conv_params_V_2_2_0_2_out <= ap_phi_mux_conv_params_V_2_2_0_2_phi_fu_257_p4;

    conv_params_V_2_2_0_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_2_2_0_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_2_2_0_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_2_2_1_2_out <= ap_phi_mux_conv_params_V_2_2_1_2_phi_fu_247_p4;

    conv_params_V_2_2_1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln1027_fu_432_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln1027_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_params_V_2_2_1_2_out_ap_vld <= ap_const_logic_1;
        else 
            conv_params_V_2_2_1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    conv_params_V_2_2_1_4_fu_668_p3 <= 
        ap_phi_mux_conv_params_V_2_2_0_2_phi_fu_257_p4 when (empty_fu_444_p1(0) = '1') else 
        conv_params_V_2_2_1_5_fu_652_p3;
    conv_params_V_2_2_1_5_fu_652_p3 <= zext_ln779_fu_456_p1(8 downto 8);
    conv_params_V_2_2_1_fu_660_p3 <= 
        conv_params_V_2_2_1_5_fu_652_p3 when (empty_fu_444_p1(0) = '1') else 
        ap_phi_mux_conv_params_V_2_2_1_2_phi_fu_247_p4;
    empty_fu_444_p1 <= ap_sig_allocacmp_m_V(1 - 1 downto 0);
    icmp_ln1027_fu_432_p2 <= "1" when (ap_sig_allocacmp_m_V = ap_const_lv2_2) else "0";
    p_Val2_s_fu_448_p3 <= 
        wt_word_buffer_V_1_2_reload when (empty_fu_444_p1(0) = '1') else 
        wt_word_buffer_V_0_2_reload;
    zext_ln779_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_fu_448_p3),64));
end behav;
