// Seed: 326981956
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  assign id_4 = id_2;
  assign id_3 = id_2 ^ id_3;
  assign id_1[1] = 1;
endmodule
