# spartan6-dsp48a1-design
FPGA DSP project: Spartan-6 DSP48A1 slice implemented in Verilog with directed testbenches. Includes QuestaSim simulation (DO file), Vivado elaboration/synthesis/implementation, timing/utilization/device views, and lint checks. Deliverables include waveforms, reports, and clean Messages tab (no critical warnings/errors).
