digraph "CFG for '_Z17readOffsetUnroll2PfS_S_ii' function" {
	label="CFG for '_Z17readOffsetUnroll2PfS_S_ii' function";

	Node0x4c034f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = shl i32 %6, 1\l  %13 = mul i32 %12, %11\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = add i32 %15, %4\l  %17 = icmp ult i32 %16, %3\l  br i1 %17, label %18, label %27\l|{<s0>T|<s1>F}}"];
	Node0x4c034f0:s0 -> Node0x4c05580;
	Node0x4c034f0:s1 -> Node0x4c05610;
	Node0x4c05580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = zext i32 %16 to i64\l  %20 = getelementptr inbounds float, float addrspace(1)* %0, i64 %19\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %19\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = fadd contract float %21, %23\l  %25 = zext i32 %15 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %2, i64 %25\l  store float %24, float addrspace(1)* %26, align 4, !tbaa !7\l  br label %27\l}"];
	Node0x4c05580 -> Node0x4c05610;
	Node0x4c05610 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = add i32 %16, %11\l  %29 = icmp ult i32 %28, %3\l  br i1 %29, label %30, label %40\l|{<s0>T|<s1>F}}"];
	Node0x4c05610:s0 -> Node0x4c06b80;
	Node0x4c05610:s1 -> Node0x4c06bd0;
	Node0x4c06b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%30:\l30:                                               \l  %31 = zext i32 %28 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7\l  %34 = getelementptr inbounds float, float addrspace(1)* %1, i64 %31\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7\l  %36 = fadd contract float %33, %35\l  %37 = add i32 %15, %11\l  %38 = zext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %2, i64 %38\l  store float %36, float addrspace(1)* %39, align 4, !tbaa !7\l  br label %40\l}"];
	Node0x4c06b80 -> Node0x4c06bd0;
	Node0x4c06bd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
