// Seed: 488675757
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  assign id_4 = {id_1, 1} + 1'b0;
  assign id_2 = id_1;
  tri id_5 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    output tri  id_2,
    output tri0 id_3,
    input  tri  id_4
);
  wire id_6;
  wire id_7;
  assign id_1 = id_0;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.type_8 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    output tri id_4
    , id_6
);
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
