
*** Running vivado
    with args -log lab_5_2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab_5_2.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab_5_2.tcl -notrace
Command: link_design -top lab_5_2 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/artem/.Xilinx/project_5_2/project_5_2.srcs/constrs_1/new/lab_5_2.xdc]
Finished Parsing XDC File [C:/Users/artem/.Xilinx/project_5_2/project_5_2.srcs/constrs_1/new/lab_5_2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 550.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 554.062 ; gain = 302.836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 561.359 ; gain = 7.297

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d3954f68

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1092.215 ; gain = 530.855

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d3954f68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1183.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d3954f68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1183.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 138001631

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1183.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 138001631

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1183.801 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12330da1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1183.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12330da1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1183.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1183.801 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12330da1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1183.801 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12330da1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1183.801 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12330da1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.801 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.801 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12330da1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1183.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.801 ; gain = 629.738
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.801 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1183.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/artem/.Xilinx/project_5_2/project_5_2.runs/impl_1/lab_5_2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab_5_2_drc_opted.rpt -pb lab_5_2_drc_opted.pb -rpx lab_5_2_drc_opted.rpx
Command: report_drc -file lab_5_2_drc_opted.rpt -pb lab_5_2_drc_opted.pb -rpx lab_5_2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/artem/.Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/artem/.Xilinx/project_5_2/project_5_2.runs/impl_1/lab_5_2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1183.801 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 74690c7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1183.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.801 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15a774026

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1199.090 ; gain = 15.289

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f59438c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f59438c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1206.730 ; gain = 22.930
Phase 1 Placer Initialization | Checksum: 1f59438c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b6f2b791

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1206.730 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 23702d135

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1206.730 ; gain = 22.930
Phase 2 Global Placement | Checksum: 1ae737eb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ae737eb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c181af62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 215a65f54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c64aa163

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ca8e6a46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ca8e6a46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19a724453

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930
Phase 3 Detail Placement | Checksum: 19a724453

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14c4e7528

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 14c4e7528

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.783. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18c593a08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930
Phase 4.1 Post Commit Optimization | Checksum: 18c593a08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18c593a08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18c593a08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1206.730 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 18c593a08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c593a08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930
Ending Placer Task | Checksum: 146009743

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.730 ; gain = 22.930
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1206.730 ; gain = 22.930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1206.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1210.570 ; gain = 3.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1213.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/artem/.Xilinx/project_5_2/project_5_2.runs/impl_1/lab_5_2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab_5_2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1214.438 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lab_5_2_utilization_placed.rpt -pb lab_5_2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab_5_2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1214.438 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d9c3fc4a ConstDB: 0 ShapeSum: 6c3c9af9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a9491e50

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1334.809 ; gain = 120.371
Post Restoration Checksum: NetGraph: 1a5c8ce NumContArr: a7a35582 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a9491e50

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1363.059 ; gain = 148.621

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a9491e50

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.105 ; gain = 154.668

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a9491e50

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.105 ; gain = 154.668
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f80c66c7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1372.898 ; gain = 158.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.699  | TNS=0.000  | WHS=-0.078 | THS=-0.530 |

Phase 2 Router Initialization | Checksum: e9e84a65

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1372.898 ; gain = 158.461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e012f86c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.467  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13d8ad721

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789
Phase 4 Rip-up And Reroute | Checksum: 13d8ad721

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13d8ad721

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13d8ad721

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789
Phase 5 Delay and Skew Optimization | Checksum: 13d8ad721

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17a5f2f33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.560  | TNS=0.000  | WHS=0.177  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17a5f2f33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789
Phase 6 Post Hold Fix | Checksum: 17a5f2f33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0326876 %
  Global Horizontal Routing Utilization  = 0.0409943 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17a5f2f33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1373.227 ; gain = 158.789

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17a5f2f33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.266 ; gain = 160.828

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17a5f2f33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.266 ; gain = 160.828

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.560  | TNS=0.000  | WHS=0.177  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17a5f2f33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.266 ; gain = 160.828
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.266 ; gain = 160.828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.266 ; gain = 160.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.266 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1375.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/artem/.Xilinx/project_5_2/project_5_2.runs/impl_1/lab_5_2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab_5_2_drc_routed.rpt -pb lab_5_2_drc_routed.pb -rpx lab_5_2_drc_routed.rpx
Command: report_drc -file lab_5_2_drc_routed.rpt -pb lab_5_2_drc_routed.pb -rpx lab_5_2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/artem/.Xilinx/project_5_2/project_5_2.runs/impl_1/lab_5_2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab_5_2_methodology_drc_routed.rpt -pb lab_5_2_methodology_drc_routed.pb -rpx lab_5_2_methodology_drc_routed.rpx
Command: report_methodology -file lab_5_2_methodology_drc_routed.rpt -pb lab_5_2_methodology_drc_routed.pb -rpx lab_5_2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/artem/.Xilinx/project_5_2/project_5_2.runs/impl_1/lab_5_2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab_5_2_power_routed.rpt -pb lab_5_2_power_summary_routed.pb -rpx lab_5_2_power_routed.rpx
Command: report_power -file lab_5_2_power_routed.rpt -pb lab_5_2_power_summary_routed.pb -rpx lab_5_2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab_5_2_route_status.rpt -pb lab_5_2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lab_5_2_timing_summary_routed.rpt -pb lab_5_2_timing_summary_routed.pb -rpx lab_5_2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab_5_2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab_5_2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab_5_2_bus_skew_routed.rpt -pb lab_5_2_bus_skew_routed.pb -rpx lab_5_2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 16 23:18:44 2021...
