// Seed: 1372275026
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output wire id_2,
    output supply0 id_3,
    output tri0 id_4,
    input tri1 id_5
);
  logic id_7;
  ;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_3 = 32'd83
) (
    input wand id_0,
    input supply1 id_1,
    output tri _id_2,
    input tri0 _id_3,
    output uwire id_4,
    input wor id_5
);
  logic id_7[id_3 : id_2] = id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
