#include <stdio.h>
#include <stdlib.h> 
#include <cblas.h>
#include <time.h>

#define M 4
#define N 3
#define K 56


void gemm(const double* A, const double* B, double* C) {
  __asm__ __volatile__(
    "ldr x0, %0\n\t"
    "ldr x1, %1\n\t"
    "ldr x2, %2\n\t"
      // unrolled_4x3x56
        // for x12 <- 0:1:1)
        "mov x12, #0\r\n"
        "LOOP_TOP_0_%=:\r\n"
          // Unrolling over bn and bk
            // zero registers
            "fmov d26, #0.0\r\n"
            "fmov d27, #0.0\r\n"
            "fmov d28, #0.0\r\n"
            "fmov d29, #0.0\r\n"
            "fmov d30, #0.0\r\n"
            "fmov d31, #0.0\r\n"
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=0)
              "ldp q0, q1, [x0, 0]\r\n"                                   // A [0,0] [0,0]
            "ldr q2, [x1, 0]\r\n"                                       // B[0,0][0,0]
            "ldr q3, [x1, 8]\r\n"                                       // B[0,0][0,1]
            "ldr q4, [x1, 16]\r\n"                                      // B[0,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[0,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[0,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[0,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[0,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[0,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[0,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=1)
              "ldp q0, q1, [x0, 32]\r\n"                                  // A [0,1] [0,0]
            "ldr q2, [x1, 24]\r\n"                                      // B[1,0][0,0]
            "ldr q3, [x1, 32]\r\n"                                      // B[1,0][0,1]
            "ldr q4, [x1, 40]\r\n"                                      // B[1,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[1,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[1,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[1,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[1,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[1,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[1,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=2)
              "ldp q0, q1, [x0, 64]\r\n"                                  // A [0,2] [0,0]
            "ldr q2, [x1, 48]\r\n"                                      // B[2,0][0,0]
            "ldr q3, [x1, 56]\r\n"                                      // B[2,0][0,1]
            "ldr q4, [x1, 64]\r\n"                                      // B[2,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[2,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[2,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[2,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[2,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[2,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[2,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=3)
              "ldp q0, q1, [x0, 96]\r\n"                                  // A [0,3] [0,0]
            "ldr q2, [x1, 72]\r\n"                                      // B[3,0][0,0]
            "ldr q3, [x1, 80]\r\n"                                      // B[3,0][0,1]
            "ldr q4, [x1, 88]\r\n"                                      // B[3,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[3,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[3,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[3,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[3,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[3,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[3,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=4)
              "ldp q0, q1, [x0, 128]\r\n"                                 // A [0,4] [0,0]
            "ldr q2, [x1, 96]\r\n"                                      // B[4,0][0,0]
            "ldr q3, [x1, 104]\r\n"                                     // B[4,0][0,1]
            "ldr q4, [x1, 112]\r\n"                                     // B[4,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[4,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[4,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[4,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[4,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[4,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[4,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=5)
              "ldp q0, q1, [x0, 160]\r\n"                                 // A [0,5] [0,0]
            "ldr q2, [x1, 120]\r\n"                                     // B[5,0][0,0]
            "ldr q3, [x1, 128]\r\n"                                     // B[5,0][0,1]
            "ldr q4, [x1, 136]\r\n"                                     // B[5,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[5,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[5,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[5,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[5,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[5,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[5,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=6)
              "ldp q0, q1, [x0, 192]\r\n"                                 // A [0,6] [0,0]
            "ldr q2, [x1, 144]\r\n"                                     // B[6,0][0,0]
            "ldr q3, [x1, 152]\r\n"                                     // B[6,0][0,1]
            "ldr q4, [x1, 160]\r\n"                                     // B[6,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[6,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[6,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[6,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[6,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[6,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[6,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=7)
              "ldp q0, q1, [x0, 224]\r\n"                                 // A [0,7] [0,0]
            "ldr q2, [x1, 168]\r\n"                                     // B[7,0][0,0]
            "ldr q3, [x1, 176]\r\n"                                     // B[7,0][0,1]
            "ldr q4, [x1, 184]\r\n"                                     // B[7,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[7,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[7,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[7,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[7,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[7,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[7,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=8)
              "add x11, x0, #256\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,8] [0,0]
            "ldr q2, [x1, 192]\r\n"                                     // B[8,0][0,0]
            "ldr q3, [x1, 200]\r\n"                                     // B[8,0][0,1]
            "ldr q4, [x1, 208]\r\n"                                     // B[8,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[8,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[8,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[8,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[8,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[8,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[8,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=9)
              "add x11, x0, #288\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,9] [0,0]
            "ldr q2, [x1, 216]\r\n"                                     // B[9,0][0,0]
            "ldr q3, [x1, 224]\r\n"                                     // B[9,0][0,1]
            "ldr q4, [x1, 232]\r\n"                                     // B[9,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[9,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[9,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[9,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[9,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[9,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[9,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=10)
              "add x11, x0, #320\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,10] [0,0]
            "ldr q2, [x1, 240]\r\n"                                     // B[10,0][0,0]
            "ldr q3, [x1, 248]\r\n"                                     // B[10,0][0,1]
            "add x11, x1, #256\r\n"                                     // 
            "ldr q4, [x11, 0]\r\n"                                      // B[10,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[10,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[10,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[10,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[10,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[10,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[10,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=11)
              "add x11, x0, #352\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,11] [0,0]
            "add x11, x1, #264\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[11,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[11,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[11,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[11,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[11,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[11,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[11,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[11,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[11,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=12)
              "add x11, x0, #384\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,12] [0,0]
            "add x11, x1, #288\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[12,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[12,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[12,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[12,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[12,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[12,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[12,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[12,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[12,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=13)
              "add x11, x0, #416\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,13] [0,0]
            "add x11, x1, #312\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[13,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[13,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[13,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[13,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[13,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[13,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[13,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[13,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[13,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=14)
              "add x11, x0, #448\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,14] [0,0]
            "add x11, x1, #336\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[14,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[14,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[14,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[14,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[14,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[14,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[14,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[14,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[14,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=15)
              "add x11, x0, #480\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,15] [0,0]
            "add x11, x1, #360\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[15,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[15,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[15,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[15,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[15,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[15,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[15,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[15,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[15,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=16)
              "add x11, x0, #512\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,16] [0,0]
            "add x11, x1, #384\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[16,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[16,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[16,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[16,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[16,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[16,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[16,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[16,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[16,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=17)
              "add x11, x0, #544\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,17] [0,0]
            "add x11, x1, #408\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[17,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[17,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[17,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[17,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[17,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[17,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[17,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[17,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[17,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=18)
              "add x11, x0, #576\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,18] [0,0]
            "add x11, x1, #432\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[18,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[18,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[18,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[18,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[18,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[18,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[18,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[18,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[18,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=19)
              "add x11, x0, #608\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,19] [0,0]
            "add x11, x1, #456\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[19,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[19,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[19,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[19,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[19,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[19,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[19,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[19,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[19,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=20)
              "add x11, x0, #640\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,20] [0,0]
            "add x11, x1, #480\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[20,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[20,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[20,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[20,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[20,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[20,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[20,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[20,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[20,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=21)
              "add x11, x0, #672\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,21] [0,0]
            "add x11, x1, #504\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[21,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[21,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[21,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[21,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[21,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[21,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[21,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[21,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[21,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=22)
              "add x11, x0, #704\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,22] [0,0]
            "add x11, x1, #528\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[22,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[22,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[22,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[22,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[22,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[22,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[22,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[22,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[22,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=23)
              "add x11, x0, #736\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,23] [0,0]
            "add x11, x1, #552\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[23,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[23,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[23,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[23,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[23,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[23,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[23,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[23,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[23,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=24)
              "add x11, x0, #768\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,24] [0,0]
            "add x11, x1, #576\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[24,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[24,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[24,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[24,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[24,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[24,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[24,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[24,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[24,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=25)
              "add x11, x0, #800\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,25] [0,0]
            "add x11, x1, #600\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[25,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[25,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[25,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[25,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[25,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[25,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[25,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[25,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[25,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=26)
              "add x11, x0, #832\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,26] [0,0]
            "add x11, x1, #624\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[26,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[26,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[26,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[26,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[26,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[26,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[26,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[26,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[26,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=27)
              "add x11, x0, #864\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,27] [0,0]
            "add x11, x1, #648\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[27,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[27,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[27,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[27,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[27,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[27,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[27,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[27,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[27,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=28)
              "add x11, x0, #896\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,28] [0,0]
            "add x11, x1, #672\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[28,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[28,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[28,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[28,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[28,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[28,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[28,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[28,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[28,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=29)
              "add x11, x0, #928\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,29] [0,0]
            "add x11, x1, #696\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[29,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[29,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[29,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[29,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[29,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[29,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[29,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[29,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[29,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=30)
              "add x11, x0, #960\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,30] [0,0]
            "add x11, x1, #720\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[30,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[30,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[30,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[30,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[30,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[30,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[30,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[30,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[30,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=31)
              "add x11, x0, #992\r\n"                                     // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,31] [0,0]
            "add x11, x1, #744\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[31,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[31,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[31,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[31,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[31,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[31,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[31,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[31,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[31,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=32)
              "add x11, x0, #1024\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,32] [0,0]
            "add x11, x1, #768\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[32,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[32,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[32,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[32,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[32,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[32,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[32,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[32,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[32,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=33)
              "add x11, x0, #1056\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,33] [0,0]
            "add x11, x1, #792\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[33,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[33,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[33,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[33,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[33,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[33,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[33,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[33,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[33,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=34)
              "add x11, x0, #1088\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,34] [0,0]
            "add x11, x1, #816\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[34,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[34,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[34,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[34,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[34,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[34,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[34,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[34,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[34,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=35)
              "add x11, x0, #1120\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,35] [0,0]
            "add x11, x1, #840\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[35,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[35,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[35,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[35,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[35,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[35,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[35,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[35,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[35,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=36)
              "add x11, x0, #1152\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,36] [0,0]
            "add x11, x1, #864\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[36,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[36,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[36,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[36,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[36,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[36,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[36,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[36,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[36,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=37)
              "add x11, x0, #1184\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,37] [0,0]
            "add x11, x1, #888\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[37,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[37,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[37,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[37,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[37,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[37,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[37,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[37,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[37,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=38)
              "add x11, x0, #1216\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,38] [0,0]
            "add x11, x1, #912\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[38,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[38,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[38,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[38,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[38,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[38,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[38,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[38,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[38,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=39)
              "add x11, x0, #1248\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,39] [0,0]
            "add x11, x1, #936\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[39,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[39,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[39,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[39,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[39,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[39,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[39,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[39,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[39,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=40)
              "add x11, x0, #1280\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,40] [0,0]
            "add x11, x1, #960\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[40,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[40,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[40,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[40,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[40,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[40,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[40,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[40,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[40,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=41)
              "add x11, x0, #1312\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,41] [0,0]
            "add x11, x1, #984\r\n"                                     // 
            "ldr q2, [x11, 0]\r\n"                                      // B[41,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[41,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[41,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[41,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[41,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[41,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[41,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[41,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[41,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=42)
              "add x11, x0, #1344\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,42] [0,0]
            "add x11, x1, #1008\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[42,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[42,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[42,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[42,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[42,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[42,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[42,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[42,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[42,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=43)
              "add x11, x0, #1376\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,43] [0,0]
            "add x11, x1, #1032\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[43,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[43,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[43,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[43,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[43,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[43,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[43,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[43,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[43,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=44)
              "add x11, x0, #1408\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,44] [0,0]
            "add x11, x1, #1056\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[44,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[44,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[44,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[44,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[44,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[44,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[44,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[44,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[44,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=45)
              "add x11, x0, #1440\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,45] [0,0]
            "add x11, x1, #1080\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[45,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[45,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[45,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[45,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[45,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[45,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[45,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[45,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[45,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=46)
              "add x11, x0, #1472\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,46] [0,0]
            "add x11, x1, #1104\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[46,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[46,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[46,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[46,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[46,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[46,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[46,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[46,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[46,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=47)
              "add x11, x0, #1504\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,47] [0,0]
            "add x11, x1, #1128\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[47,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[47,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[47,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[47,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[47,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[47,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[47,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[47,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[47,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=48)
              "add x11, x0, #1536\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,48] [0,0]
            "add x11, x1, #1152\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[48,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[48,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[48,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[48,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[48,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[48,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[48,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[48,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[48,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=49)
              "add x11, x0, #1568\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,49] [0,0]
            "add x11, x1, #1176\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[49,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[49,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[49,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[49,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[49,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[49,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[49,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[49,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[49,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=50)
              "add x11, x0, #1600\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,50] [0,0]
            "add x11, x1, #1200\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[50,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[50,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[50,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[50,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[50,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[50,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[50,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[50,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[50,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=51)
              "add x11, x0, #1632\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,51] [0,0]
            "add x11, x1, #1224\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[51,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[51,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[51,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[51,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[51,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[51,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[51,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[51,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[51,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=52)
              "add x11, x0, #1664\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,52] [0,0]
            "add x11, x1, #1248\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[52,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[52,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[52,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[52,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[52,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[52,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[52,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[52,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[52,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=53)
              "add x11, x0, #1696\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,53] [0,0]
            "add x11, x1, #1272\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[53,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[53,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[53,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[53,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[53,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[53,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[53,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[53,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[53,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=54)
              "add x11, x0, #1728\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,54] [0,0]
            "add x11, x1, #1296\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[54,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[54,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[54,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[54,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[54,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[54,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[54,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[54,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[54,0][0,2]
            // Block GEMM microkernel
              // Load A register block @ (d=0,r=55)
              "add x11, x0, #1760\r\n"                                    // 
              "ldp q0, q1, [x11, 0]\r\n"                                  // A [0,55] [0,0]
            "add x11, x1, #1320\r\n"                                    // 
            "ldr q2, [x11, 0]\r\n"                                      // B[55,0][0,0]
            "ldr q3, [x11, 8]\r\n"                                      // B[55,0][0,1]
            "ldr q4, [x11, 16]\r\n"                                     // B[55,0][0,2]
            "fmla v26.2d, v0.2d, v2.1d[0]\r\n"                          // C[0:2,0] += A[0:2,0]*B[55,0][0,0]
            "fmla v28.2d, v0.2d, v3.1d[0]\r\n"                          // C[0:2,1] += A[0:2,0]*B[55,0][0,1]
            "fmla v30.2d, v0.2d, v4.1d[0]\r\n"                          // C[0:2,2] += A[0:2,0]*B[55,0][0,2]
            "fmla v27.2d, v1.2d, v2.1d[0]\r\n"                          // C[2:4,0] += A[2:4,0]*B[55,0][0,0]
            "fmla v29.2d, v1.2d, v3.1d[0]\r\n"                          // C[2:4,1] += A[2:4,0]*B[55,0][0,1]
            "fmla v31.2d, v1.2d, v4.1d[0]\r\n"                          // C[2:4,2] += A[2:4,0]*B[55,0][0,2]
            // Store C register block @ (d=0,r=0)
            "stp q26, q27, [x2, 0]\r\n"                                 // C [0,0] [0,0]
            "stp q28, q29, [x2, 32]\r\n"                                // C [0,0] [0,1]
            "stp q30, q31, [x2, 64]\r\n"                                // C [0,0] [0,2]
        "add x0, x0, #32\r\n"                                       // Move A to (d=1,r=0)
        "add x2, x2, #32\r\n"                                       // Move C to (d=1,r=0)
        "add x12, x12, #1\r\n"
        "cmp x12, #1\r\n"
        "b.lo LOOP_TOP_0_%=\r\n"

    : : "m"(A), "m"(B), "m"(C) : "r0","r11","r12","r2","v0","v2","v26","v27","v28","v29","v3","v30","v31","v4");

};



int main(void) {

  double *A;
  double *B;
  double *C;
  double *arr;

  int resA = posix_memalign((double *)(&A), 64, M*K*sizeof(double));
  int resB = posix_memalign((double *)(&B), 64, N*K*sizeof(double));
  int resC = posix_memalign((double *)(&C), 64, M*N*sizeof(double));
  int resArr = posix_memalign((double *)(&arr), 64, N*K*sizeof(double));

  for(int i = 0; i < M*K; i++)
  {
    if((i / 4) % 2 == 0)
      A[i] = 1;
    else
      A[i] = 0;
  }

  for(int i = 0; i < N*K; i++)
  {
    B[i] = i;
  }

  for(int i = 0; i < 56; i++)
    for(int j = 0; j < 3; j++)  
      arr[i*N + j] = B[((j * K) % (N * K)) + i];

  for(int i = 0; i < M*N; i++)
  {
    C[i] = 0;
  }


  printf("A\n");

  for(int i = 0; i < M*K; i++)
  {
    if(i % K == 0)
      printf("\n");
    printf("%f  ", A[((i * M) % (M * K)) + i / K]);
  }

  printf("\n");

  printf("B\n");

  for(int i = 0; i < N * K; i++)
  {
    if(i % N == 0)
      printf("\n");
    printf("%f  ", arr[i]);
  }

  printf("\n");


  clock_t start, end;
  double cpu_time_used;
  start = clock();
  for(int i = 0; i < 1; i++)
  {
    //gemm(A,arr,C);
  }
  end = clock();
  cpu_time_used = ((double) (end - start)) / CLOCKS_PER_SEC;

  printf("time used by sparse MM : %f\n", cpu_time_used);

  start = clock();
  for(int i = 0; i < 1; i++)
  {
    cblas_dgemm(CblasColMajor, CblasNoTrans, CblasNoTrans, 4, 3, 56, 1, A, 4, B, 56, 1, C, 4);
  }
  end = clock();
  cpu_time_used = ((double) (end - start)) / CLOCKS_PER_SEC;
  
  printf("time used by blas : %f\n", cpu_time_used);

  printf("C\n");

  for(int i = 0; i < M * N; i++)
  {
    if(i % N == 0)
      printf("\n");
    printf("%f  ", C[((i * M) % (M * N)) + i / N]);
  }

  printf("\n");

  return 0;
}
