<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Verilog vs. VHDL Pragmas" />
<meta name="abstract" content="Verilog and VHDL pragmas are enforced at different levels and also have other usage differences." />
<meta name="description" content="Verilog and VHDL pragmas are enforced at different levels and also have other usage differences." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idf61c9a52-257b-4ca3-b93d-83986777d9e4" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Verilog vs. VHDL Pragmas</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Verilog vs. VHDL Pragmas" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idf61c9a52-257b-4ca3-b93d-83986777d9e4">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Verilog
vs. VHDL Pragmas</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">Verilog and
VHDL pragmas are enforced at different levels and also have other
usage differences.</span>
</div>
<ul class="ul"><li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__idf4172d74-22ea-4983-a360-35ee43b3bf3d"><p class="p"><span class="ph FontProperty HeadingLabel">Verilog</span> — Pragmas
are enforced at the file level, so will have no affect on an instantiated
instance. If you want to disable coverage for an instance, you need
to put pragmas in the file containing that design unit. If a pragma
is placed in the middle of a design unit, its influence extends
beyond the end of the design unit to the end of the file.</p>
</li>
<li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__idcf486290-b8db-448e-b821-4feeefa60a35"><p class="p"><span class="ph FontProperty HeadingLabel">VHDL</span> —
Pragmas are enforced at the design unit level. For example, if you
place the “-- coverage off”pragma inside an architecture body, all
following statements in that architecture are excluded from coverage.
However, statements in all subsequent design units are included
in statement coverage (until the next “-- coverage off” pragma).
If you place a pragma outside a design unit scope, it is active
until the end of the next design unit.</p>
</li>
</ul>
<p class="p">Usage of each type of pragma differs in the
following ways:</p>
<ul class="ul"><li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__idf554300b-8dfc-478d-ae3e-08a85829fbe7"><p class="p">Each pragma is preceded in the code line
by either a “//” (Verilog) or “--” (VHDL). For example:</p>
<pre class="pre codeblock"><code>// coverage never								(Verilog)
-- coverage never								(VHDL)</code></pre></li>
<li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__id97bc3d25-5c61-4e35-bbc0-85511c08c2db"><p class="p">Bracket the line(s) you want to exclude
with these pragmas. For example:</p>
<pre class="pre codeblock"><code>-- coverage off b
  ...
  ...
-- coverage on b</code></pre></li>
<li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__iddc9424b8-ebba-4ee5-be9e-8dc05b749919"><p class="p">The “pragma” keyword can also be replaced
with either “synopsys”, “mentor”, or “synthesis”.</p>
</li>
<li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__id30028c5f-6950-46c4-a585-1a09507ec819"><p class="p">Pragmas can nest in source code, often
without the developer’s awareness. This can result in coverage being
turned on or off at unexpected intervals. For more information,
see “<a class="xref fm:HeadingOnly" href="Concept_PragmaUsageNesting_idc6ccf9ed.html#idc6ccf9ed-d59d-4e39-8e1e-21e03b3efc73__Concept_PragmaUsageNesting_idc6ccf9ed.xml#idc6ccf9ed-d59d-4e39-8e1e-21e03b3efc73" title="Using coverage pragmas in long source files or included files during development can result in nested pragmas, which can lead to unintended or confusing coverage behavior. Synthesis pragmas can also effect coverage.">Pragma Usage and Nesting</a>”.</p>
<div class="note tip"><span class="tiptitle">Tip</span> <p class="p">	Important: The 'coverage
on' pragma, as well as other synonymous pragmas (such as synthesis_on,
and so on), do not support nested behavior. They turn on coverage,
irrespective of the number of 'coverage off' pragmas encountered
earlier in the file. </p>
</div>
</li>
<li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__id7913d013-1ad1-40ce-af7a-f46fefec75c3"><p class="p">The “coverage off” and “coverage on”
pragmas turn coverage on and off for specified items. If no coverage
items are specified, all items are affected.</p>
</li>
<li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__ida6d7d90b-4014-449c-8090-dd545ec8ac0e"><p class="p">The “coverage on|off” pragma applies
to branches, conditions, expressions, statements, toggles and FSMs. </p>
<p class="p">For information on toggle exclusions, see
“<a class="xref fm:HeadingOnly" href="Concept_ToggleExclusionManagement_idcca91128.html#id499b6e57-9acb-4fac-94a4-67c59ad269cc__Concept_ToggleExclusionManagement_idcca91128.xml#id499b6e57-9acb-4fac-94a4-67c59ad269cc" title="Toggle coverage as it relates to exclusions is more complex to configure than other coverage types, because the toggle command precedes the introduction of code coverage in Questa SIM. Questa SIM offers two independent flows for excluding toggle coverage.">Toggle Exclusion Management</a>”.</p>
<p class="p">The “fsm_off” pragma selectively turns coverage
off and on for FSM state variables and their associated transitions:</p>
<pre class="pre codeblock"><code>// coverage fsm_off &lt;fsm_name&gt; (Verilog)
-- coverage fsm_off &lt;fsm_name&gt; (VHDL)</code></pre><p class="p">For more detailed information, see “<a class="xref fm:HeadingOnly" href="General_FsmPragmaExclusions_idff0518b2.html#idff0518b2-5998-4152-a673-6352b06a8860__General_FsmPragmaExclusions_idff0518b2.xml#idff0518b2-5998-4152-a673-6352b06a8860" title="You can use coverage pragmas to selectively turn coverage off and on for FSM state variables and their associated transitions.">FSM Pragma Exclusions</a>”.</p>
</li>
<li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__id9182fdb8-5752-4885-8c9f-bdf6ab538c67"><p class="p">The “coverage never” pragma turns off
coverage completely. It takes effect at compile time, and thus can
never provide coverage statistics for specified areas of the design
unless the “coverage never” pragma is removed and the design recompiled.
In contrast, “coverage off” and “coverage on” pragmas are simply
report-time options, and thus the coverage statistics for the specified
items can be toggled on and off via the GUI or the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'coverage exclude', 'questa_sim_ref'); return false;">coverage exclude</a> command.</p>
</li>
<li class="li" id="idf61c9a52-257b-4ca3-b93d-83986777d9e4__id7e5a6664-076c-41ad-88c0-7fa84ceba9e9"><p class="p">The “coverage fixed_value” pragma is
better described as an “inclusion” pragma, which allows you to fix
the values of the input terminal of an expression or condition that
has been added. The resulting FEC table only contains those rows
whose input terminals have hit the specified input values. </p>
<p class="p">The pragma must be placed within the declarative
region of the module or architecture, after the declaration of the
signal which the input_terminal constitutes, within the same scope. </p>
<p class="p">Syntax is (// for Verilog, -- for VHDL):</p>
<pre class="pre codeblock"><code>//coverage fixed_value “&lt;input_terminal&gt;” (&lt;fixed_value&gt;)
--coverage fixed_value “&lt;input_terminal&gt;” (&lt;fixed_value&gt;)</code></pre><p class="p">where: </p>
<p class="p">&lt;input_terminal&gt; is any condition or expression
in the scope in which the pragma is added, and in the same form
as it appears in the coverage report.</p>
<p class="p">&lt;fixed_value&gt; is ‘0’, ‘1’, or ‘Z’, which
can be expressed as a boolean, integer, bit, or std_logic literal
expression, or as any constant signal or an expression, whose evaluated
value comes out as constant (0 or 1). The value must be enclosed
in parentheses '( )'.</p>
<p class="p">Examples:</p>
<pre class="pre codeblock"><code>//coverage fixed_value “a” (3’h0) 

// coverage fixed_value "3'{a,b,c} &gt; 1" (0)

-- coverage fixed_value "a" (const1 &amp;&amp; const2)</code></pre><p class="p">where, <span class="ph FontProperty emphasis">const1</span> and <span class="ph FontProperty emphasis">const2</span> are
two constants. </p>
</li>
</ul>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_ExcludeIndividualMetricsPragmas_id23a2dacb.html" title="Questa SIM supports the use of source code pragmas to selectively turn coverage off and on for individual code coverage metrics.">Exclude Individual Metrics with Pragmas</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_ExcludeIndividualMetricsPragmas_id23a2dacb.html#id23a2dacb-99f0-4436-b92d-f1b7fe75190e__" title="Questa SIM supports the use of source code pragmas to selectively turn coverage off and on for individual code coverage metrics.">Exclude Individual Metrics with Pragmas</a></div>
<div><a class="link" href="../topics/Command_CoverageOnCoverageOffPragmaSyntax_ided14f82c.html#ided14f82c-e2d0-4dfc-a9b5-cddb41241ddd__" title="The coverage on|off pragma has two forms; one for general exclusions of specific coverage types, or for all types if none are specified, and another for fine-grained exclusion, used to exercise very precise control over exclusions in complex code constructs.">coverage on and coverage off Pragma Syntax</a></div>
<div><a class="link" href="../topics/Concept_PragmaUsageNesting_idc6ccf9ed.html#idc6ccf9ed-d59d-4e39-8e1e-21e03b3efc73__" title="Using coverage pragmas in long source files or included files during development can result in nested pragmas, which can lead to unintended or confusing coverage behavior. Synthesis pragmas can also effect coverage.">Pragma Usage and Nesting</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Verilog vs. VHDL Pragmas"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_VerilogVsVhdlPragmas_idf61c9a52.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>