[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F45K20 ]
[d frameptr 4065 ]
"5 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\ADC.c
[v _Init_ADC Init_ADC `(v  1 e 1 0 ]
"38
[v _ADCRead_Pos ADCRead_Pos `(ui  1 e 2 0 ]
"7 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\aldiv.c
[v ___aldiv __aldiv `(l  1 e 4 0 ]
"4 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"43 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\fltol.c
[v ___fltol __fltol `(l  1 e 4 0 ]
"86 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"10 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\xxtofl.c
[v ___xxtofl __xxtofl `(d  1 e 4 0 ]
"5 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\EUSART.c
[v _Init_EUSART Init_EUSART `(v  1 e 1 0 ]
"37
[v _BT_load_char BT_load_char `(v  1 e 1 0 ]
"46
[v _broadcast_BT broadcast_BT `(v  1 e 1 0 ]
"71
[v _BT_load_string BT_load_string `(v  1 e 1 0 ]
"34 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\interrupts.c
[v _high_isr high_isr `IIH(v  1 e 1 0 ]
"93
[v _low_isr low_isr `IIL(v  1 e 1 0 ]
"48 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\main.c
[v _main main `(v  1 e 1 0 ]
"4 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\PWM.c
[v _Init_PWM Init_PWM `(v  1 e 1 0 ]
"26
[v _Vibration_ON Vibration_ON `(v  1 e 1 0 ]
"24 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\system.c
[v _ConfigureOscillator ConfigureOscillator `(v  1 e 1 0 ]
"22 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\user.c
[v _InitApp InitApp `(v  1 e 1 0 ]
"1 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X/ADC_Read.h
[v _neutral_pos neutral_pos `ui  1 e 2 0 ]
"2
[v _real_pos real_pos `ui  1 e 2 0 ]
[s S454 . 1 `uc 1 ANS0 1 0 :1:0 
`uc 1 ANS1 1 0 :1:1 
`uc 1 ANS2 1 0 :1:2 
`uc 1 ANS3 1 0 :1:3 
`uc 1 ANS4 1 0 :1:4 
`uc 1 ANS5 1 0 :1:5 
`uc 1 ANS6 1 0 :1:6 
`uc 1 ANS7 1 0 :1:7 
]
"463 C:/Program Files/Microchip/MPLABX/v5.45/packs/Microchip/PIC18F-K_DFP/1.4.87/xc8\pic\include\proc\pic18f45k20.h
[u S463 . 1 `S454 1 . 1 0 ]
[v _ANSELbits ANSELbits `VES463  1 e 1 @3966 ]
[s S59 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"618
[s S68 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
]
[s S75 . 1 `uc 1 C12IN0M 1 0 :1:0 
`uc 1 C12IN1M 1 0 :1:1 
`uc 1 C2INP 1 0 :1:2 
`uc 1 C1INP 1 0 :1:3 
`uc 1 C1OUT 1 0 :1:4 
`uc 1 C2OUT 1 0 :1:5 
]
[s S82 . 1 `uc 1 C12IN0N 1 0 :1:0 
`uc 1 C12IN1N 1 0 :1:1 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 SS 1 0 :1:5 
]
[s S89 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS 1 0 :1:5 
]
[s S92 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFN 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nSS 1 0 :1:5 
]
[s S97 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 LVDIN 1 0 :1:5 
]
[s S102 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S105 . 1 `uc 1 ULPWUIN 1 0 :1:0 
`uc 1 . 1 0 :6:1 
`uc 1 RJPU 1 0 :1:7 
]
[u S109 . 1 `S59 1 . 1 0 `S68 1 . 1 0 `S75 1 . 1 0 `S82 1 . 1 0 `S89 1 . 1 0 `S92 1 . 1 0 `S97 1 . 1 0 `S102 1 . 1 0 `S105 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES109  1 e 1 @3968 ]
"1184
[v _PORTD PORTD `VEuc  1 e 1 @3971 ]
[s S179 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
"1221
[s S188 . 1 `uc 1 PSP0 1 0 :1:0 
`uc 1 PSP1 1 0 :1:1 
`uc 1 PSP2 1 0 :1:2 
`uc 1 PSP3 1 0 :1:3 
`uc 1 PSP4 1 0 :1:4 
`uc 1 PSP5 1 0 :1:5 
`uc 1 PSP6 1 0 :1:6 
`uc 1 PSP7 1 0 :1:7 
]
[s S197 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P1B 1 0 :1:5 
`uc 1 P1C 1 0 :1:6 
`uc 1 P1D 1 0 :1:7 
]
[s S202 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S205 . 1 `S179 1 . 1 0 `S188 1 . 1 0 `S197 1 . 1 0 `S202 1 . 1 0 ]
[v _PORTDbits PORTDbits `VES205  1 e 1 @3971 ]
[s S327 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
"2064
[u S345 . 1 `S327 1 . 1 0 `S59 1 . 1 0 ]
[v _TRISAbits TRISAbits `VES345  1 e 1 @3986 ]
[s S367 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"2286
[s S376 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S385 . 1 `S367 1 . 1 0 `S376 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES385  1 e 1 @3987 ]
[s S773 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"2508
[s S782 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S791 . 1 `S773 1 . 1 0 `S782 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES791  1 e 1 @3988 ]
[s S287 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
"2730
[u S305 . 1 `S287 1 . 1 0 `S179 1 . 1 0 ]
[v _TRISDbits TRISDbits `VES305  1 e 1 @3989 ]
[s S963 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 PSPIE 1 0 :1:7 
]
"3164
[s S972 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
]
[u S976 . 1 `S963 1 . 1 0 `S972 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES976  1 e 1 @3997 ]
[s S865 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"3796
[s S874 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S877 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[s S880 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S883 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC9 1 0 :1:6 
]
[s S886 . 1 `uc 1 RCD8 1 0 :1:0 
]
[u S888 . 1 `S865 1 . 1 0 `S874 1 . 1 0 `S877 1 . 1 0 `S880 1 . 1 0 `S883 1 . 1 0 `S886 1 . 1 0 ]
[v _RCSTAbits RCSTAbits `VES888  1 e 1 @4011 ]
[s S813 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"4004
[s S822 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[s S831 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[s S834 . 1 `uc 1 TXD8 1 0 :1:0 
]
[u S836 . 1 `S813 1 . 1 0 `S822 1 . 1 0 `S831 1 . 1 0 `S834 1 . 1 0 ]
[v _TXSTAbits TXSTAbits `VES836  1 e 1 @4012 ]
"4221
[v _TXREG TXREG `VEuc  1 e 1 @4013 ]
"4233
[v _RCREG RCREG `VEuc  1 e 1 @4014 ]
"4245
[v _SPBRG SPBRG `VEuc  1 e 1 @4015 ]
[s S919 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 CKTXP 1 0 :1:4 
`uc 1 DTRXP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"4689
[s S928 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S931 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S934 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S937 . 1 `S919 1 . 1 0 `S928 1 . 1 0 `S931 1 . 1 0 `S934 1 . 1 0 ]
[v _BAUDCONbits BAUDCONbits `VES937  1 e 1 @4024 ]
[s S663 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
"4972
[s S667 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S676 . 1 `S663 1 . 1 0 `S667 1 . 1 0 ]
[v _CCP1CONbits CCP1CONbits `VES676  1 e 1 @4029 ]
"5039
[v _CCPR1L CCPR1L `VEuc  1 e 1 @4030 ]
[s S475 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"5074
[s S480 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S487 . 1 `S475 1 . 1 0 `S480 1 . 1 0 ]
[v _ADCON2bits ADCON2bits `VES487  1 e 1 @4032 ]
[s S503 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
"5145
[s S506 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S510 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
`uc 1 VCFG11 1 0 :1:5 
]
[u S514 . 1 `S503 1 . 1 0 `S506 1 . 1 0 `S510 1 . 1 0 ]
[v _ADCON1bits ADCON1bits `VES514  1 e 1 @4033 ]
[s S530 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"5219
[s S533 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S537 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S544 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S547 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S550 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[s S553 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S556 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S559 . 1 `S530 1 . 1 0 `S533 1 . 1 0 `S537 1 . 1 0 `S544 1 . 1 0 `S547 1 . 1 0 `S550 1 . 1 0 `S553 1 . 1 0 `S556 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES559  1 e 1 @4034 ]
"5301
[v _ADRESL ADRESL `VEuc  1 e 1 @4035 ]
"5308
[v _ADRESH ADRESH `VEuc  1 e 1 @4036 ]
[s S634 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
"5707
[s S638 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S646 . 1 `S634 1 . 1 0 `S638 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES646  1 e 1 @4042 ]
"5757
[v _PR2 PR2 `VEuc  1 e 1 @4043 ]
[s S721 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
"6451
[s S727 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S734 . 1 `S721 1 . 1 0 `S727 1 . 1 0 ]
[v _OSCCONbits OSCCONbits `VES734  1 e 1 @4051 ]
"7691
[v _CREN CREN `VEb  1 e 0 @32092 ]
"7739
[v _DC1B0 DC1B0 `VEb  1 e 0 @32236 ]
"7742
[v _DC1B1 DC1B1 `VEb  1 e 0 @32237 ]
"7853
[v _GO GO `VEb  1 e 0 @32273 ]
"8360
[v _OERR OERR `VEb  1 e 0 @32089 ]
"8441
[v _PEIE PEIE `VEb  1 e 0 @32662 ]
"8630
[v _RCIF RCIF `VEb  1 e 0 @31989 ]
"9131
[v _TRMT TRMT `VEb  1 e 0 @32097 ]
"9194
[v _TXIF TXIF `VEb  1 e 0 @31988 ]
"38 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\main.c
[v _max_pos max_pos `ui  1 e 2 0 ]
"39
[v _min_pos min_pos `ui  1 e 2 0 ]
"40
[v _send_bad_posture_msg_counter send_bad_posture_msg_counter `i  1 e 2 0 ]
"41
[v _send_good_posture_msg_counter send_good_posture_msg_counter `i  1 e 2 0 ]
"48
[v _main main `(v  1 e 1 0 ]
{
"137
} 0
"46 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\EUSART.c
[v _broadcast_BT broadcast_BT `(v  1 e 1 0 ]
{
"50
} 0
"10 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\xxtofl.c
[v ___xxtofl __xxtofl `(d  1 e 4 0 ]
{
[v ___xxtofl@sign sign `uc  1 a 1 wreg ]
"13
[v ___xxtofl@arg arg `ul  1 a 4 11 ]
"12
[v ___xxtofl@exp exp `uc  1 a 1 10 ]
"10
[v ___xxtofl@sign sign `uc  1 a 1 wreg ]
[v ___xxtofl@val val `l  1 p 4 1 ]
"15
[v ___xxtofl@sign sign `uc  1 a 1 9 ]
"44
} 0
"43 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\fltol.c
[v ___fltol __fltol `(l  1 e 4 0 ]
{
"45
[v ___fltol@exp1 exp1 `uc  1 a 1 73 ]
[v ___fltol@sign1 sign1 `uc  1 a 1 72 ]
"43
[v ___fltol@f1 f1 `d  1 p 4 64 ]
"70
} 0
"245 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\sprcadd.c
[v ___flsub __flsub `(d  1 e 4 0 ]
{
[v ___flsub@b b `d  1 p 4 56 ]
[v ___flsub@a a `d  1 p 4 60 ]
"250
} 0
"10
[v ___fladd __fladd `(d  1 e 4 0 ]
{
"17
[v ___fladd@grs grs `uc  1 a 1 55 ]
"15
[v ___fladd@bexp bexp `uc  1 a 1 54 ]
"16
[v ___fladd@aexp aexp `uc  1 a 1 53 ]
"13
[v ___fladd@signs signs `uc  1 a 1 52 ]
"10
[v ___fladd@b b `d  1 p 4 40 ]
[v ___fladd@a a `d  1 p 4 44 ]
"237
} 0
"8 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
{
[s S1358 . 4 `uc 1 a 1 0 `uc 1 b 1 1 `uc 1 c 1 2 `uc 1 d 1 3 ]
"13
[s S1363 . 4 `s 1 wordA 2 0 `s 1 wordB 2 2 ]
[u S1366 . 4 `l 1 i 4 0 `d 1 f 4 0 `S1358 1 fAsBytes 4 0 `S1363 1 fAsWords 4 0 ]
[v ___flmul@prod prod `S1366  1 a 4 34 ]
"12
[v ___flmul@grs grs `ul  1 a 4 28 ]
[s S1434 . 2 `uc 1 a 1 0 `uc 1 b 1 1 ]
"14
[u S1437 . 2 `s 1 i 2 0 `us 1 n 2 0 `S1434 1 nAsBytes 2 0 ]
[v ___flmul@temp temp `S1437  1 a 2 38 ]
"10
[v ___flmul@bexp bexp `uc  1 a 1 33 ]
"11
[v ___flmul@aexp aexp `uc  1 a 1 32 ]
"9
[v ___flmul@sign sign `uc  1 a 1 27 ]
"8
[v ___flmul@b b `d  1 p 4 15 ]
[v ___flmul@a a `d  1 p 4 19 ]
"205
} 0
"26 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\PWM.c
[v _Vibration_ON Vibration_ON `(v  1 e 1 0 ]
{
"28
[v Vibration_ON@output output `l  1 a 4 22 ]
"26
[v Vibration_ON@percentage percentage `ui  1 p 2 15 ]
"42
} 0
"15 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
{
"17
[v ___lmul@product product `ul  1 a 4 9 ]
"15
[v ___lmul@multiplier multiplier `ul  1 p 4 1 ]
[v ___lmul@multiplicand multiplicand `ul  1 p 4 5 ]
"129
} 0
"7 C:\Program Files\Microchip\xc8\v2.30\pic\sources\c99\common\aldiv.c
[v ___aldiv __aldiv `(l  1 e 4 0 ]
{
"10
[v ___aldiv@quotient quotient `l  1 a 4 11 ]
"11
[v ___aldiv@sign sign `uc  1 a 1 10 ]
[v ___aldiv@counter counter `uc  1 a 1 9 ]
"7
[v ___aldiv@dividend dividend `l  1 p 4 1 ]
[v ___aldiv@divisor divisor `l  1 p 4 5 ]
"41
} 0
"4 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\PWM.c
[v _Init_PWM Init_PWM `(v  1 e 1 0 ]
{
"20
} 0
"5 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\EUSART.c
[v _Init_EUSART Init_EUSART `(v  1 e 1 0 ]
{
"34
} 0
"5 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\ADC.c
[v _Init_ADC Init_ADC `(v  1 e 1 0 ]
{
"32
} 0
"22 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\user.c
[v _InitApp InitApp `(v  1 e 1 0 ]
{
"45
} 0
"24 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\system.c
[v _ConfigureOscillator ConfigureOscillator `(v  1 e 1 0 ]
{
"31
} 0
"71 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\EUSART.c
[v _BT_load_string BT_load_string `(v  1 e 1 0 ]
{
[v BT_load_string@string string `*.32uc  1 p 2 2 ]
"75
} 0
"37
[v _BT_load_char BT_load_char `(v  1 e 1 0 ]
{
[v BT_load_char@bt bt `uc  1 a 1 wreg ]
[v BT_load_char@bt bt `uc  1 a 1 wreg ]
"39
[v BT_load_char@bt bt `uc  1 a 1 1 ]
"42
} 0
"38 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\ADC.c
[v _ADCRead_Pos ADCRead_Pos `(ui  1 e 2 0 ]
{
"42
[v ADCRead_Pos@temp temp `ui  1 a 2 5 ]
"48
} 0
"93 C:\Users\deird\OneDrive\College\Sligo_Y2\Project_Build_2020\MPLABProjects\Flex_Volt_Div_Test.X\interrupts.c
[v _low_isr low_isr `IIL(v  1 e 1 0 ]
{
"138
} 0
"34
[v _high_isr high_isr `IIH(v  1 e 1 0 ]
{
"61
} 0
