Timing Analyzer report for Blinky
Thu Oct 24 23:41:31 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'CLK_IN1'
 13. Slow 1200mV 100C Model Hold: 'CLK_IN1'
 14. Slow 1200mV 100C Model Metastability Summary
 15. Slow 1200mV -40C Model Fmax Summary
 16. Slow 1200mV -40C Model Setup Summary
 17. Slow 1200mV -40C Model Hold Summary
 18. Slow 1200mV -40C Model Recovery Summary
 19. Slow 1200mV -40C Model Removal Summary
 20. Slow 1200mV -40C Model Minimum Pulse Width Summary
 21. Slow 1200mV -40C Model Setup: 'CLK_IN1'
 22. Slow 1200mV -40C Model Hold: 'CLK_IN1'
 23. Slow 1200mV -40C Model Metastability Summary
 24. Fast 1200mV -40C Model Setup Summary
 25. Fast 1200mV -40C Model Hold Summary
 26. Fast 1200mV -40C Model Recovery Summary
 27. Fast 1200mV -40C Model Removal Summary
 28. Fast 1200mV -40C Model Minimum Pulse Width Summary
 29. Fast 1200mV -40C Model Setup: 'CLK_IN1'
 30. Fast 1200mV -40C Model Hold: 'CLK_IN1'
 31. Fast 1200mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv n40c Model)
 36. Signal Integrity Metrics (Slow 1200mv 100c Model)
 37. Signal Integrity Metrics (Fast 1200mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; Blinky                                              ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; CLK_IN1    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_IN1 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary              ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 214.73 MHz ; 214.73 MHz      ; CLK_IN1    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; CLK_IN1 ; -3.657 ; -106.350          ;
+---------+--------+-------------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+---------+-------+-------------------+
; Clock   ; Slack ; End Point TNS     ;
+---------+-------+-------------------+
; CLK_IN1 ; 0.769 ; 0.000             ;
+---------+-------+-------------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+---------+--------+---------------------------------+
; Clock   ; Slack  ; End Point TNS                   ;
+---------+--------+---------------------------------+
; CLK_IN1 ; -3.000 ; -45.405                         ;
+---------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'CLK_IN1'                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.657 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.586      ;
; -3.657 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.586      ;
; -3.648 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.577      ;
; -3.648 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.577      ;
; -3.641 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.569      ;
; -3.632 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.560      ;
; -3.614 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.543      ;
; -3.605 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.534      ;
; -3.511 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.440      ;
; -3.511 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.440      ;
; -3.509 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.438      ;
; -3.502 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.431      ;
; -3.502 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.431      ;
; -3.500 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.429      ;
; -3.464 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.393      ;
; -3.464 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.393      ;
; -3.448 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.376      ;
; -3.437 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[0]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.525     ; 3.910      ;
; -3.421 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.350      ;
; -3.412 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.337      ; 4.747      ;
; -3.410 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.338      ;
; -3.410 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.338      ;
; -3.404 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.332      ;
; -3.404 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.332      ;
; -3.403 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.337      ; 4.738      ;
; -3.403 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.331      ;
; -3.395 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.323      ;
; -3.395 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.323      ;
; -3.394 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.322      ;
; -3.394 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.071     ; 4.321      ;
; -3.370 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.298      ;
; -3.346 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.275      ;
; -3.346 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.275      ;
; -3.344 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.272      ;
; -3.344 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.272      ;
; -3.330 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.258      ;
; -3.328 ; clock_divider:clock_divider_1|count[3]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.257      ;
; -3.325 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.071     ; 4.252      ;
; -3.325 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.254      ;
; -3.325 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.254      ;
; -3.318 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.247      ;
; -3.318 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.247      ;
; -3.316 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.245      ;
; -3.314 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.243      ;
; -3.314 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.243      ;
; -3.309 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.237      ;
; -3.308 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.236      ;
; -3.303 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.232      ;
; -3.298 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.226      ;
; -3.282 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.211      ;
; -3.278 ; clock_divider:clock_divider_1|count[3]  ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.367      ; 4.643      ;
; -3.271 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.200      ;
; -3.264 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.192      ;
; -3.264 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.192      ;
; -3.262 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.190      ;
; -3.256 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[3]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.184      ;
; -3.255 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.183      ;
; -3.254 ; clock_divider:clock_divider_1|count[2]  ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.057     ; 4.195      ;
; -3.254 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.182      ;
; -3.252 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[9]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.180      ;
; -3.252 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[17] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.338      ; 4.588      ;
; -3.251 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[7]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.179      ;
; -3.250 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.178      ;
; -3.247 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[3]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.175      ;
; -3.246 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.174      ;
; -3.245 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.173      ;
; -3.243 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[9]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.171      ;
; -3.243 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[17] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.338      ; 4.579      ;
; -3.242 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[7]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.170      ;
; -3.241 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.169      ;
; -3.236 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.494     ; 3.740      ;
; -3.236 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.494     ; 3.740      ;
; -3.220 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.495     ; 3.723      ;
; -3.219 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.337      ; 4.554      ;
; -3.217 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[0]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.525     ; 3.690      ;
; -3.211 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.139      ;
; -3.210 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.138      ;
; -3.209 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.138      ;
; -3.209 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.138      ;
; -3.200 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.129      ;
; -3.200 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.129      ;
; -3.198 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.127      ;
; -3.195 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.123      ;
; -3.195 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.123      ;
; -3.194 ; clock_divider:clock_divider_1|count[3]  ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.122      ;
; -3.193 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.121      ;
; -3.193 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.494     ; 3.697      ;
; -3.187 ; clock_divider:clock_divider_1|count[2]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.493     ; 3.692      ;
; -3.186 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.114      ;
; -3.181 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.109      ;
; -3.181 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.070     ; 4.109      ;
; -3.179 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.108      ;
; -3.179 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.108      ;
; -3.177 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.106      ;
; -3.173 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.102      ;
; -3.168 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.097      ;
; -3.168 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.097      ;
; -3.166 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.069     ; 4.095      ;
; -3.165 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.336      ; 4.499      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'CLK_IN1'                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.769 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.526      ; 1.481      ;
; 0.858 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.132      ;
; 0.874 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.148      ;
; 1.115 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.389      ;
; 1.131 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.405      ;
; 1.182 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.456      ;
; 1.183 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.457      ;
; 1.184 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.458      ;
; 1.184 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.458      ;
; 1.194 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.468      ;
; 1.194 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.468      ;
; 1.196 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.470      ;
; 1.275 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.086      ; 1.547      ;
; 1.286 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.560      ;
; 1.297 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.571      ;
; 1.308 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.582      ;
; 1.308 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.582      ;
; 1.310 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.584      ;
; 1.311 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.526      ; 2.023      ;
; 1.311 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[12] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.368     ; 1.129      ;
; 1.314 ; clock_divider:clock_divider_1|count[4]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.570      ;
; 1.315 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[5]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.368     ; 1.133      ;
; 1.329 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.603      ;
; 1.341 ; clock_divider:clock_divider_1|count[15] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.597      ;
; 1.342 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.526      ; 2.054      ;
; 1.342 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[23] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.598      ;
; 1.347 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.621      ;
; 1.353 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.609      ;
; 1.360 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.073      ;
; 1.360 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.526      ; 2.072      ;
; 1.369 ; clock_divider:clock_divider_1|count[11] ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.087      ; 1.642      ;
; 1.375 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.649      ;
; 1.391 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.104      ;
; 1.391 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.665      ;
; 1.396 ; clock_divider:clock_divider_1|count[4]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.493      ; 2.075      ;
; 1.409 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.122      ;
; 1.416 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.672      ;
; 1.422 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.135      ;
; 1.432 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.086      ; 1.704      ;
; 1.434 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.086      ; 1.706      ;
; 1.440 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.714      ;
; 1.441 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.715      ;
; 1.441 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.715      ;
; 1.441 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.526      ; 2.153      ;
; 1.449 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.162      ;
; 1.453 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.166      ;
; 1.455 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.729      ;
; 1.462 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.718      ;
; 1.471 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.184      ;
; 1.471 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.745      ;
; 1.476 ; clock_divider:clock_divider_1|count[6]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.087      ; 1.749      ;
; 1.480 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.193      ;
; 1.485 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.759      ;
; 1.487 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.761      ;
; 1.488 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.526      ; 2.200      ;
; 1.490 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.203      ;
; 1.490 ; clock_divider:clock_divider_1|count[0]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.494      ; 2.170      ;
; 1.498 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.211      ;
; 1.501 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.757      ;
; 1.506 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.762      ;
; 1.513 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.495      ; 2.194      ;
; 1.532 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.086      ; 1.804      ;
; 1.534 ; clock_divider:clock_divider_1|count[1]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.790      ;
; 1.537 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.250      ;
; 1.548 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.070      ; 1.804      ;
; 1.552 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.265      ;
; 1.560 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.055      ; 1.801      ;
; 1.565 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.278      ;
; 1.568 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[12] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.368     ; 1.386      ;
; 1.572 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[5]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.368     ; 1.390      ;
; 1.574 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.848      ;
; 1.579 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.292      ;
; 1.586 ; clock_divider:clock_divider_1|count[4]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.494      ; 2.266      ;
; 1.590 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.864      ;
; 1.596 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.309      ;
; 1.598 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.526      ; 2.310      ;
; 1.599 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.312      ;
; 1.601 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.524      ; 2.311      ;
; 1.601 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.524      ; 2.311      ;
; 1.604 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.056      ; 1.846      ;
; 1.613 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.090      ; 1.889      ;
; 1.614 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.327      ;
; 1.614 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.526      ; 2.326      ;
; 1.614 ; clock_divider:clock_divider_1|count[0]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.071      ; 1.871      ;
; 1.614 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.090      ; 1.890      ;
; 1.615 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.495      ; 2.296      ;
; 1.615 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.090      ; 1.891      ;
; 1.616 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.090      ; 1.892      ;
; 1.616 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.090      ; 1.892      ;
; 1.626 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.527      ; 2.339      ;
; 1.632 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.090      ; 1.908      ;
; 1.633 ; clock_divider:clock_divider_1|count[1]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.494      ; 2.313      ;
; 1.635 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.088      ; 1.909      ;
; 1.638 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[23] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.368     ; 1.456      ;
; 1.643 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[3]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.367     ; 1.462      ;
; 1.644 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.495      ; 2.325      ;
; 1.644 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.367     ; 1.463      ;
; 1.645 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.367     ; 1.464      ;
; 1.645 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.367     ; 1.464      ;
; 1.646 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.367     ; 1.465      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary              ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 238.95 MHz ; 238.95 MHz      ; CLK_IN1    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; CLK_IN1 ; -3.185 ; -91.069           ;
+---------+--------+-------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+---------+-------+-------------------+
; Clock   ; Slack ; End Point TNS     ;
+---------+-------+-------------------+
; CLK_IN1 ; 0.653 ; 0.000             ;
+---------+-------+-------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+---------+--------+---------------------------------+
; Clock   ; Slack  ; End Point TNS                   ;
+---------+--------+---------------------------------+
; CLK_IN1 ; -3.000 ; -45.405                         ;
+---------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'CLK_IN1'                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.185 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 4.122      ;
; -3.180 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 4.117      ;
; -3.180 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 4.119      ;
; -3.180 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 4.119      ;
; -3.175 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 4.114      ;
; -3.175 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 4.114      ;
; -3.145 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 4.084      ;
; -3.140 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 4.079      ;
; -3.056 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.995      ;
; -3.055 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.994      ;
; -3.054 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.993      ;
; -3.051 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.990      ;
; -3.050 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.989      ;
; -3.049 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.988      ;
; -3.037 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 3.974      ;
; -3.032 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.971      ;
; -3.032 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.971      ;
; -2.997 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.936      ;
; -2.977 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.304      ; 4.281      ;
; -2.972 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.304      ; 4.276      ;
; -2.964 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.902      ;
; -2.963 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.901      ;
; -2.962 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.900      ;
; -2.959 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.897      ;
; -2.958 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.896      ;
; -2.957 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.895      ;
; -2.945 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[0]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.472     ; 3.473      ;
; -2.932 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.064     ; 3.868      ;
; -2.931 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 3.868      ;
; -2.927 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.865      ;
; -2.927 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.865      ;
; -2.926 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.865      ;
; -2.926 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.865      ;
; -2.908 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.847      ;
; -2.907 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.846      ;
; -2.906 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.845      ;
; -2.892 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.830      ;
; -2.891 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.830      ;
; -2.874 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.064     ; 3.810      ;
; -2.869 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.807      ;
; -2.869 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.807      ;
; -2.835 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[3]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.773      ;
; -2.834 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.772      ;
; -2.834 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.772      ;
; -2.833 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.771      ;
; -2.831 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[9]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.769      ;
; -2.830 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[3]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.768      ;
; -2.830 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[7]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.768      ;
; -2.829 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.304      ; 4.133      ;
; -2.829 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.767      ;
; -2.829 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.767      ;
; -2.828 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.766      ;
; -2.826 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[9]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.764      ;
; -2.825 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[7]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.763      ;
; -2.824 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.762      ;
; -2.816 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.754      ;
; -2.815 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.753      ;
; -2.814 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.752      ;
; -2.813 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[17] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.307      ; 4.120      ;
; -2.811 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 3.748      ;
; -2.808 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[17] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.307      ; 4.115      ;
; -2.806 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.745      ;
; -2.806 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.745      ;
; -2.803 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.741      ;
; -2.802 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.741      ;
; -2.802 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.740      ;
; -2.801 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.740      ;
; -2.801 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.739      ;
; -2.800 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.739      ;
; -2.799 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 3.736      ;
; -2.794 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.733      ;
; -2.794 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.733      ;
; -2.783 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.448     ; 3.335      ;
; -2.778 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.446     ; 3.332      ;
; -2.778 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.446     ; 3.332      ;
; -2.771 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[0]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.472     ; 3.299      ;
; -2.771 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.710      ;
; -2.759 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.698      ;
; -2.745 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.683      ;
; -2.744 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.682      ;
; -2.743 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.681      ;
; -2.743 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.446     ; 3.297      ;
; -2.737 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.064     ; 3.673      ;
; -2.733 ; clock_divider:clock_divider_1|count[3]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.672      ;
; -2.732 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.670      ;
; -2.732 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.670      ;
; -2.726 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.303      ; 4.029      ;
; -2.724 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.303      ; 4.027      ;
; -2.723 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.304      ; 4.027      ;
; -2.721 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.303      ; 4.024      ;
; -2.714 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 3.651      ;
; -2.711 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 3.648      ;
; -2.710 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.648      ;
; -2.710 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 3.647      ;
; -2.709 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.647      ;
; -2.709 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.648      ;
; -2.709 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.061     ; 3.648      ;
; -2.709 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.063     ; 3.646      ;
; -2.708 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.062     ; 3.646      ;
; -2.700 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[23] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.060     ; 3.640      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'CLK_IN1'                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.653 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.475      ; 1.296      ;
; 0.735 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 0.981      ;
; 0.757 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.003      ;
; 0.958 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.204      ;
; 0.980 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.226      ;
; 1.015 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.261      ;
; 1.016 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.262      ;
; 1.017 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.263      ;
; 1.018 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.264      ;
; 1.026 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.272      ;
; 1.027 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.273      ;
; 1.029 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.275      ;
; 1.083 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.073      ; 1.324      ;
; 1.105 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.475      ; 1.748      ;
; 1.111 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.357      ;
; 1.122 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.368      ;
; 1.128 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.374      ;
; 1.135 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.381      ;
; 1.136 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.382      ;
; 1.139 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.784      ;
; 1.140 ; clock_divider:clock_divider_1|count[4]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.370      ;
; 1.145 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[12] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.335     ; 0.978      ;
; 1.150 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[5]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.335     ; 0.983      ;
; 1.156 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.402      ;
; 1.160 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.406      ;
; 1.162 ; clock_divider:clock_divider_1|count[15] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.392      ;
; 1.164 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.475      ; 1.807      ;
; 1.173 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.403      ;
; 1.174 ; clock_divider:clock_divider_1|count[11] ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.420      ;
; 1.174 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[23] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.404      ;
; 1.179 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.425      ;
; 1.184 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.475      ; 1.827      ;
; 1.185 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.830      ;
; 1.186 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.432      ;
; 1.204 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.849      ;
; 1.206 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.851      ;
; 1.208 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.438      ;
; 1.211 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.475      ; 1.854      ;
; 1.224 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.869      ;
; 1.227 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.073      ; 1.468      ;
; 1.228 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.073      ; 1.469      ;
; 1.239 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.485      ;
; 1.240 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.486      ;
; 1.240 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.486      ;
; 1.240 ; clock_divider:clock_divider_1|count[4]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.441      ; 1.849      ;
; 1.241 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.487      ;
; 1.245 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.890      ;
; 1.253 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.898      ;
; 1.262 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.508      ;
; 1.269 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.475      ; 1.912      ;
; 1.273 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.918      ;
; 1.274 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.919      ;
; 1.284 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.530      ;
; 1.285 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.447      ; 1.900      ;
; 1.287 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.533      ;
; 1.291 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.936      ;
; 1.292 ; clock_divider:clock_divider_1|count[0]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.442      ; 1.902      ;
; 1.294 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.939      ;
; 1.294 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.939      ;
; 1.296 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.526      ;
; 1.297 ; clock_divider:clock_divider_1|count[6]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.077      ; 1.542      ;
; 1.306 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.073      ; 1.547      ;
; 1.309 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.954      ;
; 1.312 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 1.957      ;
; 1.313 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.543      ;
; 1.321 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.551      ;
; 1.330 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 1.541      ;
; 1.342 ; clock_divider:clock_divider_1|count[1]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.572      ;
; 1.343 ; clock_divider:clock_divider_1|count[4]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.446      ; 1.957      ;
; 1.344 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.470      ; 1.982      ;
; 1.345 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.591      ;
; 1.346 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.476      ; 1.990      ;
; 1.346 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.062      ; 1.576      ;
; 1.351 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.447      ; 1.966      ;
; 1.358 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 2.003      ;
; 1.366 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 2.011      ;
; 1.366 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.470      ; 2.004      ;
; 1.367 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.613      ;
; 1.368 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[12] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.335     ; 1.201      ;
; 1.368 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.476      ; 2.012      ;
; 1.370 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.083      ; 1.621      ;
; 1.370 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.048      ; 1.586      ;
; 1.371 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.083      ; 1.622      ;
; 1.372 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.083      ; 1.623      ;
; 1.373 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[5]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.335     ; 1.206      ;
; 1.373 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.083      ; 1.624      ;
; 1.373 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.083      ; 1.624      ;
; 1.375 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.447      ; 1.990      ;
; 1.378 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.472      ; 2.018      ;
; 1.379 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 2.024      ;
; 1.386 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 2.031      ;
; 1.389 ; clock_divider:clock_divider_1|count[0]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.063      ; 1.620      ;
; 1.392 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.083      ; 1.643      ;
; 1.395 ; clock_divider:clock_divider_1|count[0]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.447      ; 2.010      ;
; 1.400 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.477      ; 2.045      ;
; 1.406 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.472      ; 2.046      ;
; 1.412 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.078      ; 1.658      ;
; 1.424 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.472      ; 2.064      ;
; 1.429 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[23] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.335     ; 1.262      ;
; 1.430 ; clock_divider:clock_divider_1|count[1]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.443      ; 2.041      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; CLK_IN1 ; -1.174 ; -31.890           ;
+---------+--------+-------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+---------+-------+-------------------+
; Clock   ; Slack ; End Point TNS     ;
+---------+-------+-------------------+
; CLK_IN1 ; 0.340 ; 0.000             ;
+---------+-------+-------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+---------+--------+---------------------------------+
; Clock   ; Slack  ; End Point TNS                   ;
+---------+--------+---------------------------------+
; CLK_IN1 ; -3.000 ; -38.661                         ;
+---------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'CLK_IN1'                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.174 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.129      ;
; -1.174 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.129      ;
; -1.172 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.127      ;
; -1.172 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.127      ;
; -1.159 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.114      ;
; -1.157 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.112      ;
; -1.148 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.035     ; 2.101      ;
; -1.146 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.035     ; 2.099      ;
; -1.099 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.054      ;
; -1.099 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.054      ;
; -1.097 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.052      ;
; -1.097 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.052      ;
; -1.097 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.052      ;
; -1.095 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.050      ;
; -1.092 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.047      ;
; -1.092 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.047      ;
; -1.077 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 2.032      ;
; -1.066 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.035     ; 2.019      ;
; -1.061 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 2.015      ;
; -1.061 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 2.015      ;
; -1.046 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 2.000      ;
; -1.046 ; clock_divider:clock_divider_1|count[3]  ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.158      ; 2.192      ;
; -1.041 ; clock_divider:clock_divider_1|count[3]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.996      ;
; -1.039 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.994      ;
; -1.039 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.994      ;
; -1.035 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.036     ; 1.987      ;
; -1.027 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.981      ;
; -1.027 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.981      ;
; -1.026 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.980      ;
; -1.025 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[0]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.235     ; 1.778      ;
; -1.025 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.979      ;
; -1.024 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.978      ;
; -1.024 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.979      ;
; -1.024 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.978      ;
; -1.023 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.977      ;
; -1.022 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.976      ;
; -1.017 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.972      ;
; -1.017 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.972      ;
; -1.017 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.148      ; 2.153      ;
; -1.015 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.970      ;
; -1.015 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.148      ; 2.151      ;
; -1.013 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.035     ; 1.966      ;
; -1.012 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.966      ;
; -1.001 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.036     ; 1.953      ;
; -0.994 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[17] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.149      ; 2.131      ;
; -0.992 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[17] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.149      ; 2.129      ;
; -0.987 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.942      ;
; -0.987 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.942      ;
; -0.987 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.942      ;
; -0.987 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.942      ;
; -0.986 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.940      ;
; -0.986 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.940      ;
; -0.984 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.938      ;
; -0.981 ; clock_divider:clock_divider_1|count[3]  ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.935      ;
; -0.972 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.927      ;
; -0.972 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.927      ;
; -0.971 ; clock_divider:clock_divider_1|count[2]  ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.032     ; 1.927      ;
; -0.968 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.035     ; 1.921      ;
; -0.967 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.224     ; 1.731      ;
; -0.967 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.224     ; 1.731      ;
; -0.966 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.035     ; 1.919      ;
; -0.964 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.919      ;
; -0.964 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.919      ;
; -0.962 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.917      ;
; -0.959 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.913      ;
; -0.959 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.913      ;
; -0.956 ; clock_divider:clock_divider_1|count[3]  ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.158      ; 2.102      ;
; -0.953 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[3]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.907      ;
; -0.952 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.906      ;
; -0.952 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.906      ;
; -0.952 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.224     ; 1.716      ;
; -0.952 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.906      ;
; -0.952 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.906      ;
; -0.951 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[3]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.905      ;
; -0.950 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.904      ;
; -0.950 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.904      ;
; -0.950 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.904      ;
; -0.949 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[7]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.903      ;
; -0.949 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[9]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.903      ;
; -0.948 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.902      ;
; -0.947 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[7]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.901      ;
; -0.947 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[9]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.901      ;
; -0.946 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.900      ;
; -0.944 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.898      ;
; -0.944 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.898      ;
; -0.943 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.897      ;
; -0.943 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.898      ;
; -0.943 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.898      ;
; -0.942 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.034     ; 1.896      ;
; -0.941 ; clock_divider:clock_divider_1|count[17] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.226     ; 1.703      ;
; -0.940 ; clock_divider:clock_divider_1|count[5]  ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.156      ; 2.084      ;
; -0.938 ; clock_divider:clock_divider_1|count[2]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.223     ; 1.703      ;
; -0.935 ; clock_divider:clock_divider_1|count[5]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.035     ; 1.888      ;
; -0.935 ; clock_divider:clock_divider_1|count[7]  ; clock_divider:clock_divider_1|count[2]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.148      ; 2.071      ;
; -0.933 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.036     ; 1.885      ;
; -0.933 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[0]  ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.235     ; 1.686      ;
; -0.932 ; clock_divider:clock_divider_1|count[3]  ; clock_divider:clock_divider_1|count[16] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.887      ;
; -0.931 ; clock_divider:clock_divider_1|count[1]  ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; 0.159      ; 2.078      ;
; -0.928 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.033     ; 1.883      ;
; -0.926 ; clock_divider:clock_divider_1|count[1]  ; clock_divider:clock_divider_1|count[18] ; CLK_IN1      ; CLK_IN1     ; 1.000        ; -0.032     ; 1.882      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'CLK_IN1'                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.235      ; 0.657      ;
; 0.389 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.514      ;
; 0.389 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.514      ;
; 0.499 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.624      ;
; 0.499 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.624      ;
; 0.531 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.656      ;
; 0.532 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.657      ;
; 0.533 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.658      ;
; 0.534 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.659      ;
; 0.534 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.659      ;
; 0.534 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.659      ;
; 0.535 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.660      ;
; 0.537 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.662      ;
; 0.551 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.676      ;
; 0.553 ; clock_divider:clock_divider_1|count[4]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.669      ;
; 0.560 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.685      ;
; 0.564 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.689      ;
; 0.564 ; clock_divider:clock_divider_1|count[15] ; clock_divider:clock_divider_1|count[15] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.680      ;
; 0.568 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.235      ; 0.885      ;
; 0.569 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.235      ; 0.886      ;
; 0.569 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[19] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.685      ;
; 0.570 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[23] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.686      ;
; 0.573 ; clock_divider:clock_divider_1|count[11] ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.042      ; 0.697      ;
; 0.574 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.699      ;
; 0.577 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.702      ;
; 0.578 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.703      ;
; 0.580 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.235      ; 0.897      ;
; 0.581 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.706      ;
; 0.582 ; clock_divider:clock_divider_1|count[30] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.707      ;
; 0.584 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.903      ;
; 0.585 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.904      ;
; 0.587 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[12] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.158     ; 0.511      ;
; 0.590 ; clock_divider:clock_divider_1|count[4]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.222      ; 0.894      ;
; 0.591 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[5]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.158     ; 0.515      ;
; 0.593 ; clock_divider:clock_divider_1|count[14] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.709      ;
; 0.596 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.915      ;
; 0.597 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.041      ; 0.720      ;
; 0.617 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.936      ;
; 0.617 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.733      ;
; 0.618 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.937      ;
; 0.618 ; clock_divider:clock_divider_1|count[6]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.042      ; 0.742      ;
; 0.629 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.948      ;
; 0.630 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.235      ; 0.947      ;
; 0.631 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.950      ;
; 0.631 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[13] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.747      ;
; 0.631 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.747      ;
; 0.632 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.951      ;
; 0.640 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.235      ; 0.957      ;
; 0.643 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.962      ;
; 0.644 ; clock_divider:clock_divider_1|count[0]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.223      ; 0.949      ;
; 0.646 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.965      ;
; 0.646 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[22] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.762      ;
; 0.647 ; clock_divider:clock_divider_1|count[1]  ; clock_divider:clock_divider_1|count[1]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.763      ;
; 0.652 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.777      ;
; 0.652 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.777      ;
; 0.652 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.041      ; 0.775      ;
; 0.653 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.778      ;
; 0.654 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.041      ; 0.777      ;
; 0.656 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.975      ;
; 0.658 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.783      ;
; 0.660 ; clock_divider:clock_divider_1|count[10] ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.225      ; 0.967      ;
; 0.661 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.786      ;
; 0.668 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.793      ;
; 0.671 ; clock_divider:clock_divider_1|count[31] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.796      ;
; 0.679 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 0.998      ;
; 0.683 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 1.002      ;
; 0.684 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[25] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 1.003      ;
; 0.689 ; clock_divider:clock_divider_1|count[21] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 1.008      ;
; 0.692 ; clock_divider:clock_divider_1|count[5]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.221      ; 0.995      ;
; 0.693 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 1.012      ;
; 0.693 ; clock_divider:clock_divider_1|count[1]  ; clock_divider:clock_divider_1|count[6]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.224      ; 0.999      ;
; 0.695 ; clock_divider:clock_divider_1|count[19] ; clock_divider:clock_divider_1|count[26] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 1.014      ;
; 0.695 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.233      ; 1.010      ;
; 0.696 ; clock_divider:clock_divider_1|count[4]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.224      ; 1.002      ;
; 0.697 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[12] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.158     ; 0.621      ;
; 0.701 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.826      ;
; 0.701 ; clock_divider:clock_divider_1|count[0]  ; clock_divider:clock_divider_1|count[4]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.035      ; 0.818      ;
; 0.701 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[5]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.158     ; 0.625      ;
; 0.702 ; clock_divider:clock_divider_1|count[23] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.233      ; 1.017      ;
; 0.703 ; clock_divider:clock_divider_1|count[20] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.237      ; 1.022      ;
; 0.704 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.829      ;
; 0.705 ; clock_divider:clock_divider_1|count[9]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.225      ; 1.012      ;
; 0.708 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|count[24] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.236      ; 1.026      ;
; 0.709 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|count[27] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.834      ;
; 0.711 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.235      ; 1.028      ;
; 0.711 ; clock_divider:clock_divider_1|count[16] ; clock_divider:clock_divider_1|CLK_OUT   ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.236      ; 1.029      ;
; 0.712 ; clock_divider:clock_divider_1|count[27] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.837      ;
; 0.712 ; clock_divider:clock_divider_1|count[25] ; clock_divider:clock_divider_1|count[31] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.041      ; 0.835      ;
; 0.718 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[29] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.235      ; 1.035      ;
; 0.719 ; clock_divider:clock_divider_1|count[26] ; clock_divider:clock_divider_1|count[28] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.043      ; 0.844      ;
; 0.720 ; clock_divider:clock_divider_1|count[13] ; clock_divider:clock_divider_1|count[14] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.034      ; 0.836      ;
; 0.720 ; clock_divider:clock_divider_1|count[24] ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.031      ; 0.833      ;
; 0.721 ; clock_divider:clock_divider_1|count[8]  ; clock_divider:clock_divider_1|count[11] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.225      ; 1.028      ;
; 0.728 ; clock_divider:clock_divider_1|count[28] ; clock_divider:clock_divider_1|count[30] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.041      ; 0.851      ;
; 0.728 ; clock_divider:clock_divider_1|count[22] ; clock_divider:clock_divider_1|count[23] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; 0.036      ; 0.846      ;
; 0.728 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[21] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.158     ; 0.652      ;
; 0.728 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[3]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.158     ; 0.652      ;
; 0.729 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[20] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.158     ; 0.653      ;
; 0.729 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[8]  ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.158     ; 0.653      ;
; 0.729 ; clock_divider:clock_divider_1|count[29] ; clock_divider:clock_divider_1|count[10] ; CLK_IN1      ; CLK_IN1     ; 0.000        ; -0.158     ; 0.653      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.657   ; 0.340 ; N/A      ; N/A     ; -3.000              ;
;  CLK_IN1         ; -3.657   ; 0.340 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -106.35  ; 0.0   ; 0.0      ; 0.0     ; -45.405             ;
;  CLK_IN1         ; -106.350 ; 0.000 ; N/A      ; N/A     ; -45.405             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BLINK_OUT     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_IN1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BLINK_OUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BLINK_OUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BLINK_OUT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_IN1    ; CLK_IN1  ; 1541     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_IN1    ; CLK_IN1  ; 1541     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; CLK_IN1 ; CLK_IN1 ; Base ; Constrained ;
+---------+---------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BLINK_OUT   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BLINK_OUT   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 24 23:41:30 2019
Info: Command: quartus_sta Blinky -c Blinky
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Blinky.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_IN1 CLK_IN1
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.657            -106.350 CLK_IN1 
Info (332146): Worst-case hold slack is 0.769
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.769               0.000 CLK_IN1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLK_IN1 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.185             -91.069 CLK_IN1 
Info (332146): Worst-case hold slack is 0.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.653               0.000 CLK_IN1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLK_IN1 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.174             -31.890 CLK_IN1 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 CLK_IN1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.661 CLK_IN1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4767 megabytes
    Info: Processing ended: Thu Oct 24 23:41:31 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


