m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dA:/Git/learn-verilog/soc-fpga-design/basic-logic/simulation/modelsim
vor_gate_b
!s110 1727838774
!i10b 1
!s100 aPR6CgLd@gdWm0ClB@[T13
IO3f0;K8ONMoDn??ZO6:SB1
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1727835415
8A:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_b.v
FA:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_b.v
L0 2
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1727838774.000000
!s107 A:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_b.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+A:/Git/learn-verilog/soc-fpga-design/basic-logic|A:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_b.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+A:/Git/learn-verilog/soc-fpga-design/basic-logic
Z3 tCvgOpt 0
vtestbench_or_gate_b
!s110 1727838793
!i10b 1
!s100 U^e1Y?17Zb_K;8BFQ_TQG1
IA4SiIez]Eh1FjF7`KnRbo2
R1
R0
w1727838662
8A:/Git/learn-verilog/soc-fpga-design/basic-logic/testbench_or_gate_b.v
FA:/Git/learn-verilog/soc-fpga-design/basic-logic/testbench_or_gate_b.v
L0 1
R2
r1
!s85 0
31
!s108 1727838793.000000
!s107 A:/Git/learn-verilog/soc-fpga-design/basic-logic/testbench_or_gate_b.v|
!s90 -reportprogress|300|-work|work|A:/Git/learn-verilog/soc-fpga-design/basic-logic/testbench_or_gate_b.v|
!i113 1
o-work work
R3
