/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2018 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 6/28/18 12:45:58
*  /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl -C -RVREGS -ST fxr_rx_ci -unit=fxr_rx_ci_cid_csrs -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/330_Memory_Map_RX_CI.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_RX_CI_CID_CSRS_SW_DEF
#define DEF_FXR_RX_CI_CID_CSRS_SW_DEF

#ifndef FXR_RX_CI_CID_CSRS
#define FXR_RX_CI_CID_CSRS						0x000000000000
#endif
#ifndef FXR_RX_CI_CIC_CSRS
#define FXR_RX_CI_CIC_CSRS						0x000000000000
#endif
#define FXR_NUM_CONTEXTS						256
#define FXR_NUM_PIDS							4096
#define FXR_MAX_CONTEXT							255
#define FXR_TX_CONTEXT_ENTRIES						128
#define FXR_TX_CONTEXT_MAX						127
#define FXR_RX_CONTEXT_ENTRIES						32
#define FXR_RX_CONTEXT_MAX						31
#define FXR_NUM_SL							32
#define FXR_MAX_SL							31
#define RXCID_CSR_OFFSET						0
#define RXCID_PID_MASK_OFFSET						2048
#define RXCID_CQ_HEAD_UPDATE_OFFSET					4096
#define RXCID_UPDATE_CNTRL_OFFSET					6144
#define RXCID_SL0_TO_TC_OFFSET						6152
#define RXCID_SL1_TO_TC_OFFSET						6160
#define RXCID_ERROR_BASE						24576
#define RXCID_ERR_CQ_GENERAL_OFFSET					24832
#define RXCID_DBG_ERR_INJECT_OFFSET					28672
#define RXCID_CQ_OFFSET							262144
#define RXCIC_CSR_OFFSET						0
#define RXCIC_STS_BASE							16384
#define RXCIC_ERROR_BASE						24576
#define RXCIC_ERR_PER_CQ_GENERAL_OFFSET					24832
#define RXCIC_DBG_ERR_INJECT_OFFSET					28672
/*
* Table #4 of fxr_rx_ci_cid_csrs - RXCID_CFG_CNTRL
* This is a per command queue CSR that controls how the CQ operates. Note that 
* the values applied to this CSR must match the corresponding values used in the 
* TxCI (see TxCID's chapter 'Transmit CQ configuration CSRs'). The symmetric 
* pairing of enables, privilege levels, and PIDs for a given CQ's Rx/Tx pair is 
* an architecture requirement and violating this by setting them to different 
* values will result in unexpected behavior and errors.
*/
#define FXR_RXCID_CFG_CNTRL						(FXR_RX_CI_CID_CSRS + 0x000000000000)
#define FXR_RXCID_CFG_CNTRL_RESETCSR					0x0000000000000000ull
#define FXR_RXCID_CFG_CNTRL_RESERVED_63_14_SHIFT			14
#define FXR_RXCID_CFG_CNTRL_RESERVED_63_14_MASK				0x3FFFFFFFFFFFFull
#define FXR_RXCID_CFG_CNTRL_RESERVED_63_14_SMASK			0xFFFFFFFFFFFFC000ull
#define FXR_RXCID_CFG_CNTRL_ENABLE_SHIFT				13
#define FXR_RXCID_CFG_CNTRL_ENABLE_MASK					0x1ull
#define FXR_RXCID_CFG_CNTRL_ENABLE_SMASK				0x2000ull
#define FXR_RXCID_CFG_CNTRL_PRIV_LEVEL_SHIFT				12
#define FXR_RXCID_CFG_CNTRL_PRIV_LEVEL_MASK				0x1ull
#define FXR_RXCID_CFG_CNTRL_PRIV_LEVEL_SMASK				0x1000ull
#define FXR_RXCID_CFG_CNTRL_PID_SHIFT					0
#define FXR_RXCID_CFG_CNTRL_PID_MASK					0xFFFull
#define FXR_RXCID_CFG_CNTRL_PID_SMASK					0xFFFull
/*
* Table #5 of fxr_rx_ci_cid_csrs - RXCID_CFG_PID_MASK
* This is a per command queue CSR that contains the process ID mask which allows 
* one CQ to be associated with multiple PIDs. Setting a PID mask bit to 1 causes 
* the corresponding PID bit in RXCID_CFG_CNTRL to be ignored. Note that the 
* values applied to this CSR must match the corresponding values used in the 
* TxCI (see TxCID's chapter 'Transmit CQ configuration CSRs'). The symmetric 
* pairing of PID makss for a given CQ's Rx/Tx pair is an architecture 
* requirement and violating this by setting them to different values will result 
* in unexpected behavior and errors.
*/
#define FXR_RXCID_CFG_PID_MASK						(FXR_RX_CI_CID_CSRS + 0x000000000800)
#define FXR_RXCID_CFG_PID_MASK_RESETCSR					0x0000000000000000ull
#define FXR_RXCID_CFG_PID_MASK_RESERVED_63_12_SHIFT			12
#define FXR_RXCID_CFG_PID_MASK_RESERVED_63_12_MASK			0xFFFFFFFFFFFFFull
#define FXR_RXCID_CFG_PID_MASK_RESERVED_63_12_SMASK			0xFFFFFFFFFFFFF000ull
#define FXR_RXCID_CFG_PID_MASK_PID_MASK_SHIFT				0
#define FXR_RXCID_CFG_PID_MASK_PID_MASK_MASK				0xFFFull
#define FXR_RXCID_CFG_PID_MASK_PID_MASK_SMASK				0xFFFull
/*
* Table #6 of fxr_rx_ci_cid_csrs - RXCID_CFG_HEAD_UPDATE_ADDR
* This is a per command queue entry that controls where CQ head updates are 
* written in memory. The address is used for both TX and RX head pointer 
* updates.
*/
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR					(FXR_RX_CI_CID_CSRS + 0x000000001000)
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_RESERVED_63_57_SHIFT		57
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_RESERVED_63_57_MASK		0x7Full
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_RESERVED_63_57_SMASK		0xFE00000000000000ull
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_HD_PTR_HOST_ADDR_56_4_SHIFT	4
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_HD_PTR_HOST_ADDR_56_4_MASK	0x1FFFFFFFFFFFFFull
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_HD_PTR_HOST_ADDR_56_4_SMASK	0x1FFFFFFFFFFFFF0ull
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_RESERVED_3_1_SHIFT		1
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_RESERVED_3_1_MASK		0x7ull
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_RESERVED_3_1_SMASK		0xEull
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_VALID_SHIFT			0
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_VALID_MASK			0x1ull
#define FXR_RXCID_CFG_HEAD_UPDATE_ADDR_VALID_SMASK			0x1ull
/*
* Table #7 of fxr_rx_ci_cid_csrs - RXCID_CFG_HEAD_UPDATE_CNTRL
* This CSR controls how often RX CQ head pointers are written to memory. The 
* memory address written is described in #%%#Section 33.10.4.3, #%%#'Transmit 
* and Receive CQ Head Pointer Update Address - #%%#RXCID_CFG_HEAD_UPDATE_ADDR#%%#'
*/
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL					(FXR_RX_CI_CID_CSRS + 0x000000001800)
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_RESETCSR			0x0000000000000008ull
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_RESERVED_63_7_SHIFT		7
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_RESERVED_63_7_MASK		0x1FFFFFFFFFFFFFFull
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_RESERVED_63_7_SMASK		0xFFFFFFFFFFFFFF80ull
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_CHINT_SHIFT			3
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_CHINT_MASK			0xFull
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_CHINT_SMASK			0x78ull
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_RATE_CTRL_SHIFT			0
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_RATE_CTRL_MASK			0x7ull
#define FXR_RXCID_CFG_HEAD_UPDATE_CNTRL_RATE_CTRL_SMASK			0x7ull
/*
* Table #8 of fxr_rx_ci_cid_csrs - RXCID_CFG_SL0_TO_TC
* For port 0, this CSR maps service levels 0-15 to a message and traffic 
* class.
*/
#define FXR_RXCID_CFG_SL0_TO_TC						(FXR_RX_CI_CID_CSRS + 0x000000001808)
#define FXR_RXCID_CFG_SL0_TO_TC_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_63_SHIFT			63
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_63_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_63_SMASK			0x8000000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL15_P0_MC_SHIFT			62
#define FXR_RXCID_CFG_SL0_TO_TC_SL15_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL15_P0_MC_SMASK			0x4000000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL15_P0_TC_SHIFT			60
#define FXR_RXCID_CFG_SL0_TO_TC_SL15_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL15_P0_TC_SMASK			0x3000000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_59_SHIFT			59
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_59_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_59_SMASK			0x800000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL14_P0_MC_SHIFT			58
#define FXR_RXCID_CFG_SL0_TO_TC_SL14_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL14_P0_MC_SMASK			0x400000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL14_P0_TC_SHIFT			56
#define FXR_RXCID_CFG_SL0_TO_TC_SL14_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL14_P0_TC_SMASK			0x300000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_55_SHIFT			55
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_55_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_55_SMASK			0x80000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL13_P0_MC_SHIFT			54
#define FXR_RXCID_CFG_SL0_TO_TC_SL13_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL13_P0_MC_SMASK			0x40000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL13_P0_TC_SHIFT			52
#define FXR_RXCID_CFG_SL0_TO_TC_SL13_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL13_P0_TC_SMASK			0x30000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_51_SHIFT			51
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_51_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_51_SMASK			0x8000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL12_P0_MC_SHIFT			50
#define FXR_RXCID_CFG_SL0_TO_TC_SL12_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL12_P0_MC_SMASK			0x4000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL12_P0_TC_SHIFT			48
#define FXR_RXCID_CFG_SL0_TO_TC_SL12_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL12_P0_TC_SMASK			0x3000000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_47_SHIFT			47
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_47_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_47_SMASK			0x800000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL11_P0_MC_SHIFT			46
#define FXR_RXCID_CFG_SL0_TO_TC_SL11_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL11_P0_MC_SMASK			0x400000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL11_P0_TC_SHIFT			44
#define FXR_RXCID_CFG_SL0_TO_TC_SL11_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL11_P0_TC_SMASK			0x300000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_43_SHIFT			43
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_43_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_43_SMASK			0x80000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL10_P0_MC_SHIFT			42
#define FXR_RXCID_CFG_SL0_TO_TC_SL10_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL10_P0_MC_SMASK			0x40000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL10_P0_TC_SHIFT			40
#define FXR_RXCID_CFG_SL0_TO_TC_SL10_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL10_P0_TC_SMASK			0x30000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_39_SHIFT			39
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_39_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_39_SMASK			0x8000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL9_P0_MC_SHIFT				38
#define FXR_RXCID_CFG_SL0_TO_TC_SL9_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL9_P0_MC_SMASK				0x4000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL9_P0_TC_SHIFT				36
#define FXR_RXCID_CFG_SL0_TO_TC_SL9_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL9_P0_TC_SMASK				0x3000000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_35_SHIFT			35
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_35_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_35_SMASK			0x800000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL8_P0_MC_SHIFT				34
#define FXR_RXCID_CFG_SL0_TO_TC_SL8_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL8_P0_MC_SMASK				0x400000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL8_P0_TC_SHIFT				32
#define FXR_RXCID_CFG_SL0_TO_TC_SL8_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL8_P0_TC_SMASK				0x300000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_31_SHIFT			31
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_31_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_31_SMASK			0x80000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL7_P0_MC_SHIFT				30
#define FXR_RXCID_CFG_SL0_TO_TC_SL7_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL7_P0_MC_SMASK				0x40000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL7_P0_TC_SHIFT				28
#define FXR_RXCID_CFG_SL0_TO_TC_SL7_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL7_P0_TC_SMASK				0x30000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_27_SHIFT			27
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_27_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_27_SMASK			0x8000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL6_P0_MC_SHIFT				26
#define FXR_RXCID_CFG_SL0_TO_TC_SL6_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL6_P0_MC_SMASK				0x4000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL6_P0_TC_SHIFT				24
#define FXR_RXCID_CFG_SL0_TO_TC_SL6_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL6_P0_TC_SMASK				0x3000000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_23_SHIFT			23
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_23_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_23_SMASK			0x800000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL5_P0_MC_SHIFT				22
#define FXR_RXCID_CFG_SL0_TO_TC_SL5_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL5_P0_MC_SMASK				0x400000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL5_P0_TC_SHIFT				20
#define FXR_RXCID_CFG_SL0_TO_TC_SL5_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL5_P0_TC_SMASK				0x300000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_19_SHIFT			19
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_19_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_19_SMASK			0x80000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL4_P0_MC_SHIFT				18
#define FXR_RXCID_CFG_SL0_TO_TC_SL4_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL4_P0_MC_SMASK				0x40000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL4_P0_TC_SHIFT				16
#define FXR_RXCID_CFG_SL0_TO_TC_SL4_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL4_P0_TC_SMASK				0x30000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_15_SHIFT			15
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_15_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_15_SMASK			0x8000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL3_P0_MC_SHIFT				14
#define FXR_RXCID_CFG_SL0_TO_TC_SL3_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL3_P0_MC_SMASK				0x4000ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL3_P0_TC_SHIFT				12
#define FXR_RXCID_CFG_SL0_TO_TC_SL3_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL3_P0_TC_SMASK				0x3000ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_11_SHIFT			11
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_11_MASK			0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_11_SMASK			0x800ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL2_P0_MC_SHIFT				10
#define FXR_RXCID_CFG_SL0_TO_TC_SL2_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL2_P0_MC_SMASK				0x400ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL2_P0_TC_SHIFT				8
#define FXR_RXCID_CFG_SL0_TO_TC_SL2_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL2_P0_TC_SMASK				0x300ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_7_SHIFT			7
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_7_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_7_SMASK			0x80ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL1_P0_MC_SHIFT				6
#define FXR_RXCID_CFG_SL0_TO_TC_SL1_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL1_P0_MC_SMASK				0x40ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL1_P0_TC_SHIFT				4
#define FXR_RXCID_CFG_SL0_TO_TC_SL1_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL1_P0_TC_SMASK				0x30ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_3_SHIFT			3
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_3_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_RESERVED_3_SMASK			0x8ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL0_P0_MC_SHIFT				2
#define FXR_RXCID_CFG_SL0_TO_TC_SL0_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL0_P0_MC_SMASK				0x4ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL0_P0_TC_SHIFT				0
#define FXR_RXCID_CFG_SL0_TO_TC_SL0_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL0_TO_TC_SL0_P0_TC_SMASK				0x3ull
/*
* Table #9 of fxr_rx_ci_cid_csrs - RXCID_CFG_SL1_TO_TC
* For port 0, this CSR maps service levels 16-31 to a message and traffic 
* class.
*/
#define FXR_RXCID_CFG_SL1_TO_TC						(FXR_RX_CI_CID_CSRS + 0x000000001810)
#define FXR_RXCID_CFG_SL1_TO_TC_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_63_SHIFT			63
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_63_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_63_SMASK			0x8000000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL31_P0_MC_SHIFT			62
#define FXR_RXCID_CFG_SL1_TO_TC_SL31_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL31_P0_MC_SMASK			0x4000000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL31_P0_TC_SHIFT			60
#define FXR_RXCID_CFG_SL1_TO_TC_SL31_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL31_P0_TC_SMASK			0x3000000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_59_SHIFT			59
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_59_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_59_SMASK			0x800000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL30_P0_MC_SHIFT			58
#define FXR_RXCID_CFG_SL1_TO_TC_SL30_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL30_P0_MC_SMASK			0x400000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL30_P0_TC_SHIFT			56
#define FXR_RXCID_CFG_SL1_TO_TC_SL30_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL30_P0_TC_SMASK			0x300000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_55_SHIFT			55
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_55_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_55_SMASK			0x80000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL29_P0_MC_SHIFT			54
#define FXR_RXCID_CFG_SL1_TO_TC_SL29_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL29_P0_MC_SMASK			0x40000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL29_P0_TC_SHIFT			52
#define FXR_RXCID_CFG_SL1_TO_TC_SL29_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL29_P0_TC_SMASK			0x30000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_51_SHIFT			51
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_51_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_51_SMASK			0x8000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL28_P0_MC_SHIFT			50
#define FXR_RXCID_CFG_SL1_TO_TC_SL28_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL28_P0_MC_SMASK			0x4000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL28_P0_TC_SHIFT			48
#define FXR_RXCID_CFG_SL1_TO_TC_SL28_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL28_P0_TC_SMASK			0x3000000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_47_SHIFT			47
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_47_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_47_SMASK			0x800000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL27_P0_MC_SHIFT			46
#define FXR_RXCID_CFG_SL1_TO_TC_SL27_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL27_P0_MC_SMASK			0x400000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL27_P0_TC_SHIFT			44
#define FXR_RXCID_CFG_SL1_TO_TC_SL27_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL27_P0_TC_SMASK			0x300000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_43_SHIFT			43
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_43_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_43_SMASK			0x80000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL26_P0_MC_SHIFT			42
#define FXR_RXCID_CFG_SL1_TO_TC_SL26_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL26_P0_MC_SMASK			0x40000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL26_P0_TC_SHIFT			40
#define FXR_RXCID_CFG_SL1_TO_TC_SL26_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL26_P0_TC_SMASK			0x30000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_39_SHIFT			39
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_39_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_39_SMASK			0x8000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL25_P0_MC_SHIFT			38
#define FXR_RXCID_CFG_SL1_TO_TC_SL25_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL25_P0_MC_SMASK			0x4000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL25_P0_TC_SHIFT			36
#define FXR_RXCID_CFG_SL1_TO_TC_SL25_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL25_P0_TC_SMASK			0x3000000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_35_SHIFT			35
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_35_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_35_SMASK			0x800000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL24_P0_MC_SHIFT			34
#define FXR_RXCID_CFG_SL1_TO_TC_SL24_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL24_P0_MC_SMASK			0x400000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL24_P0_TC_SHIFT			32
#define FXR_RXCID_CFG_SL1_TO_TC_SL24_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL24_P0_TC_SMASK			0x300000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_31_SHIFT			31
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_31_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_31_SMASK			0x80000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL23_P0_MC_SHIFT			30
#define FXR_RXCID_CFG_SL1_TO_TC_SL23_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL23_P0_MC_SMASK			0x40000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL23_P0_TC_SHIFT			28
#define FXR_RXCID_CFG_SL1_TO_TC_SL23_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL23_P0_TC_SMASK			0x30000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_27_SHIFT			27
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_27_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_27_SMASK			0x8000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL22_P0_MC_SHIFT			26
#define FXR_RXCID_CFG_SL1_TO_TC_SL22_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL22_P0_MC_SMASK			0x4000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL22_P0_TC_SHIFT			24
#define FXR_RXCID_CFG_SL1_TO_TC_SL22_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL22_P0_TC_SMASK			0x3000000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_23_SHIFT			23
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_23_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_23_SMASK			0x800000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL21_P0_MC_SHIFT			22
#define FXR_RXCID_CFG_SL1_TO_TC_SL21_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL21_P0_MC_SMASK			0x400000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL21_P0_TC_SHIFT			20
#define FXR_RXCID_CFG_SL1_TO_TC_SL21_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL21_P0_TC_SMASK			0x300000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_19_SHIFT			19
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_19_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_19_SMASK			0x80000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL20_P0_MC_SHIFT			18
#define FXR_RXCID_CFG_SL1_TO_TC_SL20_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL20_P0_MC_SMASK			0x40000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL20_P0_TC_SHIFT			16
#define FXR_RXCID_CFG_SL1_TO_TC_SL20_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL20_P0_TC_SMASK			0x30000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_15_SHIFT			15
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_15_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_15_SMASK			0x8000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL19_P0_MC_SHIFT			14
#define FXR_RXCID_CFG_SL1_TO_TC_SL19_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL19_P0_MC_SMASK			0x4000ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL19_P0_TC_SHIFT			12
#define FXR_RXCID_CFG_SL1_TO_TC_SL19_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL19_P0_TC_SMASK			0x3000ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_11_SHIFT			11
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_11_MASK			0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_11_SMASK			0x800ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL18_P0_MC_SHIFT			10
#define FXR_RXCID_CFG_SL1_TO_TC_SL18_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL18_P0_MC_SMASK			0x400ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL18_P0_TC_SHIFT			8
#define FXR_RXCID_CFG_SL1_TO_TC_SL18_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL18_P0_TC_SMASK			0x300ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_7_SHIFT			7
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_7_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_7_SMASK			0x80ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL17_P0_MC_SHIFT			6
#define FXR_RXCID_CFG_SL1_TO_TC_SL17_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL17_P0_MC_SMASK			0x40ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL17_P0_TC_SHIFT			4
#define FXR_RXCID_CFG_SL1_TO_TC_SL17_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL17_P0_TC_SMASK			0x30ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_3_SHIFT			3
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_3_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_RESERVED_3_SMASK			0x8ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL16_P0_MC_SHIFT			2
#define FXR_RXCID_CFG_SL1_TO_TC_SL16_P0_MC_MASK				0x1ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL16_P0_MC_SMASK			0x4ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL16_P0_TC_SHIFT			0
#define FXR_RXCID_CFG_SL1_TO_TC_SL16_P0_TC_MASK				0x3ull
#define FXR_RXCID_CFG_SL1_TO_TC_SL16_P0_TC_SMASK			0x3ull
/*
* Table #10 of fxr_rx_ci_cid_csrs - RXCID_CFG_MAX_CONTEXTS
* This register provides the read only value which defines the maximum number of 
* CQ supported by FXR.
*/
#define FXR_RXCID_CFG_MAX_CONTEXTS					(FXR_RX_CI_CID_CSRS + 0x000000001818)
#define FXR_RXCID_CFG_MAX_CONTEXTS_RESETCSR				0x0000000000000100ull
#define FXR_RXCID_CFG_MAX_CONTEXTS_RESERVED_63_9_SHIFT			9
#define FXR_RXCID_CFG_MAX_CONTEXTS_RESERVED_63_9_MASK			0x7FFFFFFFFFFFFFull
#define FXR_RXCID_CFG_MAX_CONTEXTS_RESERVED_63_9_SMASK			0xFFFFFFFFFFFFFE00ull
#define FXR_RXCID_CFG_MAX_CONTEXTS_FXR_MAX_CONTEXT_SHIFT		0
#define FXR_RXCID_CFG_MAX_CONTEXTS_FXR_MAX_CONTEXT_MASK			0x1FFull
#define FXR_RXCID_CFG_MAX_CONTEXTS_FXR_MAX_CONTEXT_SMASK		0x1FFull
/*
* Table #11 of fxr_rx_ci_cid_csrs - RXCID_ERR_STS
* This is the Error Status CSR. Bits are set by hardware or by writing to the 
* RXCID_ERR_FRC CSR. Bits are cleared by writing to the RXCID_ERR_CLR 
* CSR.
*/
#define FXR_RXCID_ERR_STS						(FXR_RX_CI_CID_CSRS + 0x000000006000)
#define FXR_RXCID_ERR_STS_RESETCSR					0x0000000000000000ull
#define FXR_RXCID_ERR_STS_RESERVED_63_30_SHIFT				30
#define FXR_RXCID_ERR_STS_RESERVED_63_30_MASK				0x3FFFFFFFFull
#define FXR_RXCID_ERR_STS_RESERVED_63_30_SMASK				0xFFFFFFFFC0000000ull
#define FXR_RXCID_ERR_STS_PERM_VIO_ERR_SHIFT				29
#define FXR_RXCID_ERR_STS_PERM_VIO_ERR_MASK				0x1ull
#define FXR_RXCID_ERR_STS_PERM_VIO_ERR_SMASK				0x20000000ull
#define FXR_RXCID_ERR_STS_TRIG_OPS_LEN_ERR_SHIFT			28
#define FXR_RXCID_ERR_STS_TRIG_OPS_LEN_ERR_MASK				0x1ull
#define FXR_RXCID_ERR_STS_TRIG_OPS_LEN_ERR_SMASK			0x10000000ull
#define FXR_RXCID_ERR_STS_CQ_RAW_COR255_192_SBE_ERR_SHIFT		27
#define FXR_RXCID_ERR_STS_CQ_RAW_COR255_192_SBE_ERR_MASK		0x1ull
#define FXR_RXCID_ERR_STS_CQ_RAW_COR255_192_SBE_ERR_SMASK		0x8000000ull
#define FXR_RXCID_ERR_STS_CQ_RAW_COR255_192_MBE_ERR_SHIFT		26
#define FXR_RXCID_ERR_STS_CQ_RAW_COR255_192_MBE_ERR_MASK		0x1ull
#define FXR_RXCID_ERR_STS_CQ_RAW_COR255_192_MBE_ERR_SMASK		0x4000000ull
#define FXR_RXCID_ERR_STS_HIFIS_REQRSP_HVAL_PAR_ERR_SHIFT		25
#define FXR_RXCID_ERR_STS_HIFIS_REQRSP_HVAL_PAR_ERR_MASK		0x1ull
#define FXR_RXCID_ERR_STS_HIFIS_REQRSP_HVAL_PAR_ERR_SMASK		0x2000000ull
#define FXR_RXCID_ERR_STS_HIFIS_REQRSP_TVAL_PAR_ERR_SHIFT		24
#define FXR_RXCID_ERR_STS_HIFIS_REQRSP_TVAL_PAR_ERR_MASK		0x1ull
#define FXR_RXCID_ERR_STS_HIFIS_REQRSP_TVAL_PAR_ERR_SMASK		0x1000000ull
#define FXR_RXCID_ERR_STS_HIFIS_REQRSP_DVAL_PAR_ERR_SHIFT		23
#define FXR_RXCID_ERR_STS_HIFIS_REQRSP_DVAL_PAR_ERR_MASK		0x1ull
#define FXR_RXCID_ERR_STS_HIFIS_REQRSP_DVAL_PAR_ERR_SMASK		0x800000ull
#define FXR_RXCID_ERR_STS_HIFIS_HDR_ECC_SBE_ERR_SHIFT			22
#define FXR_RXCID_ERR_STS_HIFIS_HDR_ECC_SBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_HIFIS_HDR_ECC_SBE_ERR_SMASK			0x400000ull
#define FXR_RXCID_ERR_STS_HIFIS_HDR_ECC_MBE_ERR_SHIFT			21
#define FXR_RXCID_ERR_STS_HIFIS_HDR_ECC_MBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_HIFIS_HDR_ECC_MBE_ERR_SMASK			0x200000ull
#define FXR_RXCID_ERR_STS_CSR_RX_PEND_INVAL_ERR_SHIFT			20
#define FXR_RXCID_ERR_STS_CSR_RX_PEND_INVAL_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_RX_PEND_INVAL_ERR_SMASK			0x100000ull
#define FXR_RXCID_ERR_STS_CSR_TX_PEND_INVAL_ERR_SHIFT			19
#define FXR_RXCID_ERR_STS_CSR_TX_PEND_INVAL_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_TX_PEND_INVAL_ERR_SMASK			0x80000ull
#define FXR_RXCID_ERR_STS_CSR_REQ_FIFO_SBE_ERR_SHIFT			18
#define FXR_RXCID_ERR_STS_CSR_REQ_FIFO_SBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_REQ_FIFO_SBE_ERR_SMASK			0x40000ull
#define FXR_RXCID_ERR_STS_CSR_REQ_FIFO_MBE_ERR_SHIFT			17
#define FXR_RXCID_ERR_STS_CSR_REQ_FIFO_MBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_REQ_FIFO_MBE_ERR_SMASK			0x20000ull
#define FXR_RXCID_ERR_STS_CSR_RX_PTR_SBE_ERR_SHIFT			16
#define FXR_RXCID_ERR_STS_CSR_RX_PTR_SBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_RX_PTR_SBE_ERR_SMASK			0x10000ull
#define FXR_RXCID_ERR_STS_CSR_RX_PTR_MBE_ERR_SHIFT			15
#define FXR_RXCID_ERR_STS_CSR_RX_PTR_MBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_RX_PTR_MBE_ERR_SMASK			0x8000ull
#define FXR_RXCID_ERR_STS_CSR_TX_PTR_SBE_ERR_SHIFT			14
#define FXR_RXCID_ERR_STS_CSR_TX_PTR_SBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_TX_PTR_SBE_ERR_SMASK			0x4000ull
#define FXR_RXCID_ERR_STS_CSR_TX_PTR_MBE_ERR_SHIFT			13
#define FXR_RXCID_ERR_STS_CSR_TX_PTR_MBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_TX_PTR_MBE_ERR_SMASK			0x2000ull
#define FXR_RXCID_ERR_STS_CSR_RX_CNT_SBE_ERR_SHIFT			12
#define FXR_RXCID_ERR_STS_CSR_RX_CNT_SBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_RX_CNT_SBE_ERR_SMASK			0x1000ull
#define FXR_RXCID_ERR_STS_CSR_RX_CNT_MBE_ERR_SHIFT			11
#define FXR_RXCID_ERR_STS_CSR_RX_CNT_MBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_RX_CNT_MBE_ERR_SMASK			0x800ull
#define FXR_RXCID_ERR_STS_CSR_TX_CNT_SBE_ERR_SHIFT			10
#define FXR_RXCID_ERR_STS_CSR_TX_CNT_SBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_TX_CNT_SBE_ERR_SMASK			0x400ull
#define FXR_RXCID_ERR_STS_CSR_TX_CNT_MBE_ERR_SHIFT			9
#define FXR_RXCID_ERR_STS_CSR_TX_CNT_MBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_TX_CNT_MBE_ERR_SMASK			0x200ull
#define FXR_RXCID_ERR_STS_CSR_MADDR_SBE_ERR_SHIFT			8
#define FXR_RXCID_ERR_STS_CSR_MADDR_SBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_MADDR_SBE_ERR_SMASK			0x100ull
#define FXR_RXCID_ERR_STS_CSR_MADDR_MBE_ERR_SHIFT			7
#define FXR_RXCID_ERR_STS_CSR_MADDR_MBE_ERR_MASK			0x1ull
#define FXR_RXCID_ERR_STS_CSR_MADDR_MBE_ERR_SMASK			0x80ull
#define FXR_RXCID_ERR_STS_PID_MISMATCH_ERR_SHIFT			6
#define FXR_RXCID_ERR_STS_PID_MISMATCH_ERR_MASK				0x1ull
#define FXR_RXCID_ERR_STS_PID_MISMATCH_ERR_SMASK			0x40ull
#define FXR_RXCID_ERR_STS_OUT_OF_BOUND_ERR_SHIFT			5
#define FXR_RXCID_ERR_STS_OUT_OF_BOUND_ERR_MASK				0x1ull
#define FXR_RXCID_ERR_STS_OUT_OF_BOUND_ERR_SMASK			0x20ull
#define FXR_RXCID_ERR_STS_CQ_MEM_SBE_ERR_SHIFT				4
#define FXR_RXCID_ERR_STS_CQ_MEM_SBE_ERR_MASK				0x1ull
#define FXR_RXCID_ERR_STS_CQ_MEM_SBE_ERR_SMASK				0x10ull
#define FXR_RXCID_ERR_STS_CQ_MEM_MBE_ERR_SHIFT				3
#define FXR_RXCID_ERR_STS_CQ_MEM_MBE_ERR_MASK				0x1ull
#define FXR_RXCID_ERR_STS_CQ_MEM_MBE_ERR_SMASK				0x8ull
#define FXR_RXCID_ERR_STS_CMDQ_CSR_ERR_SBE_SHIFT			2
#define FXR_RXCID_ERR_STS_CMDQ_CSR_ERR_SBE_MASK				0x1ull
#define FXR_RXCID_ERR_STS_CMDQ_CSR_ERR_SBE_SMASK			0x4ull
#define FXR_RXCID_ERR_STS_CMDQ_CSR_ERR_MBE_SHIFT			1
#define FXR_RXCID_ERR_STS_CMDQ_CSR_ERR_MBE_MASK				0x1ull
#define FXR_RXCID_ERR_STS_CMDQ_CSR_ERR_MBE_SMASK			0x2ull
#define FXR_RXCID_ERR_STS_INV_WRITE_INACTIVE_SHIFT			0
#define FXR_RXCID_ERR_STS_INV_WRITE_INACTIVE_MASK			0x1ull
#define FXR_RXCID_ERR_STS_INV_WRITE_INACTIVE_SMASK			0x1ull
/*
* Table #12 of fxr_rx_ci_cid_csrs - RXCID_ERR_CLR
* This is the Error Clear CSR. Writing a 1 to a valid bit will clear the 
* corresponding bit in the RXCID_ERR_STS CSR.
*/
#define FXR_RXCID_ERR_CLR						(FXR_RX_CI_CID_CSRS + 0x000000006008)
#define FXR_RXCID_ERR_CLR_RESETCSR					0x0000000000000000ull
#define FXR_RXCID_ERR_CLR_RESERVED_63_29_SHIFT				29
#define FXR_RXCID_ERR_CLR_RESERVED_63_29_MASK				0x7FFFFFFFFull
#define FXR_RXCID_ERR_CLR_RESERVED_63_29_SMASK				0xFFFFFFFFE0000000ull
#define FXR_RXCID_ERR_CLR_EVENTS_SHIFT					0
#define FXR_RXCID_ERR_CLR_EVENTS_MASK					0x1FFFFFFFull
#define FXR_RXCID_ERR_CLR_EVENTS_SMASK					0x1FFFFFFFull
/*
* Table #13 of fxr_rx_ci_cid_csrs - RXCID_ERR_FRC
* This is the Error Force CSR. Writing a 1 to a valid bit will set the 
* corresponding bit in the RXCID_ERR_STS CSR.
*/
#define FXR_RXCID_ERR_FRC						(FXR_RX_CI_CID_CSRS + 0x000000006010)
#define FXR_RXCID_ERR_FRC_RESETCSR					0x0000000000000000ull
#define FXR_RXCID_ERR_FRC_RESERVED_63_29_SHIFT				29
#define FXR_RXCID_ERR_FRC_RESERVED_63_29_MASK				0x7FFFFFFFFull
#define FXR_RXCID_ERR_FRC_RESERVED_63_29_SMASK				0xFFFFFFFFE0000000ull
#define FXR_RXCID_ERR_FRC_EVENTS_SHIFT					0
#define FXR_RXCID_ERR_FRC_EVENTS_MASK					0x1FFFFFFFull
#define FXR_RXCID_ERR_FRC_EVENTS_SMASK					0x1FFFFFFFull
/*
* Table #14 of fxr_rx_ci_cid_csrs - RXCID_ERR_EN_HOST
* This is the Error Enable for the Host Interrupt. If a bit is set, the 
* corresponding error bit in RXCID_ERR_STS will cause an interrupt on the HOST 
* interrupt signal.
*/
#define FXR_RXCID_ERR_EN_HOST						(FXR_RX_CI_CID_CSRS + 0x000000006018)
#define FXR_RXCID_ERR_EN_HOST_RESETCSR					0x0000000000000000ull
#define FXR_RXCID_ERR_EN_HOST_RESERVED_63_29_SHIFT			29
#define FXR_RXCID_ERR_EN_HOST_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_RXCID_ERR_EN_HOST_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_RXCID_ERR_EN_HOST_EVENTS_SHIFT				0
#define FXR_RXCID_ERR_EN_HOST_EVENTS_MASK				0x1FFFFFFFull
#define FXR_RXCID_ERR_EN_HOST_EVENTS_SMASK				0x1FFFFFFFull
/*
* Table #15 of fxr_rx_ci_cid_csrs - RXCID_ERR_FIRST_HOST
* This is the First Error CSR for the Host Interrupt. When this CSR is clear, it 
* will capture the next RXCID_ERR_STS value when a new HOST Interrupt 
* occurs.
*/
#define FXR_RXCID_ERR_FIRST_HOST					(FXR_RX_CI_CID_CSRS + 0x000000006020)
#define FXR_RXCID_ERR_FIRST_HOST_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_ERR_FIRST_HOST_RESERVED_63_29_SHIFT			29
#define FXR_RXCID_ERR_FIRST_HOST_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_RXCID_ERR_FIRST_HOST_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_RXCID_ERR_FIRST_HOST_EVENTS_SHIFT				0
#define FXR_RXCID_ERR_FIRST_HOST_EVENTS_MASK				0x1FFFFFFFull
#define FXR_RXCID_ERR_FIRST_HOST_EVENTS_SMASK				0x1FFFFFFFull
/*
* Table #16 of fxr_rx_ci_cid_csrs - RXCID_ERR_EN_BMC
* This is the Error Enable for the BMC Interrupt. If a bit is set, the 
* corresponding error bit in RXCID_ERR_STS will cause an interrupt on the BMC 
* interrupt signal.
*/
#define FXR_RXCID_ERR_EN_BMC						(FXR_RX_CI_CID_CSRS + 0x000000006028)
#define FXR_RXCID_ERR_EN_BMC_RESETCSR					0x0000000000000000ull
#define FXR_RXCID_ERR_EN_BMC_RESERVED_63_29_SHIFT			29
#define FXR_RXCID_ERR_EN_BMC_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_RXCID_ERR_EN_BMC_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_RXCID_ERR_EN_BMC_EVENTS_SHIFT				0
#define FXR_RXCID_ERR_EN_BMC_EVENTS_MASK				0x1FFFFFFFull
#define FXR_RXCID_ERR_EN_BMC_EVENTS_SMASK				0x1FFFFFFFull
/*
* Table #17 of fxr_rx_ci_cid_csrs - RXCID_ERR_FIRST_BMC
* This is the First Error CSR for the BMC Interrupt. When this CSR is clear, it 
* will capture the next RXCID_ERR_STS value when a new BMC Interrupt 
* occurs.
*/
#define FXR_RXCID_ERR_FIRST_BMC						(FXR_RX_CI_CID_CSRS + 0x000000006030)
#define FXR_RXCID_ERR_FIRST_BMC_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_ERR_FIRST_BMC_RESERVED_63_29_SHIFT			29
#define FXR_RXCID_ERR_FIRST_BMC_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_RXCID_ERR_FIRST_BMC_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_RXCID_ERR_FIRST_BMC_EVENTS_SHIFT				0
#define FXR_RXCID_ERR_FIRST_BMC_EVENTS_MASK				0x1FFFFFFFull
#define FXR_RXCID_ERR_FIRST_BMC_EVENTS_SMASK				0x1FFFFFFFull
/*
* Table #18 of fxr_rx_ci_cid_csrs - RXCID_ERR_EN_QUAR
* This is the Error Enable for the Quarantine Interrupt. If a bit is set, the 
* corresponding error bit in RXCID_ERR_STS will cause an interrupt on the QUAR 
* interrupt signal.
*/
#define FXR_RXCID_ERR_EN_QUAR						(FXR_RX_CI_CID_CSRS + 0x000000006038)
#define FXR_RXCID_ERR_EN_QUAR_RESETCSR					0x0000000000000000ull
#define FXR_RXCID_ERR_EN_QUAR_RESERVED_63_29_SHIFT			29
#define FXR_RXCID_ERR_EN_QUAR_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_RXCID_ERR_EN_QUAR_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_RXCID_ERR_EN_QUAR_EVENTS_SHIFT				0
#define FXR_RXCID_ERR_EN_QUAR_EVENTS_MASK				0x1FFFFFFFull
#define FXR_RXCID_ERR_EN_QUAR_EVENTS_SMASK				0x1FFFFFFFull
/*
* Table #19 of fxr_rx_ci_cid_csrs - RXCID_ERR_FIRST_QUAR
* This is the First Error CSR for the Quarantine Interrupt. When this CSR is 
* clear, it will capture the next RXCID_ERR_STS value when a new QUAR Interrupt 
* occurs.
*/
#define FXR_RXCID_ERR_FIRST_QUAR					(FXR_RX_CI_CID_CSRS + 0x000000006040)
#define FXR_RXCID_ERR_FIRST_QUAR_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_ERR_FIRST_QUAR_RESERVED_63_29_SHIFT			29
#define FXR_RXCID_ERR_FIRST_QUAR_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_RXCID_ERR_FIRST_QUAR_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_RXCID_ERR_FIRST_QUAR_EVENTS_SHIFT				0
#define FXR_RXCID_ERR_FIRST_QUAR_EVENTS_MASK				0x1FFFFFFFull
#define FXR_RXCID_ERR_FIRST_QUAR_EVENTS_SMASK				0x1FFFFFFFull
/*
* Table #20 of fxr_rx_ci_cid_csrs - RXCID_ERR_INFO_SBE_MBE_0
* Error Info for the  #%%#RXCID_ERR_STS#%%# events. (There may be many Error 
* Info Registers.)
*/
#define FXR_RXCID_ERR_INFO_SBE_MBE_0					(FXR_RX_CI_CID_CSRS + 0x000000006048)
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD4_SBE_SHIFT	56
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD4_SBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD4_SBE_SMASK	0xFF00000000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD4_MBE_SHIFT	48
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD4_MBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD4_MBE_SMASK	0xFF000000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD3_SBE_SHIFT	40
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD3_SBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD3_SBE_SMASK	0xFF0000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD3_MBE_SHIFT	32
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD3_MBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD3_MBE_SMASK	0xFF00000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD0_SBE_SHIFT	24
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD0_SBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD0_SBE_SMASK	0xFF000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD0_MBE_SHIFT	16
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD0_MBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CQ_QWORD0_MBE_SMASK	0xFF0000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CMD_CSR_SBE_SHIFT		8
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CMD_CSR_SBE_MASK		0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CMD_CSR_SBE_SMASK		0xFF00ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CMD_CSR_MBE_SHIFT		0
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CMD_CSR_MBE_MASK		0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_0_SYNDROME_CMD_CSR_MBE_SMASK		0xFFull
/*
* Table #21 of fxr_rx_ci_cid_csrs - RXCID_ERR_INFO_SBE_MBE_1
* Error Info for the  #%%#RXCID_ERR_STS#%%# events. (There may be many Error 
* Info Registers.)
*/
#define FXR_RXCID_ERR_INFO_SBE_MBE_1					(FXR_RX_CI_CID_CSRS + 0x000000006050)
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_RESERVED_63_54_SHIFT		54
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_RESERVED_63_54_MASK		0x3FFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_RESERVED_63_54_SMASK		0xFFC0000000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_PTR_SBE_SHIFT		49
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_PTR_SBE_MASK		0x1Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_PTR_SBE_SMASK		0x3E000000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_PTR_MBE_SHIFT		44
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_PTR_MBE_MASK		0x1Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_PTR_MBE_SMASK		0x1F00000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_PTR_SBE_SHIFT		39
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_PTR_SBE_MASK		0x1Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_PTR_SBE_SMASK		0xF8000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_PTR_MBE_SHIFT		34
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_PTR_MBE_MASK		0x1Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_PTR_MBE_SMASK		0x7C00000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_CNT_SBE_SHIFT		29
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_CNT_SBE_MASK		0x1Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_CNT_SBE_SMASK		0x3E0000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_CNT_MBE_SHIFT		24
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_CNT_MBE_MASK		0x1Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_RX_CNT_MBE_SMASK		0x1F000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_CNT_SBE_SHIFT		19
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_CNT_SBE_MASK		0x1Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_CNT_SBE_SMASK		0xF80000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_CNT_MBE_SHIFT		14
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_CNT_MBE_MASK		0x1Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_TX_CNT_MBE_SMASK		0x7C000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_CSR_MADDR_SBE_SHIFT	7
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_CSR_MADDR_SBE_MASK	0x7Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_CSR_MADDR_SBE_SMASK	0x3F80ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_CSR_MADDR_MBE_SHIFT	0
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_CSR_MADDR_MBE_MASK	0x7Full
#define FXR_RXCID_ERR_INFO_SBE_MBE_1_SYNDROME_CSR_MADDR_MBE_SMASK	0x7Full
/*
* Table #22 of fxr_rx_ci_cid_csrs - RXCID_ERR_INFO_SBE_MBE_2
* Error Info for the  #%%#RXCID_ERR_STS#%%# events. (There may be many Error 
* Info Registers.)
*/
#define FXR_RXCID_ERR_INFO_SBE_MBE_2					(FXR_RX_CI_CID_CSRS + 0x000000006058)
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_RESERVED_63_48_SHIFT		48
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_RESERVED_63_48_MASK		0xFFFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_RESERVED_63_48_SMASK		0xFFFF000000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_CQ_RAW_ECC_SBE_SHIFT	40
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_CQ_RAW_ECC_SBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_CQ_RAW_ECC_SBE_SMASK	0xFF0000000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_CQ_RAW_ECC_MBE_SHIFT	32
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_CQ_RAW_ECC_MBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_CQ_RAW_ECC_MBE_SMASK	0xFF00000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_HIFIS_HDR_ECC_SBE_SHIFT	24
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_HIFIS_HDR_ECC_SBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_HIFIS_HDR_ECC_SBE_SMASK	0xFF000000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_HIFIS_HDR_ECC_MBE_SHIFT	16
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_HIFIS_HDR_ECC_MBE_MASK	0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_HIFIS_HDR_ECC_MBE_SMASK	0xFF0000ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_REQ_FIFO_SBE_SHIFT	8
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_REQ_FIFO_SBE_MASK		0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_REQ_FIFO_SBE_SMASK	0xFF00ull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_REQ_FIFO_MBE_SHIFT	0
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_REQ_FIFO_MBE_MASK		0xFFull
#define FXR_RXCID_ERR_INFO_SBE_MBE_2_SYNDROME_REQ_FIFO_MBE_SMASK	0xFFull
/*
* Table #23 of fxr_rx_ci_cid_csrs - RXCID_ERR_CQ_GENERAL_0
* RXCID_CQ_ERROR_GENERAL_0
*/
#define FXR_RXCID_ERR_CQ_GENERAL_0					(FXR_RX_CI_CID_CSRS + 0x000000006100)
#define FXR_RXCID_ERR_CQ_GENERAL_0_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_PID_MISMATCH_ERR_CQ_SHIFT		56
#define FXR_RXCID_ERR_CQ_GENERAL_0_PID_MISMATCH_ERR_CQ_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_PID_MISMATCH_ERR_CQ_SMASK		0xFF00000000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_OUTOFBOUND_ERR_CQ_SHIFT		48
#define FXR_RXCID_ERR_CQ_GENERAL_0_OUTOFBOUND_ERR_CQ_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_OUTOFBOUND_ERR_CQ_SMASK		0xFF000000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_OUTOFBOUND_ERR_SLOT_SHIFT		44
#define FXR_RXCID_ERR_CQ_GENERAL_0_OUTOFBOUND_ERR_SLOT_MASK		0xFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_OUTOFBOUND_ERR_SLOT_SMASK		0xF00000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_CNT_SHIFT				36
#define FXR_RXCID_ERR_CQ_GENERAL_0_CNT_MASK				0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_CNT_SMASK				0xFF000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_QWORD_CQ_MEM_ERR_SHIFT		32
#define FXR_RXCID_ERR_CQ_GENERAL_0_QWORD_CQ_MEM_ERR_MASK		0xFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_QWORD_CQ_MEM_ERR_SMASK		0xF00000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_CQ_MEM_ERR_SHIFT			24
#define FXR_RXCID_ERR_CQ_GENERAL_0_CQ_MEM_ERR_MASK			0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_CQ_MEM_ERR_SMASK			0xFF000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_ADDR_CQ_MEM_ERR_SHIFT		20
#define FXR_RXCID_ERR_CQ_GENERAL_0_ADDR_CQ_MEM_ERR_MASK			0xFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_ADDR_CQ_MEM_ERR_SMASK		0xF00000ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_CMDQ_CSR_ERR_MBE_SHIFT		12
#define FXR_RXCID_ERR_CQ_GENERAL_0_CMDQ_CSR_ERR_MBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_CMDQ_CSR_ERR_MBE_SMASK		0xFF000ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_INV_WRITE_INACTIVE_CQ_SHIFT		4
#define FXR_RXCID_ERR_CQ_GENERAL_0_INV_WRITE_INACTIVE_CQ_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_INV_WRITE_INACTIVE_CQ_SMASK		0xFF0ull
#define FXR_RXCID_ERR_CQ_GENERAL_0_INV_WRITE_INACTIVE_ADDR_SHIFT	0
#define FXR_RXCID_ERR_CQ_GENERAL_0_INV_WRITE_INACTIVE_ADDR_MASK		0xFull
#define FXR_RXCID_ERR_CQ_GENERAL_0_INV_WRITE_INACTIVE_ADDR_SMASK	0xFull
/*
* Table #24 of fxr_rx_ci_cid_csrs - RXCID_ERR_CQ_GENERAL_1
* RXCID_CQ_ERROR_GENERAL_1
*/
#define FXR_RXCID_ERR_CQ_GENERAL_1					(FXR_RX_CI_CID_CSRS + 0x000000006108)
#define FXR_RXCID_ERR_CQ_GENERAL_1_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_PTR_CQ_SBE_SHIFT		56
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_PTR_CQ_SBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_PTR_CQ_SBE_SMASK		0xFF00000000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_PTR_CQ_MBE_SHIFT		48
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_PTR_CQ_MBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_PTR_CQ_MBE_SMASK		0xFF000000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_RX_CNT_CQ_SBE_SHIFT		40
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_RX_CNT_CQ_SBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_RX_CNT_CQ_SBE_SMASK		0xFF0000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_RX_CNT_CQ_MBE_SHIFT		32
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_RX_CNT_CQ_MBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_RX_CNT_CQ_MBE_SMASK		0xFF00000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_CNT_CQ_SBE_SHIFT		24
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_CNT_CQ_SBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_CNT_CQ_SBE_SMASK		0xFF000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_CNT_CQ_MBE_SHIFT		16
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_CNT_CQ_MBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_TX_CNT_CQ_MBE_SMASK		0xFF0000ull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_MADDR_CQ_SBE_SHIFT		8
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_MADDR_CQ_SBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_MADDR_CQ_SBE_SMASK		0xFF00ull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_MADDR_CQ_MBE_SHIFT		0
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_MADDR_CQ_MBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_1_CSR_MADDR_CQ_MBE_SMASK		0xFFull
/*
* Table #25 of fxr_rx_ci_cid_csrs - RXCID_ERR_CQ_GENERAL_2
* RXCID_CQ_ERROR_GENERAL_2L
*/
#define FXR_RXCID_ERR_CQ_GENERAL_2					(FXR_RX_CI_CID_CSRS + 0x000000006110)
#define FXR_RXCID_ERR_CQ_GENERAL_2_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_2_RESERVED_63_32_SHIFT			32
#define FXR_RXCID_ERR_CQ_GENERAL_2_RESERVED_63_32_MASK			0xFFFFFFFFull
#define FXR_RXCID_ERR_CQ_GENERAL_2_RESERVED_63_32_SMASK			0xFFFFFFFF00000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_2_PERM_VIO_ERR_CQ_SHIFT		24
#define FXR_RXCID_ERR_CQ_GENERAL_2_PERM_VIO_ERR_CQ_MASK			0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_2_PERM_VIO_ERR_CQ_SMASK		0xFF000000ull
#define FXR_RXCID_ERR_CQ_GENERAL_2_TRIG_OPPS_LEN_ERR_CQ_SHIFT		16
#define FXR_RXCID_ERR_CQ_GENERAL_2_TRIG_OPPS_LEN_ERR_CQ_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_2_TRIG_OPPS_LEN_ERR_CQ_SMASK		0xFF0000ull
#define FXR_RXCID_ERR_CQ_GENERAL_2_CSR_RX_PTR_CQ_SBE_SHIFT		8
#define FXR_RXCID_ERR_CQ_GENERAL_2_CSR_RX_PTR_CQ_SBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_2_CSR_RX_PTR_CQ_SBE_SMASK		0xFF00ull
#define FXR_RXCID_ERR_CQ_GENERAL_2_CSR_RX_PTR_CQ_MBE_SHIFT		0
#define FXR_RXCID_ERR_CQ_GENERAL_2_CSR_RX_PTR_CQ_MBE_MASK		0xFFull
#define FXR_RXCID_ERR_CQ_GENERAL_2_CSR_RX_PTR_CQ_MBE_SMASK		0xFFull
/*
* Table #26 of fxr_rx_ci_cid_csrs - RXCID_DBG_ERR_INJECT
* RXCID_CQ_ERROR_INJECT
*/
#define FXR_RXCID_DBG_ERR_INJECT					(FXR_RX_CI_CID_CSRS + 0x000000007000)
#define FXR_RXCID_DBG_ERR_INJECT_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_DBG_ERR_INJECT_RESERVED_63_57_SHIFT			57
#define FXR_RXCID_DBG_ERR_INJECT_RESERVED_63_57_MASK			0x7Full
#define FXR_RXCID_DBG_ERR_INJECT_RESERVED_63_57_SMASK			0xFE00000000000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_REQ_FIFO_ERR_SHIFT		56
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_REQ_FIFO_ERR_MASK		0x1ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_REQ_FIFO_ERR_SMASK		0x100000000000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_REQ_FIFO_MASK_SHIFT		48
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_REQ_FIFO_MASK_MASK		0xFFull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_REQ_FIFO_MASK_SMASK		0xFF000000000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_PTR_ERR_SHIFT		47
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_PTR_ERR_MASK			0x1ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_PTR_ERR_SMASK		0x800000000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_PTR_MASK_SHIFT		42
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_PTR_MASK_MASK		0x1Full
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_PTR_MASK_SMASK		0x7C0000000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_PTR_ERR_SHIFT		41
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_PTR_ERR_MASK			0x1ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_PTR_ERR_SMASK		0x20000000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_PTR_MASK_SHIFT		36
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_PTR_MASK_MASK		0x1Full
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_PTR_MASK_SMASK		0x1F000000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_CNT_ERR_SHIFT		35
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_CNT_ERR_MASK			0x1ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_CNT_ERR_SMASK		0x800000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_CNT_MASK_SHIFT		30
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_CNT_MASK_MASK		0x1Full
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_RX_CNT_MASK_SMASK		0x7C0000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_CNT_ERR_SHIFT		29
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_CNT_ERR_MASK			0x1ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_CNT_ERR_SMASK		0x20000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_CNT_MASK_SHIFT		24
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_CNT_MASK_MASK		0x1Full
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_TX_CNT_MASK_SMASK		0x1F000000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_MADDR_ERR_SHIFT			23
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_MADDR_ERR_MASK			0x1ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_MADDR_ERR_SMASK			0x800000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_MADDR_ERR_MASK_SHIFT		16
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_MADDR_ERR_MASK_MASK		0x7Full
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_MADDR_ERR_MASK_SMASK		0x7F0000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CQ_ERR_SHIFT			15
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CQ_ERR_MASK			0x1ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CQ_ERR_SMASK			0x8000ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CQ_ERR_MASK_SHIFT		7
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CQ_ERR_MASK_MASK		0xFFull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CQ_ERR_MASK_SMASK		0x7F80ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CSR_ERR_SHIFT			6
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CSR_ERR_MASK			0x1ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CSR_ERR_SMASK			0x40ull
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CSR_ERR_MASK_SHIFT		0
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CSR_ERR_MASK_MASK		0x3Full
#define FXR_RXCID_DBG_ERR_INJECT_INJECT_CSR_ERR_MASK_SMASK		0x3Full
/*
* Table #27 of fxr_rx_ci_cid_csrs - RXCID_DBG_CQ_DATA_ACCESS
* This CSR is used to describe the address region that is mapped to the receive 
* command queues and uses the CSR access path.
*/
#define FXR_RXCID_DBG_CQ_DATA_ACCESS					(FXR_RX_CI_CID_CSRS + 0x000000040000)
#define FXR_RXCID_DBG_CQ_DATA_ACCESS_RESETCSR				0x0000000000000000ull
#define FXR_RXCID_DBG_CQ_DATA_ACCESS_RX_CQ_QWORD_SHIFT			0
#define FXR_RXCID_DBG_CQ_DATA_ACCESS_RX_CQ_QWORD_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_RXCID_DBG_CQ_DATA_ACCESS_RX_CQ_QWORD_SMASK			0xFFFFFFFFFFFFFFFFull

#endif 		/* DEF_FXR_RX_CI_CID_CSRS_SW_DEF */
