verilog work "coregen/dcm24_to_50.v"
vhdl work "coregen/dcm24_to_50/example_design/dcm24_to_50_exdes.vhd"
vhdl work "src/rtl/reg.vhd"
vhdl work "src/rtl/timer_fsm.vhd"
vhdl work "src/rtl/timer_counter.vhd"
vhdl work "src/rtl/clk_gen.vhd"
vhdl work "src/rtl/clk_counter.vhd"
vhdl work "src/rtl/top.vhd"
