<module name="CORE_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RM_RSTST_CORE" acronym="RM_RSTST_CORE" offset="0x58" width="32" description="This register logs the different reset sources of the CORE domain. Each bit is set upon release of the domain reset signal. Must be cleared by software.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="DOMAINWKUP_RST" width="1" begin="2" end="2" resetval="0x0" description="Power domain wake-up reset" range="" rwaccess="RW">
      <bitenum value="0" token="DOMAINWKUP_RST_0_r" description="No power domain wake-up reset."/>
      <bitenum value="0" token="DOMAINWKUP_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_r" description="CORE domain has been reset following a CORE power domain wake-up."/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALWARM_RST" width="1" begin="1" end="1" resetval="0x0" description="Global warm reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALWARM_RST_0_r" description="No global warm reset."/>
      <bitenum value="0" token="GLOBALWARM_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALWARM_RST_1_r" description="CORE domain has been reset upon a global warm reset"/>
      <bitenum value="1" token="GLOBALWARM_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALCOLD_RST" width="1" begin="0" end="0" resetval="0x1" description="Global cold reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALCOLD_RST_0_r" description="No global cold reset."/>
      <bitenum value="0" token="GLOBALCOLD_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_r" description="CORE domain has been reset upon a global cold reset"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
  </register>
  <register id="PM_WKEN1_CORE" acronym="PM_WKEN1_CORE" offset="0xA0" width="32" description="This register allows enabling/disabling modules wake-up events.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="Write 1's for future compatibility. Read returns 1." range="" rwaccess="RW"/>
    <bitfield id="EN_MMC3" width="1" begin="30" end="30" resetval="0x1" description="MMC SDIO 3 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MMC3_0" description="MMC 3 wake-up is disabled"/>
      <bitenum value="1" token="EN_MMC3_1" description="MMC 3 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_MMC2" width="1" begin="25" end="25" resetval="0x1" description="MMC SDIO 2 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MMC2_0" description="MMC 2 wake-up is disabled"/>
      <bitenum value="1" token="EN_MMC2_1" description="MMC 2 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_MMC1" width="1" begin="24" end="24" resetval="0x1" description="MMC SDIO 1 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MMC1_0" description="MMC 1 wake-up is disabled"/>
      <bitenum value="1" token="EN_MMC1_1" description="MMC 1 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_MCSPI4" width="1" begin="21" end="21" resetval="0x1" description="McSPI 4 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCSPI4_0" description="McSPI 4 wake-up is disabled"/>
      <bitenum value="1" token="EN_MCSPI4_1" description="McSPI 4 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_MCSPI3" width="1" begin="20" end="20" resetval="0x1" description="McSPI 3 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCSPI3_0" description="McSPI 3 wake-up is disabled"/>
      <bitenum value="1" token="EN_MCSPI3_1" description="McSPI 3 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_MCSPI2" width="1" begin="19" end="19" resetval="0x1" description="McSPI 2 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCSPI2_0" description="McSPI 2 wake-up is disabled"/>
      <bitenum value="1" token="EN_MCSPI2_1" description="McSPI 2 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_MCSPI1" width="1" begin="18" end="18" resetval="0x1" description="McSPI 1 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCSPI1_0" description="McSPI 1 wake-up is disabled"/>
      <bitenum value="1" token="EN_MCSPI1_1" description="McSPI 1 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_I2C3" width="1" begin="17" end="17" resetval="0x1" description="I2C 3 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_I2C3_0" description="I2C 3 wake-up is disabled"/>
      <bitenum value="1" token="EN_I2C3_1" description="I2C 3 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_I2C2" width="1" begin="16" end="16" resetval="0x1" description="I2C 2 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_I2C2_0" description="I2C 2 wake-up is disabled"/>
      <bitenum value="1" token="EN_I2C2_1" description="I2C 2 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_I2C1" width="1" begin="15" end="15" resetval="0x1" description="I2C 1 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_I2C1_0" description="I2C 1 wake-up is disabled"/>
      <bitenum value="1" token="EN_I2C1_1" description="I2C 1 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_UART2" width="1" begin="14" end="14" resetval="0x1" description="UART 2 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_UART2_0" description="UART 2 wake-up is disabled"/>
      <bitenum value="1" token="EN_UART2_1" description="UART 2 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_UART1" width="1" begin="13" end="13" resetval="0x1" description="UART 1 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_UART1_0" description="UART 1 wake-up is disabled"/>
      <bitenum value="1" token="EN_UART1_1" description="UART 1 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT11" width="1" begin="12" end="12" resetval="0x1" description="GPTIMER 11 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT11_0" description="GPTIMER 11 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT11_1" description="GPTIMER 11 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT10" width="1" begin="11" end="11" resetval="0x1" description="GPTIMER 10 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT10_0" description="GPTIMER 10 wake-up is disabled"/>
      <bitenum value="1" token="EN_GPT10_1" description="GPTIMER 10 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP5" width="1" begin="10" end="10" resetval="0x1" description="McBSP 5 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP5_0" description="McBSP 5 wake-up is disabled"/>
      <bitenum value="1" token="EN_MCBSP5_1" description="McBSP 5 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP1" width="1" begin="9" end="9" resetval="0x1" description="McBSP 1 wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP1_0" description="McBSP 1 wake-up is disabled"/>
      <bitenum value="1" token="EN_MCBSP1_1" description="McBSP 1 wake-up event is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_HSOTGUSB" width="1" begin="4" end="4" resetval="0x1" description="HS OTG USB wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_HSOTGUSB_0" description="HS OTG USB wake-up is disabled"/>
      <bitenum value="1" token="EN_HSOTGUSB_1" description="HS OTG USB wake-up event is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x8" description="Write 0x8 for future compatibility. Read returns 0x8." range="" rwaccess="R"/>
  </register>
  <register id="PM_MPUGRPSEL1_CORE" acronym="PM_MPUGRPSEL1_CORE" offset="0xA4" width="32" description="This register allows selecting the group of modules that wake-up the MPU.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="Write 1's for future compatibility. Read returns 1." range="" rwaccess="RW"/>
    <bitfield id="GRPSEL_MMC3" width="1" begin="30" end="30" resetval="0x1" description="Select the MMC 3 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MMC3_0" description="MMC 3 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MMC3_1" description="MMC 3 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_MMC2" width="1" begin="25" end="25" resetval="0x1" description="Select the MMC 2 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MMC2_0" description="MMC 2 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MMC2_1" description="MMC 2 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MMC1" width="1" begin="24" end="24" resetval="0x1" description="Select the MMC 1 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MMC1_0" description="MMC 1 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MMC1_1" description="MMC 1 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_MCSPI4" width="1" begin="21" end="21" resetval="0x1" description="Select the McSPI 4 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCSPI4_0" description="McSPI 4 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCSPI4_1" description="McSPI 4 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCSPI3" width="1" begin="20" end="20" resetval="0x1" description="Select the McSPI 3 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCSPI3_0" description="McSPI 3 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCSPI3_1" description="McSPI 3 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCSPI2" width="1" begin="19" end="19" resetval="0x1" description="Select the McSPI 2 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCSPI2_0" description="McSPI 2 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCSPI2_1" description="McSPI 2 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCSPI1" width="1" begin="18" end="18" resetval="0x1" description="Select the McSPI 1 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCSPI1_0" description="McSPI 1 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCSPI1_1" description="McSPI 1 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_I2C3" width="1" begin="17" end="17" resetval="0x1" description="Select the I2C 3 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_I2C3_0" description="I2C 3 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_I2C3_1" description="I2C 3 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_I2C2" width="1" begin="16" end="16" resetval="0x1" description="Select the I2C 2 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_I2C2_0" description="I2C 2 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_I2C2_1" description="I2C 2 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_I2C1" width="1" begin="15" end="15" resetval="0x1" description="Select the I2C 1 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_I2C1_0" description="I2C 1 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_I2C1_1" description="I2C 1 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_UART2" width="1" begin="14" end="14" resetval="0x1" description="Select the UART 2 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_UART2_0" description="UART 2 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_UART2_1" description="UART 2 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_UART1" width="1" begin="13" end="13" resetval="0x1" description="Select the UART 1 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_UART1_0" description="UART 1 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_UART1_1" description="UART 1 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT11" width="1" begin="12" end="12" resetval="0x1" description="Select the GPTIMER 11 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT11_0" description="GPTIMER 11 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT11_1" description="GPTIMER 11 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT10" width="1" begin="11" end="11" resetval="0x1" description="Select the GPTIMER 10 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT10_0" description="GPTIMER 10 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT10_1" description="GPTIMER 10 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP5" width="1" begin="10" end="10" resetval="0x1" description="Select the McBSP 5 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP5_0" description="McBSP 5 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP5_1" description="McBSP 5 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP1" width="1" begin="9" end="9" resetval="0x1" description="Select the McBSP 1 in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP1_0" description="McBSP 1 is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP1_1" description="McBSP 1 is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_HSOTGUSB" width="1" begin="4" end="4" resetval="0x1" description="Select the HS OTG USB in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_HSOTGUSB_0" description="HS OTG USB is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_HSOTGUSB_1" description="HS OTG USB is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x8" description="Write 0x8 for future compatibility. Read returns 0x8." range="" rwaccess="R"/>
  </register>
  <register id="PM_IVA2GRPSEL1_CORE" acronym="PM_IVA2GRPSEL1_CORE" offset="0xA8" width="32" description="This register allows selecting the group of modules that wake-up the IVA2.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="Write 1's for future compatibility. Read returns 1." range="" rwaccess="RW"/>
    <bitfield id="GRPSEL_MMC3" width="1" begin="30" end="30" resetval="0x1" description="Select the MMC 3 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MMC3_0" description="MMC 3 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MMC3_1" description="MMC 3 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_MMC2" width="1" begin="25" end="25" resetval="0x1" description="Select the MMC 2 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MMC2_0" description="MMC 2 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MMC2_1" description="MMC 2 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MMC1" width="1" begin="24" end="24" resetval="0x1" description="Select the MMC 1 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MMC1_0" description="MMC 1 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MMC1_1" description="MMC 1 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_MCSPI4" width="1" begin="21" end="21" resetval="0x1" description="Select the McSPI 4 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCSPI4_0" description="McSPI 4 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCSPI4_1" description="McSPI 4 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCSPI3" width="1" begin="20" end="20" resetval="0x1" description="Select the McSPI 3 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCSPI3_0" description="McSPI 3 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCSPI3_1" description="McSPI 3 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCSPI2" width="1" begin="19" end="19" resetval="0x1" description="Select the McSPI 2 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCSPI2_0" description="McSPI 2 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCSPI2_1" description="McSPI 2 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCSPI1" width="1" begin="18" end="18" resetval="0x1" description="Select the McSPI 1 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCSPI1_0" description="McSPI 1 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCSPI1_1" description="McSPI 1 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_I2C3" width="1" begin="17" end="17" resetval="0x1" description="Select the I2C 3 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_I2C3_0" description="I2C 3 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_I2C3_1" description="I2C 3 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_I2C2" width="1" begin="16" end="16" resetval="0x1" description="Select the I2C 2 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_I2C2_0" description="I2C 2 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_I2C2_1" description="I2C 2 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_I2C1" width="1" begin="15" end="15" resetval="0x1" description="Select the I2C 1 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_I2C1_0" description="I2C 1 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_I2C1_1" description="I2C 1 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_UART2" width="1" begin="14" end="14" resetval="0x1" description="Select the UART 2 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_UART2_0" description="UART 2 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_UART2_1" description="UART 2 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_UART1" width="1" begin="13" end="13" resetval="0x1" description="Select the UART 1 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_UART1_0" description="UART 1 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_UART1_1" description="UART 1 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT11" width="1" begin="12" end="12" resetval="0x1" description="Select the GPTIMER 11 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT11_0" description="GPTIMER 11 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT11_1" description="GPTIMER 11 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_GPT10" width="1" begin="11" end="11" resetval="0x1" description="Select the GPTIMER 10 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_GPT10_0" description="GPTIMER 10 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_GPT10_1" description="GPTIMER 10 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP5" width="1" begin="10" end="10" resetval="0x1" description="Select the McBSP 5 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP5_0" description="McBSP 5 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP5_1" description="McBSP 5 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="GRPSEL_MCBSP1" width="1" begin="9" end="9" resetval="0x1" description="Select the McBSP 1 in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_MCBSP1_0" description="McBSP 1 is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_MCBSP1_1" description="McBSP 1 is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_HSOTGUSB" width="1" begin="4" end="4" resetval="0x1" description="Select the HS OTG USB in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_HSOTGUSB_0" description="HS OTG USB is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_HSOTGUSB_1" description="HS OTG USB is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x8" description="Write 0x8 for future compatibility. Read returns 0x8." range="" rwaccess="R"/>
  </register>
  <register id="PM_WKST1_CORE" acronym="PM_WKST1_CORE" offset="0xB0" width="32" description="This register logs module wake-up events. Must be cleared by software. If it is not cleared, it prevents further domain transition.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ST_MMC3" width="1" begin="30" end="30" resetval="0x0" description="MMC 3 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_MMC3_0_r" description="MMC 3 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_MMC3_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_MMC3_1_r" description="MMC 3 wake-up occurred."/>
      <bitenum value="1" token="ST_MMC3_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_MMC2" width="1" begin="25" end="25" resetval="0x0" description="MMC 2 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_MMC2_0_r" description="MMC 2 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_MMC2_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_MMC2_1_r" description="MMC 2 wake-up occurred."/>
      <bitenum value="1" token="ST_MMC2_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_MMC1" width="1" begin="24" end="24" resetval="0x0" description="MMC 1 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_MMC1_0_r" description="MMC 1 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_MMC1_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_MMC1_1_r" description="MMC 1 wake-up occurred."/>
      <bitenum value="1" token="ST_MMC1_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_MCSPI4" width="1" begin="21" end="21" resetval="0x0" description="McSPI 4 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_MCSPI4_0_r" description="McSPI 4 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_MCSPI4_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_MCSPI4_1_r" description="McSPI 4 wake-up occurred."/>
      <bitenum value="1" token="ST_MCSPI4_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_MCSPI3" width="1" begin="20" end="20" resetval="0x0" description="McSPI 3 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_MCSPI3_0_r" description="McSPI 3 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_MCSPI3_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_MCSPI3_1_r" description="McSPI 3 wake-up occurred."/>
      <bitenum value="1" token="ST_MCSPI3_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_MCSPI2" width="1" begin="19" end="19" resetval="0x0" description="McSPI 2 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_MCSPI2_0_r" description="McSPI 2 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_MCSPI2_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_MCSPI2_1_r" description="McSPI 2 wake-up occurred."/>
      <bitenum value="1" token="ST_MCSPI2_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_MCSPI1" width="1" begin="18" end="18" resetval="0x0" description="McSPI 1 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_MCSPI1_0_r" description="McSPI 1 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_MCSPI1_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_MCSPI1_1_r" description="McSPI 1 wake-up occurred."/>
      <bitenum value="1" token="ST_MCSPI1_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_I2C3" width="1" begin="17" end="17" resetval="0x0" description="I2C 3 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_I2C3_0_r" description="I2C 3 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_I2C3_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_I2C3_1_r" description="I2C 3 wake-up occurred."/>
      <bitenum value="1" token="ST_I2C3_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_I2C2" width="1" begin="16" end="16" resetval="0x0" description="I2C 2 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_I2C2_0_r" description="I2C 2 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_I2C2_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_I2C2_1_r" description="I2C 2 wake-up occurred."/>
      <bitenum value="1" token="ST_I2C2_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_I2C1" width="1" begin="15" end="15" resetval="0x0" description="I2C 1 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_I2C1_0_r" description="I2C 1 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_I2C1_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_I2C1_1_r" description="I2C 1 wake-up occurred."/>
      <bitenum value="1" token="ST_I2C1_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_UART2" width="1" begin="14" end="14" resetval="0x0" description="UART 2 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_UART2_0_r" description="UART 2 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_UART2_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_UART2_1_r" description="UART 2 wake-up occurred."/>
      <bitenum value="1" token="ST_UART2_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_UART1" width="1" begin="13" end="13" resetval="0x0" description="UART 1 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_UART1_0_r" description="UART 1 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_UART1_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_UART1_1_r" description="UART 1 wake-up occurred."/>
      <bitenum value="1" token="ST_UART1_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_GPT11" width="1" begin="12" end="12" resetval="0x0" description="GPTIMER 11 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT11_0_r" description="GPTIMER 11 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT11_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT11_1_r" description="Status bit is cleared to 0."/>
      <bitenum value="1" token="ST_GPT11_1_w" description="GPTIMER 11 wake-up occurred."/>
    </bitfield>
    <bitfield id="ST_GPT10" width="1" begin="11" end="11" resetval="0x0" description="GPTIMER 10 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_GPT10_0_r" description="GPTIMER 10 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_GPT10_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_GPT10_1_r" description="GPTIMER 10 wake-up occurred."/>
      <bitenum value="1" token="ST_GPT10_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_MCBSP5" width="1" begin="10" end="10" resetval="0x0" description="McBSP 5 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_MCBSP5_0_r" description="McBSP 5 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_MCBSP5_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_MCBSP5_1_r" description="McBSP 5 wake-up occurred."/>
      <bitenum value="1" token="ST_MCBSP5_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ST_MCBSP1" width="1" begin="9" end="9" resetval="0x0" description="McBSP 1 Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_MCBSP1_0_r" description="McBSP 1 wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_MCBSP1_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_MCBSP1_1_r" description="McBSP 1 wake-up occurred."/>
      <bitenum value="1" token="ST_MCBSP1_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_HSOTGUSB" width="1" begin="4" end="4" resetval="0x0" description="HS OTG USB Wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_HSOTGUSB_0_r" description="HS OTG USB wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_HSOTGUSB_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_HSOTGUSB_1_r" description="HS OTG USB wake-up occurred."/>
      <bitenum value="1" token="ST_HSOTGUSB_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="PM_WKST3_CORE" acronym="PM_WKST3_CORE" offset="0xB8" width="32" description="This register logs module wake-up events. Must be cleared by software. If it is not cleared, it prevents further domain transition.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_USBTLL" width="1" begin="2" end="2" resetval="0x0" description="USB TLL wake-up status" range="" rwaccess="RW">
      <bitenum value="0" token="ST_USBTLL_0_r" description="USB TLL wake-up did not occur or was masked."/>
      <bitenum value="0" token="ST_USBTLL_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ST_USBTLL_1_r" description="USB TLL wake-up occurred."/>
      <bitenum value="1" token="ST_USBTLL_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="PM_PWSTCTRL_CORE" acronym="PM_PWSTCTRL_CORE" offset="0xE0" width="32" description="This register controls the CORE domain power state transition.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MEM2ONSTATE" width="2" begin="19" end="18" resetval="0x3" description="Memory block 2 state when domain is ON" range="" rwaccess="RW">
      <bitenum value="0" token="MEM2ONSTATE_0" description="Memory block 2 is OFF when domain is ON."/>
      <bitenum value="1" token="MEM2ONSTATE_1" description="Memory block 2 is in RETENTION when domain is ON."/>
      <bitenum value="2" token="MEM2ONSTATE_2" description="Reserved"/>
      <bitenum value="3" token="MEM2ONSTATE_3" description="Memory block 2 is ON when domain is ON."/>
    </bitfield>
    <bitfield id="MEM1ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="Memory block 1 state when domain is ON" range="" rwaccess="RW">
      <bitenum value="0" token="MEM1ONSTATE_0" description="Memory block 1 is OFF when domain is ON."/>
      <bitenum value="1" token="MEM1ONSTATE_1" description="Memory block 1 is in RETENTION when domain is ON."/>
      <bitenum value="2" token="MEM1ONSTATE_2" description="Reserved"/>
      <bitenum value="3" token="MEM1ONSTATE_3" description="Memory block 1 is ON when domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MEM2RETSTATE" width="1" begin="9" end="9" resetval="0x1" description="Memory block 2 state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="MEM2RETSTATE_0" description="Memory block 2 is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="MEM2RETSTATE_1" description="Memory block 2 is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="MEM1RETSTATE" width="1" begin="8" end="8" resetval="0x1" description="Memory block 1 state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="MEM1RETSTATE_0" description="Memory block 1 is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="MEM1RETSTATE_1" description="Memory block 1 is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SAVEANDRESTORE" width="1" begin="4" end="4" resetval="0x0" description="Save And Restore mechanism for the USB TLL module" range="" rwaccess="RW">
      <bitenum value="0" token="SAVEANDRESTORE_0" description="Disable the save and restore mechanism for the USB TLL module"/>
      <bitenum value="1" token="SAVEANDRESTORE_1" description="Enable the save and restore mechanism for the USB TLL module"/>
    </bitfield>
    <bitfield id="MEMORYCHANGE" width="1" begin="3" end="3" resetval="0x0" description="Memory change control in ON state" range="" rwaccess="RW">
      <bitenum value="0" token="MEMORYCHANGE_0" description="Disable memory change."/>
      <bitenum value="1" token="MEMORYCHANGE_1" description="Enable memory change state in ON state. This bit is automaticaly cleared when memory state is effectively changed."/>
    </bitfield>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="0x1" description="Logic state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="LOGICRETSTATE_0" description="Logic build with retention flip-flop (SMS, SDRC, control module, clock management) is retained and remaining logic is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="LOGICRETSTATE_1" description="Logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" token="POWERSTATE_0" description="OFF state"/>
      <bitenum value="1" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" token="POWERSTATE_2" description="Reserved"/>
      <bitenum value="3" token="POWERSTATE_3" description="ON state"/>
    </bitfield>
  </register>
  <register id="PM_PWSTST_CORE" acronym="PM_PWSTST_CORE" offset="0xE4" width="32" description="This register provides a status on the power state transition of the CORE domain.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0x0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" token="INTRANSITION_0" description="No transition"/>
      <bitenum value="1" token="INTRANSITION_1" description="CORE power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="19" end="8" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MEM2STATEST" width="2" begin="7" end="6" resetval="0x3" description="Memory block 2 state status" range="" rwaccess="R">
      <bitenum value="0" token="MEM2STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" token="MEM2STATEST_1" description="Memory is in RETENTION"/>
      <bitenum value="2" token="MEM2STATEST_2" description="Reserved"/>
      <bitenum value="3" token="MEM2STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="MEM1STATEST" width="2" begin="5" end="4" resetval="0x3" description="Memory block 1 state status" range="" rwaccess="R">
      <bitenum value="0" token="MEM1STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" token="MEM1STATEST_1" description="Memory is in RETENTION"/>
      <bitenum value="2" token="MEM1STATEST_2" description="Reserved"/>
      <bitenum value="3" token="MEM1STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="0x1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" token="LOGICSTATEST_0" description="CORE domain logic is OFF"/>
      <bitenum value="1" token="LOGICSTATEST_1" description="CORE domain logic is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" token="POWERSTATEST_0" description="Power domain is OFF"/>
      <bitenum value="1" token="POWERSTATEST_1" description="Power domain is in RETENTION"/>
      <bitenum value="2" token="POWERSTATEST_2" description="Power domain is INACTIVE"/>
      <bitenum value="3" token="POWERSTATEST_3" description="Power domain is ON"/>
    </bitfield>
  </register>
  <register id="PM_PREPWSTST_CORE" acronym="PM_PREPWSTST_CORE" offset="0xE8" width="32" description="This register provides a status on the CORE domain previous power state. It indicates the state entered during the last sleep transition.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LASTMEM2STATEENTERED" width="2" begin="7" end="6" resetval="0x0" description="Last Memory block 2 state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTMEM2STATEENTERED_0" description="Memory was previously OFF"/>
      <bitenum value="1" token="LASTMEM2STATEENTERED_1" description="Memory was previously in RETENTION"/>
      <bitenum value="2" token="LASTMEM2STATEENTERED_2" description="Reserved"/>
      <bitenum value="3" token="LASTMEM2STATEENTERED_3" description="Memory was previously ON"/>
    </bitfield>
    <bitfield id="LASTMEM1STATEENTERED" width="2" begin="5" end="4" resetval="0x0" description="Last Memory block 1 state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTMEM1STATEENTERED_0" description="Memory was previously OFF"/>
      <bitenum value="1" token="LASTMEM1STATEENTERED_1" description="Memory was previously in RETENTION"/>
      <bitenum value="2" token="LASTMEM1STATEENTERED_2" description="Reserved"/>
      <bitenum value="3" token="LASTMEM1STATEENTERED_3" description="Memory was previously ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LASTLOGICSTATEENTERED" width="1" begin="2" end="2" resetval="0x0" description="Last logic state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTLOGICSTATEENTERED_0" description="CORE domain logic was previously OFF"/>
      <bitenum value="1" token="LASTLOGICSTATEENTERED_1" description="CORE domain logic was previously ON"/>
    </bitfield>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="1" end="0" resetval="0x0" description="Last power state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTPOWERSTATEENTERED_0" description="CORE domain was previously OFF"/>
      <bitenum value="1" token="LASTPOWERSTATEENTERED_1" description="CORE domain was previously in RETENTION"/>
      <bitenum value="2" token="LASTPOWERSTATEENTERED_2" description="CORE domain was previously INACTIVE"/>
      <bitenum value="3" token="LASTPOWERSTATEENTERED_3" description="CORE domain was previously ON"/>
    </bitfield>
  </register>
  <register id="PM_WKEN3_CORE" acronym="PM_WKEN3_CORE" offset="0xF0" width="32" description="This register allows enabling/disabling modules wake-up events.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_USBTLL" width="1" begin="2" end="2" resetval="0x1" description="USB TLL wake-up control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_USBTLL_0" description="USB TLL wake-up is disabled"/>
      <bitenum value="1" token="EN_USBTLL_1" description="USB TLL wake-up event is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="PM_IVA2GRPSEL3_CORE" acronym="PM_IVA2GRPSEL3_CORE" offset="0xF4" width="32" description="This register allows selecting the group of modules that wake-up the IVA2.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_USBTLL" width="1" begin="2" end="2" resetval="0x1" description="Select the USB TLL in the IVA2 wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_USBTLL_0" description="USB TLL is not attached to the IVA2 wake-up events group."/>
      <bitenum value="1" token="GRPSEL_USBTLL_1" description="USB TLL is attached to the IVA2 wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="PM_MPUGRPSEL3_CORE" acronym="PM_MPUGRPSEL3_CORE" offset="0xF8" width="32" description="This register allows selecting the group of modules that wake-up the MPU.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GRPSEL_USBTLL" width="1" begin="2" end="2" resetval="0x1" description="Select the USB TLL in the MPU wake-up events group" range="" rwaccess="RW">
      <bitenum value="0" token="GRPSEL_USBTLL_0" description="USB TLL is not attached to the MPU wake-up events group."/>
      <bitenum value="1" token="GRPSEL_USBTLL_1" description="USB TLL is attached to the MPU wake-up events group."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
</module>
