#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 11 18:07:00 2018
# Process ID: 14576
# Current directory: F:/Vivado_prj/B-CEDNet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15936 F:\Vivado_prj\B-CEDNet\B-CEDNet.xpr
# Log file: F:/Vivado_prj/B-CEDNet/vivado.log
# Journal file: F:/Vivado_prj/B-CEDNet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Vivado_prj/B-CEDNet/B-CEDNet.xpr
INFO: [Project 1-313] Project file moved from '/home/tensor_v1/project/B-CEDNet' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/FMAP_IN_SHIFTREG_tb.vh', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/testbench/headers/FMAP_IN_SHIFTREG_tb.vh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/BCEDN_ENCODER_tb.vh', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/testbench/headers/BCEDN_ENCODER_tb.vh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_3.v', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_3.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_2.v', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_2.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_1.v', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_1.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_0.v', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_0.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_3.v', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_3.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_2.v', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_2.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_1.v', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_1.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_0.v', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_0.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/headers/W_ROM_SOFT.vh', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/soft_ip/building_blocks/headers/W_ROM_SOFT.vh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/testbench_FMAP_IN_SHIFTREG.vh', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/testbench/headers/testbench_FMAP_IN_SHIFTREG.vh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_ADAPTER_tb.sv', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/testbench/BCEDN_ADAPTER_tb.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_EDCODER.tb', nor could it be found using path 'F:/home/tensor_v1/project/B-CEDNet/src/testbench/BCEDN_EDCODER.tb'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'B-CEDNet.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 850.582 ; gain = 119.746
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v]
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v
set_property file_type SystemVerilog [get_files  F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v]
set_property file_type SystemVerilog [get_files  F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v]
set_property file_type SystemVerilog [get_files -of_objects [get_filesets sources_1] F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v]
set_property file_type SystemVerilog [get_files  {F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v}]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/testbench/headers/W_ROM_tb_memmacro.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v:]
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_EDCODER.tb] -no_script -reset -force -quiet
remove_files  F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_EDCODER.tb
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top BCEDN_TOP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_u.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/testbench/FMAP_IN_SHIFTREG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_VG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/testbench/headers/W_ROM_tb_memmacro.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem1p11_dxw_p.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem1p11_dxw_u.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:]
update_compile_order -fileset sim_1
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v:9]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v:10]
INFO: [VRFC 10-311] analyzing module DEMUX_1b
ERROR: [VRFC 10-2787] module DEMUX_1b ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v:2]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v:3]
INFO: [VRFC 10-311] analyzing module W_ROM_1152X32X32
ERROR: [VRFC 10-51] string is an unknown type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v:43]
ERROR: [VRFC 10-2787] module W_ROM_1152X32X32 ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1152X32X32
ERROR: [VRFC 10-51] string is an unknown type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v:43]
ERROR: [VRFC 10-2787] module W_ROM_1152X32X32 ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type SystemVerilog [get_files -of_objects [get_filesets sim_1] F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo1
ERROR: [VRFC 10-51] logic is an unknown type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v:13]
ERROR: [VRFC 10-2787] module fifo1 ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type SystemVerilog [get_files  F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v:9]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v:10]
INFO: [VRFC 10-311] analyzing module DEMUX
ERROR: [VRFC 10-2787] module DEMUX ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v:9]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v:10]
INFO: [VRFC 10-311] analyzing module DEMUX_1b
ERROR: [VRFC 10-2787] module DEMUX_1b ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v:9]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v:10]
INFO: [VRFC 10-311] analyzing module DEMUX
ERROR: [VRFC 10-2787] module DEMUX ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v:2]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v:3]
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
ERROR: [VRFC 10-2787] module FMAP_IN_SHIFTREG ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v:16]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 968.668 ; gain = 0.711
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v:2]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v:3]
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
ERROR: [VRFC 10-2787] module FMAP_OUT_SHIFTREG ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v:2]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v:3]
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
ERROR: [VRFC 10-2787] module INDEX_SRAM ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v:13]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/building_blocks/headers/gen/W_ROM_SOFT_F.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:2]
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
ERROR: [VRFC 10-1532] use of undefined macro GEN_ROM_SOFT_F [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:147]
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
ERROR: [VRFC 10-2787] module ROM_SOFT_F ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:12]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 978.227 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v:2]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v:3]
INFO: [VRFC 10-311] analyzing module W_ROM
ERROR: [VRFC 10-2787] module W_ROM ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v:12]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 978.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 978.227 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v:2]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v:3]
INFO: [VRFC 10-311] analyzing module W_ROM_1024X32X32
ERROR: [VRFC 10-2787] module W_ROM_1024X32X32 ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v:13]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 982.262 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 982.262 ; gain = 0.820
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1024X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1152X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v:2]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v:3]
INFO: [VRFC 10-311] analyzing module W_ROM_512X64X16
ERROR: [VRFC 10-2787] module W_ROM_512X64X16 ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v:13]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 985.023 ; gain = 0.051
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 985.023 ; gain = 0.074
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1024X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1152X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_512X64X16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/includes.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v:2]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/include/util.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v:3]
ERROR: [VRFC 10-452] cannot open include file ../../src/soft_ip/building_blocks/headers/gen/W_ROM_SOFT.vh [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v:4]
INFO: [VRFC 10-311] analyzing module W_ROM_SOFT
ERROR: [VRFC 10-1532] use of undefined macro GEN_ROM_SOFT [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v:42]
ERROR: [VRFC 10-2787] module W_ROM_SOFT ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v:14]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 987.973 ; gain = 0.039
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 987.973 ; gain = 0.871
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1024X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1152X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_512X64X16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_SOFT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 992.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <DC_8_WRAPPER> not found while processing module instance <dc8_inst> [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:501]
ERROR: [VRFC 10-2063] Module <BCEDN_DECODER_OUT> not found while processing module instance <dc10_inst> [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:515]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 997.719 ; gain = 5.027
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1024X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1152X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_512X64X16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_SOFT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo1
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port done is already connected [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:515]
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
ERROR: [VRFC 10-2063] Module <TOP_MEAN_ROM_0> not found while processing module instance <genblk1.U> [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v:42]
ERROR: [VRFC 10-2787] module PE_FP(D=1,POOL_H=1,POOL_W=1,WEIGHT_WIDTH=17,FMAP_WIDHT=17,FMAP_FRAC_WIDHT=8,NORMREF_WIDTH=22) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v:13]
ERROR: [VRFC 10-2787] module FMAP_OUT_SHIFTREG(FD=128,N_PE=2) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v:17]
ERROR: [VRFC 10-2787] module PE_EC(D=128,NORMREF_WIDTH=12) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v:13]
ERROR: [VRFC 10-2787] module PE_EDC_default ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v:13]
ERROR: [VRFC 10-2787] module PE_DC(NORMREF_WIDTH=14) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v:13]
ERROR: [VRFC 10-2787] module PE_OUT(FH=1,FW=1,POOL_H=1,POOL_W=1,NORMREF_WIDTH=12,NORMREF_SCALE_WIDTH=12) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:11]
ERROR: [VRFC 10-2787] module COMPARATOR(N=2,DATA_WIDTH=38) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v:14]
ERROR: [VRFC 10-2787] module BINCONV_KERNEL(OUT_WIDTH=13) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.539 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse -scan_for_includes {F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_7.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_4.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_7.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/ROM_CORE_TEST_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_5.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/AD_W_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_7.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_6.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_6.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_6.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_REF_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_7.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_6.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_5.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_4_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_5.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_7.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_5.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_4.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_4_REF_SOFT_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_REF_SCALE_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_4.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/AD_W_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_4.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_4.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_7.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/TOP_MEAN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_7.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_5.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_4.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_6.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_6.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_5.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_W_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_6.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_4.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_6.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_7.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_5.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_5.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_5.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_3.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_1.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_7.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_4.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_0.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_2.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_4.sv F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_6.sv F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_0.sv}
INFO: [filemgmt 56-200] Setting project included file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/include/util.vh' to type 'Verilog Header'.
INFO: [filemgmt 56-200] Setting project included file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/W_ROM_tb_memmacro.vh' to type 'Verilog Header'.
INFO: [filemgmt 56-200] Setting project included file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/testbench_PE_EC.vh' to type 'Verilog Header'.
INFO: [filemgmt 56-200] Setting project included file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/testbench_PE_DC.vh' to type 'Verilog Header'.
INFO: [filemgmt 56-200] Setting project included file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/W_ROM_tb.vh' to type 'Verilog Header'.
INFO: [filemgmt 56-200] Setting project included file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/headers/gen/W_ROM_SOFT.vh' to type 'Verilog Header'.
INFO: [filemgmt 56-200] Setting project included file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/testbench_PE_FP.vh' to type 'Verilog Header'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_OUT
WARNING: [VRFC 10-2377] elaboration system task error violates IEEE 1800 (2005) syntax [F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_OUT.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1024x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1024x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_1152x32x32.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_1152x32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/b7dhd110g_512x64x16.beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b7dhd110g_512x64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/mem2p11_dxw_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem2p11_dxw_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2458] undeclared symbol rempty_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/rptr_empty.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2458] undeclared symbol wfull_val, assumed default net type wire [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/wptr_full.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_W_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_W_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_W_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_W_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_10_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_REF_SCALE_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_10_REF_SCALE_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_W_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_10_W_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SOFT_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SOFT_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_4_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_4_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_4_REF_SOFT_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_4_REF_SOFT_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/ROM_CORE_TEST_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_CORE_TEST_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/TOP_MEAN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_MEAN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1024X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1152X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_512X64X16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_SOFT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1045.188 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port done is already connected [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:515]
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
ERROR: [VRFC 10-2063] Module <EC_1_W_ROM_F_7_0> not found while processing module instance <genblk6.genblk1.U1> [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:147]
ERROR: [VRFC 10-2787] module ROM_SOFT_F(DATA_WIDTH=1152,MEM_NAME="EC_1_W_ROM_F",MEM_INDEX=6,MIN_UNIT_WIDTH=96) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:12]
ERROR: [VRFC 10-2787] module CONV_KERNEL(D=1,DATA_A_WIDTH=17,DATA_B_WIDTH=17) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v:14]
ERROR: [VRFC 10-2787] module DEMUX(DATA_WIDTH=1) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v:12]
ERROR: [VRFC 10-2787] module comparator_2(DATA_WIDTH=38) ignored due to previous errors [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1045.266 ; gain = 0.078
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_W_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_W_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_W_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_W_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_10_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_REF_SCALE_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_10_REF_SCALE_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_W_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_10_W_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SOFT_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SOFT_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_4_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_4_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_4_REF_SOFT_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_4_REF_SOFT_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/ROM_CORE_TEST_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_CORE_TEST_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/TOP_MEAN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_MEAN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1024X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1152X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_512X64X16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_SOFT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo1
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1093.141 ; gain = 0.051
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port done is already connected [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:515]
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
ERROR: [VRFC 10-93] dc8_inst is not declared under prefix dc8_inst [F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v:327]
ERROR: [VRFC 10-93] dc8_inst is not declared under prefix dc8_inst [F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v:328]
ERROR: [VRFC 10-93] dc8_inst is not declared under prefix dc8_inst [F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1093.465 ; gain = 0.391
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port done is already connected [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:515]
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
ERROR: [VRFC 10-93] dc8_inst is not declared under prefix dc8_inst [F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.918 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port done is already connected [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:515]
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a force statement for non-net w_rom_addr [F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v:327]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a release statement for non-net w_rom_addr [F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v:328]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.473 ; gain = 0.266
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port done is already connected [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:515]
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
ERROR: [VRFC 10-1233] port done is already connected [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:521]
ERROR: [VRFC 10-1546] variable done might have multiple concurrent drivers [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:521]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.621 ; gain = 0.289
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/AD_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_W_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_W_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/AD_W_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_W_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ADAPTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_DECODER_OUT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENCODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_ENDECODER
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/BINCONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BINCONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/COMPARATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARATOR
INFO: [VRFC 10-311] analyzing module comparator_2
INFO: [VRFC 10-311] analyzing module comp_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/CONV_KERNEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV_KERNEL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_10_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_REF_SCALE_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_10_REF_SCALE_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_10_W_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_10_W_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_5_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_5_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_6_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_6_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_7_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_7_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_8_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_8_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/DC_9_W_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_9_W_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC_CTRL
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:386]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:411]
WARNING: [VRFC 10-756] identifier upool_mux_sel_dl_2 is used before its declaration [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:412]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/DEMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_1_REF_SIGN_ROM_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_1_REF_SIGN_ROM_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_2_REF_SIGN_ROM_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_2_REF_SIGN_ROM_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SIGN_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SIGN_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SOFT_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_3_REF_SOFT_ROM_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_3_REF_SOFT_ROM_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_4_REF_SIGN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_4_REF_SIGN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/EC_4_REF_SOFT_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_4_REF_SOFT_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDC_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_IN_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_IN_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/FMAP_OUT_SHIFTREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMAP_OUT_SHIFTREG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/INDEX_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INDEX_SRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_DC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_EDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_EDC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/PE_FP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/ROM_CORE_TEST_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_CORE_TEST_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SOFT_F
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/src/soft_ip/mem/gen/TOP_MEAN_ROM_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_MEAN_ROM_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1024X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1024X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_1152X32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_1152X32X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_512X64X16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_512X64X16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/W_ROM_SOFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W_ROM_SOFT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/fifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo1
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1146.211 ; gain = 0.137
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
Completed static elaboration
ERROR: [XSIM 43-4287] "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" Line 333. Undefined system task '$vcdplusfile'
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1146.402 ; gain = 0.711
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_r2w
Compiling module xil_defaultlib.sync_w2r
Compiling module xil_defaultlib.fifomem(DATASIZE=8)
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.fifo1(DSIZE=8)
Compiling module xil_defaultlib.TOP_MEAN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=17,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=17,DATA_DEPTH=4...
Compiling module xil_defaultlib.CLK_DIV
Compiling module xil_defaultlib.CONV_KERNEL(D=1,DATA_A_WIDTH=17,...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=38)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=38)
Compiling module xil_defaultlib.PE_FP(D=1,POOL_H=1,POOL_W=1,WEIG...
Compiling module xil_defaultlib.AD_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(FD=128,N_PE=2)
Compiling module xil_defaultlib.AD_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=17...
Compiling module xil_defaultlib.AD_CTRL(H=128,W=32,DATA_IN_FP_WI...
Compiling module xil_defaultlib.BCEDN_ADAPTER(H=128,W=32,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=12...
Compiling module xil_defaultlib.BINCONV_KERNEL(D=128,OUT_WIDTH=1...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=11)
Compiling module xil_defaultlib.comp_case
Compiling module xil_defaultlib.COMPARATOR(DATA_WIDTH=11)
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=12)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=12)
Compiling module xil_defaultlib.PE_EC(D=128,NORMREF_WIDTH=12)
Compiling module xil_defaultlib.ROM_CORE_TEST_0
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=65536,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=16,RD_D...
Compiling module xil_defaultlib.EC_CTRL(H=128,W=32,D=128,W_ROM_D...
Compiling module xil_defaultlib.BCEDN_ENCODER(H=128,W=32,D=128,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,IN_WI...
Compiling module xil_defaultlib.BINCONV_KERNEL(OUT_WIDTH=13)
Compiling module xil_defaultlib.comparator_2
Compiling module xil_defaultlib.COMPARATOR_default
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=14)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=14)
Compiling module xil_defaultlib.PE_EC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=32768,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=8,RD_DA...
Compiling module xil_defaultlib.EC_CTRL(H=64,W=16,N_PE=4,P=2)
Compiling module xil_defaultlib.BCEDN_ENCODER(H=64,W=16,N_PE=4,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,IN_WINDOW_H...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=16384,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_DEPTH=16384,R...
Compiling module xil_defaultlib.EC_CTRL(W=8,W_ROM_DATA_DEPTH=256...
Compiling module xil_defaultlib.BCEDN_ENCODER(W=8,N_PE=2,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,IN_WIN...
Compiling module xil_defaultlib.DEMUX_1b_default
Compiling module xil_defaultlib.DEMUX(DATA_WIDTH=1)
Compiling module xil_defaultlib.PE_EDC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=512,MEM_NA...
Compiling module xil_defaultlib.W_ROM(MEM_NAME="EC_4_W_ROM_F",MI...
Compiling module xil_defaultlib.EC_4_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,MEM_NAM...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,MEM_NAME="EC...
Compiling module xil_defaultlib.EC_4_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,MEM_NAME...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,MEM_NAME="EC_...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(DEPTH=2)
Compiling module xil_defaultlib.EDC_CTRL(H=16,W=4,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_ENDECODER(H=16,W=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,POOL_H...
Compiling module xil_defaultlib.PE_DC(NORMREF_WIDTH=14)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2,DEPTH=4...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.DC_CTRL(H=16,W=4,W_ROM_DATA_DEPT...
Compiling module xil_defaultlib.BCEDN_DECODER(H=16,W=4,N_PE=2,NO...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,POOL_H=1,PO...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4,DEPTH=8...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.DC_CTRL(W=8,N_PE=4,P=4,N_V_PE=4)
Compiling module xil_defaultlib.BCEDN_DECODER(W=8,N_PE=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,POOL_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8,DEPTH=1...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=64,W=16,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_DECODER(H=64,W=16,N_PE=8,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,POOL...
Compiling module xil_defaultlib.PE_DC(POOL_H=1,POOL_W=1,NORMREF_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,POOL_H=1,POOL...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,POOL_H=...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,FH=1...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=11)
Compiling module xil_defaultlib.PE_DC(FH=1,FW=1,POOL_H=1,POOL_W=...
Compiling module xil_defaultlib.DC_9_W_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,POO...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,FH=1,FW...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.PE_OUT(FH=1,FW=1,POOL_H=1,POOL_W...
Compiling module xil_defaultlib.DC_10_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_10_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_10_REF_SCALE_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,FD=...
Compiling module xil_defaultlib.BCEDN_DECODER_OUT(H=128,W=32,FH=...
Compiling module xil_defaultlib.BCEDN_TOP_default
Compiling module xil_defaultlib.BCEDN_TOP_tb
WARNING: [XSIM 43-3373] "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" Line 165. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCEDN_TOP_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xsim.dir/BCEDN_TOP_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim/xsim.dir/BCEDN_TOP_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 11 20:11:45 2018. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 55.590 ; gain = 1.313
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 11 20:11:45 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1154.320 ; gain = 0.316
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCEDN_TOP_tb_behav -key {Behavioral:sim_1:Functional:BCEDN_TOP_tb} -tclbatch {BCEDN_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source BCEDN_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../test/BCEDN_TOP_tb/input/BCEDN_TOP_tb_data_in.data could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_in_ad.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ad_ec1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec1_ec2.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec2_ec3.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec3_ec4.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec4_dc5.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc5_dc6.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc6_dc7.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc7_dc8.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc8_dc9.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc9_dc10.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc10_out.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_0_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_0_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_1_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_1_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_0_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_0_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_1_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec_w_id_1_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_0_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_0_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_1_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_1_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_conv_out_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_conv_out_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normref_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normref_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normsign_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normsign_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_weights_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_weights_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_fmap_in_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_fmap_in_1.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_mult_out_0.rst could not be opened
WARNING: file ../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_mult_out_1.rst could not be opened
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1180.961 ; gain = 25.652
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCEDN_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1180.961 ; gain = 26.977
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.234 ; gain = 20.273
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_r2w
Compiling module xil_defaultlib.sync_w2r
Compiling module xil_defaultlib.fifomem(DATASIZE=8)
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.fifo1(DSIZE=8)
Compiling module xil_defaultlib.TOP_MEAN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=17,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=17,DATA_DEPTH=4...
Compiling module xil_defaultlib.CLK_DIV
Compiling module xil_defaultlib.CONV_KERNEL(D=1,DATA_A_WIDTH=17,...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=38)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=38)
Compiling module xil_defaultlib.PE_FP(D=1,POOL_H=1,POOL_W=1,WEIG...
Compiling module xil_defaultlib.AD_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(FD=128,N_PE=2)
Compiling module xil_defaultlib.AD_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=17...
Compiling module xil_defaultlib.AD_CTRL(H=128,W=32,DATA_IN_FP_WI...
Compiling module xil_defaultlib.BCEDN_ADAPTER(H=128,W=32,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=12...
Compiling module xil_defaultlib.BINCONV_KERNEL(D=128,OUT_WIDTH=1...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=11)
Compiling module xil_defaultlib.comp_case
Compiling module xil_defaultlib.COMPARATOR(DATA_WIDTH=11)
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=12)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=12)
Compiling module xil_defaultlib.PE_EC(D=128,NORMREF_WIDTH=12)
Compiling module xil_defaultlib.ROM_CORE_TEST_0
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=65536,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=16,RD_D...
Compiling module xil_defaultlib.EC_CTRL(H=128,W=32,D=128,W_ROM_D...
Compiling module xil_defaultlib.BCEDN_ENCODER(H=128,W=32,D=128,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,IN_WI...
Compiling module xil_defaultlib.BINCONV_KERNEL(OUT_WIDTH=13)
Compiling module xil_defaultlib.comparator_2
Compiling module xil_defaultlib.COMPARATOR_default
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=14)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=14)
Compiling module xil_defaultlib.PE_EC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=32768,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=8,RD_DA...
Compiling module xil_defaultlib.EC_CTRL(H=64,W=16,N_PE=4,P=2)
Compiling module xil_defaultlib.BCEDN_ENCODER(H=64,W=16,N_PE=4,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,IN_WINDOW_H...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=16384,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_DEPTH=16384,R...
Compiling module xil_defaultlib.EC_CTRL(W=8,W_ROM_DATA_DEPTH=256...
Compiling module xil_defaultlib.BCEDN_ENCODER(W=8,N_PE=2,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,IN_WIN...
Compiling module xil_defaultlib.DEMUX_1b_default
Compiling module xil_defaultlib.DEMUX(DATA_WIDTH=1)
Compiling module xil_defaultlib.PE_EDC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=512,MEM_NA...
Compiling module xil_defaultlib.W_ROM(MEM_NAME="EC_4_W_ROM_F",MI...
Compiling module xil_defaultlib.EC_4_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,MEM_NAM...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,MEM_NAME="EC...
Compiling module xil_defaultlib.EC_4_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,MEM_NAME...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,MEM_NAME="EC_...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(DEPTH=2)
Compiling module xil_defaultlib.EDC_CTRL(H=16,W=4,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_ENDECODER(H=16,W=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,POOL_H...
Compiling module xil_defaultlib.PE_DC(NORMREF_WIDTH=14)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2,DEPTH=4...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.DC_CTRL(H=16,W=4,W_ROM_DATA_DEPT...
Compiling module xil_defaultlib.BCEDN_DECODER(H=16,W=4,N_PE=2,NO...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,POOL_H=1,PO...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4,DEPTH=8...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.DC_CTRL(W=8,N_PE=4,P=4,N_V_PE=4)
Compiling module xil_defaultlib.BCEDN_DECODER(W=8,N_PE=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,POOL_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8,DEPTH=1...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=64,W=16,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_DECODER(H=64,W=16,N_PE=8,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,POOL...
Compiling module xil_defaultlib.PE_DC(POOL_H=1,POOL_W=1,NORMREF_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,POOL_H=1,POOL...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,POOL_H=...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,FH=1...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=11)
Compiling module xil_defaultlib.PE_DC(FH=1,FW=1,POOL_H=1,POOL_W=...
Compiling module xil_defaultlib.DC_9_W_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,POO...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,FH=1,FW...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.PE_OUT(FH=1,FW=1,POOL_H=1,POOL_W...
Compiling module xil_defaultlib.DC_10_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_10_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_10_REF_SCALE_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,FD=...
Compiling module xil_defaultlib.BCEDN_DECODER_OUT(H=128,W=32,FH=...
Compiling module xil_defaultlib.BCEDN_TOP_default
Compiling module xil_defaultlib.BCEDN_TOP_tb
WARNING: [XSIM 43-3373] "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" Line 165. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCEDN_TOP_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1201.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCEDN_TOP_tb_behav -key {Behavioral:sim_1:Functional:BCEDN_TOP_tb} -tclbatch {BCEDN_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source BCEDN_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../../test/BCEDN_TOP_tb/input/BCEDN_TOP_tb_data_in.data could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_in_ad.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ad_ec1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec1_ec2.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec2_ec3.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec3_ec4.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec4_dc5.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc5_dc6.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc6_dc7.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc7_dc8.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc8_dc9.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc9_dc10.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc10_out.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_0_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_0_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_1_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_1_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_0_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_0_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_1_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec_w_id_1_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_0_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_0_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_1_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_1_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_conv_out_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_conv_out_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normref_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normref_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normsign_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normsign_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_weights_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_weights_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_fmap_in_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_fmap_in_1.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_mult_out_0.rst could not be opened
WARNING: file ../../../test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_mult_out_1.rst could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCEDN_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1201.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_r2w
Compiling module xil_defaultlib.sync_w2r
Compiling module xil_defaultlib.fifomem(DATASIZE=8)
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.fifo1(DSIZE=8)
Compiling module xil_defaultlib.TOP_MEAN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=17,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=17,DATA_DEPTH=4...
Compiling module xil_defaultlib.CLK_DIV
Compiling module xil_defaultlib.CONV_KERNEL(D=1,DATA_A_WIDTH=17,...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=38)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=38)
Compiling module xil_defaultlib.PE_FP(D=1,POOL_H=1,POOL_W=1,WEIG...
Compiling module xil_defaultlib.AD_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(FD=128,N_PE=2)
Compiling module xil_defaultlib.AD_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=17...
Compiling module xil_defaultlib.AD_CTRL(H=128,W=32,DATA_IN_FP_WI...
Compiling module xil_defaultlib.BCEDN_ADAPTER(H=128,W=32,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=12...
Compiling module xil_defaultlib.BINCONV_KERNEL(D=128,OUT_WIDTH=1...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=11)
Compiling module xil_defaultlib.comp_case
Compiling module xil_defaultlib.COMPARATOR(DATA_WIDTH=11)
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=12)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=12)
Compiling module xil_defaultlib.PE_EC(D=128,NORMREF_WIDTH=12)
Compiling module xil_defaultlib.ROM_CORE_TEST_0
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=65536,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=16,RD_D...
Compiling module xil_defaultlib.EC_CTRL(H=128,W=32,D=128,W_ROM_D...
Compiling module xil_defaultlib.BCEDN_ENCODER(H=128,W=32,D=128,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,IN_WI...
Compiling module xil_defaultlib.BINCONV_KERNEL(OUT_WIDTH=13)
Compiling module xil_defaultlib.comparator_2
Compiling module xil_defaultlib.COMPARATOR_default
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=14)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=14)
Compiling module xil_defaultlib.PE_EC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=32768,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=8,RD_DA...
Compiling module xil_defaultlib.EC_CTRL(H=64,W=16,N_PE=4,P=2)
Compiling module xil_defaultlib.BCEDN_ENCODER(H=64,W=16,N_PE=4,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,IN_WINDOW_H...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=16384,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_DEPTH=16384,R...
Compiling module xil_defaultlib.EC_CTRL(W=8,W_ROM_DATA_DEPTH=256...
Compiling module xil_defaultlib.BCEDN_ENCODER(W=8,N_PE=2,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,IN_WIN...
Compiling module xil_defaultlib.DEMUX_1b_default
Compiling module xil_defaultlib.DEMUX(DATA_WIDTH=1)
Compiling module xil_defaultlib.PE_EDC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=512,MEM_NA...
Compiling module xil_defaultlib.W_ROM(MEM_NAME="EC_4_W_ROM_F",MI...
Compiling module xil_defaultlib.EC_4_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,MEM_NAM...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,MEM_NAME="EC...
Compiling module xil_defaultlib.EC_4_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,MEM_NAME...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,MEM_NAME="EC_...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(DEPTH=2)
Compiling module xil_defaultlib.EDC_CTRL(H=16,W=4,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_ENDECODER(H=16,W=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,POOL_H...
Compiling module xil_defaultlib.PE_DC(NORMREF_WIDTH=14)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2,DEPTH=4...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.DC_CTRL(H=16,W=4,W_ROM_DATA_DEPT...
Compiling module xil_defaultlib.BCEDN_DECODER(H=16,W=4,N_PE=2,NO...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,POOL_H=1,PO...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4,DEPTH=8...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.DC_CTRL(W=8,N_PE=4,P=4,N_V_PE=4)
Compiling module xil_defaultlib.BCEDN_DECODER(W=8,N_PE=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,POOL_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8,DEPTH=1...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=64,W=16,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_DECODER(H=64,W=16,N_PE=8,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,POOL...
Compiling module xil_defaultlib.PE_DC(POOL_H=1,POOL_W=1,NORMREF_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,POOL_H=1,POOL...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,POOL_H=...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,FH=1...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=11)
Compiling module xil_defaultlib.PE_DC(FH=1,FW=1,POOL_H=1,POOL_W=...
Compiling module xil_defaultlib.DC_9_W_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,POO...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,FH=1,FW...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.PE_OUT(FH=1,FW=1,POOL_H=1,POOL_W...
Compiling module xil_defaultlib.DC_10_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_10_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_10_REF_SCALE_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,FD=...
Compiling module xil_defaultlib.BCEDN_DECODER_OUT(H=128,W=32,FH=...
Compiling module xil_defaultlib.BCEDN_TOP_default
Compiling module xil_defaultlib.BCEDN_TOP_tb
WARNING: [XSIM 43-3373] "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" Line 165. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCEDN_TOP_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1247.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCEDN_TOP_tb_behav -key {Behavioral:sim_1:Functional:BCEDN_TOP_tb} -tclbatch {BCEDN_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source BCEDN_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_in_ad.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ad_ec1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec1_ec2.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec2_ec3.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec3_ec4.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_ec4_dc5.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc5_dc6.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc6_dc7.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc7_dc8.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc8_dc9.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc9_dc10.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_data_dc10_out.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_0_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_0_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_1_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_1_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_0_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_0_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_1_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec_w_id_1_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_0_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_0_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_1_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_1_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_conv_out_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_conv_out_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normref_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normref_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normsign_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normsign_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_weights_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_weights_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_fmap_in_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_fmap_in_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_mult_out_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_mult_out_1.rst could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCEDN_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1251.215 ; gain = 3.910
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_r2w
Compiling module xil_defaultlib.sync_w2r
Compiling module xil_defaultlib.fifomem(DATASIZE=8)
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.fifo1(DSIZE=8)
Compiling module xil_defaultlib.TOP_MEAN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=17,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=17,DATA_DEPTH=4...
Compiling module xil_defaultlib.CLK_DIV
Compiling module xil_defaultlib.CONV_KERNEL(D=1,DATA_A_WIDTH=17,...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=38)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=38)
Compiling module xil_defaultlib.PE_FP(D=1,POOL_H=1,POOL_W=1,WEIG...
Compiling module xil_defaultlib.AD_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(FD=128,N_PE=2)
Compiling module xil_defaultlib.AD_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=17...
Compiling module xil_defaultlib.AD_CTRL(H=128,W=32,DATA_IN_FP_WI...
Compiling module xil_defaultlib.BCEDN_ADAPTER(H=128,W=32,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=12...
Compiling module xil_defaultlib.BINCONV_KERNEL(D=128,OUT_WIDTH=1...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=11)
Compiling module xil_defaultlib.comp_case
Compiling module xil_defaultlib.COMPARATOR(DATA_WIDTH=11)
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=12)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=12)
Compiling module xil_defaultlib.PE_EC(D=128,NORMREF_WIDTH=12)
Compiling module xil_defaultlib.ROM_CORE_TEST_0
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=65536,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=16,RD_D...
Compiling module xil_defaultlib.EC_CTRL(H=128,W=32,D=128,W_ROM_D...
Compiling module xil_defaultlib.BCEDN_ENCODER(H=128,W=32,D=128,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,IN_WI...
Compiling module xil_defaultlib.BINCONV_KERNEL(OUT_WIDTH=13)
Compiling module xil_defaultlib.comparator_2
Compiling module xil_defaultlib.COMPARATOR_default
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=14)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=14)
Compiling module xil_defaultlib.PE_EC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=32768,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=8,RD_DA...
Compiling module xil_defaultlib.EC_CTRL(H=64,W=16,N_PE=4,P=2)
Compiling module xil_defaultlib.BCEDN_ENCODER(H=64,W=16,N_PE=4,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,IN_WINDOW_H...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=16384,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_DEPTH=16384,R...
Compiling module xil_defaultlib.EC_CTRL(W=8,W_ROM_DATA_DEPTH=256...
Compiling module xil_defaultlib.BCEDN_ENCODER(W=8,N_PE=2,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,IN_WIN...
Compiling module xil_defaultlib.DEMUX_1b_default
Compiling module xil_defaultlib.DEMUX(DATA_WIDTH=1)
Compiling module xil_defaultlib.PE_EDC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=512,MEM_NA...
Compiling module xil_defaultlib.W_ROM(MEM_NAME="EC_4_W_ROM_F",MI...
Compiling module xil_defaultlib.EC_4_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,MEM_NAM...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,MEM_NAME="EC...
Compiling module xil_defaultlib.EC_4_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,MEM_NAME...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,MEM_NAME="EC_...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(DEPTH=2)
Compiling module xil_defaultlib.EDC_CTRL(H=16,W=4,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_ENDECODER(H=16,W=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,POOL_H...
Compiling module xil_defaultlib.PE_DC(NORMREF_WIDTH=14)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2,DEPTH=4...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.DC_CTRL(H=16,W=4,W_ROM_DATA_DEPT...
Compiling module xil_defaultlib.BCEDN_DECODER(H=16,W=4,N_PE=2,NO...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,POOL_H=1,PO...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4,DEPTH=8...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.DC_CTRL(W=8,N_PE=4,P=4,N_V_PE=4)
Compiling module xil_defaultlib.BCEDN_DECODER(W=8,N_PE=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,POOL_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8,DEPTH=1...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=64,W=16,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_DECODER(H=64,W=16,N_PE=8,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,POOL...
Compiling module xil_defaultlib.PE_DC(POOL_H=1,POOL_W=1,NORMREF_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,POOL_H=1,POOL...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,POOL_H=...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,FH=1...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=11)
Compiling module xil_defaultlib.PE_DC(FH=1,FW=1,POOL_H=1,POOL_W=...
Compiling module xil_defaultlib.DC_9_W_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,POO...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,FH=1,FW...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.PE_OUT(FH=1,FW=1,POOL_H=1,POOL_W...
Compiling module xil_defaultlib.DC_10_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_10_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_10_REF_SCALE_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,FD=...
Compiling module xil_defaultlib.BCEDN_DECODER_OUT(H=128,W=32,FH=...
Compiling module xil_defaultlib.BCEDN_TOP_default
Compiling module xil_defaultlib.BCEDN_TOP_tb
WARNING: [XSIM 43-3373] "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" Line 165. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCEDN_TOP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1251.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCEDN_TOP_tb_behav -key {Behavioral:sim_1:Functional:BCEDN_TOP_tb} -tclbatch {BCEDN_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source BCEDN_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_0_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_0_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_1_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_fmap_id_1_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_0_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_0_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_w_id_1_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec_w_id_1_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_0_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_0_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_1_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ec1_conv_out_id_1_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_conv_out_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_conv_out_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normref_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normref_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normsign_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_normsign_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_weights_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_weights_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_fmap_in_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_fmap_in_1.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_mult_out_0.rst could not be opened
WARNING: file F:/Vivado_prj/B-CEDNet/test/BCEDN_TOP_tb/output/BCEDN_TOP_tb_ad_mult_out_1.rst could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCEDN_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 1258.332 ; gain = 7.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BCEDN_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BCEDN_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCEDN_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e5c66348b01e40fd955917c5168188e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCEDN_TOP_tb_behav xil_defaultlib.BCEDN_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module BCEDN_DECODER_OUT does not have a parameter named TG_NEXT_W [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:516]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_TOP.v:416]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ADAPTER.v:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:110]
WARNING: [VRFC 10-278] actual bit length 96 differs from formal bit length 384 for port dout [F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/ROM_SOFT_F.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port burn_in_en [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:112]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENCODER.v:157]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_ENDECODER.v:143]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/Vivado_prj/B-CEDNet/src/soft_ip/BCEDN_DECODER_OUT.v:130]
WARNING: [VRFC 10-1783] select index 1024 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:427]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/EDC_CTRL.v:567]
WARNING: [VRFC 10-1783] select index 512 into fmap_out_shiftreg_en_shedow_dl is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:423]
WARNING: [VRFC 10-1783] select index 513 into data_out_en_dl_2 is out of bounds [F:/Vivado_prj/B-CEDNet/src/soft_ip/DC_CTRL.v:772]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_r2w
Compiling module xil_defaultlib.sync_w2r
Compiling module xil_defaultlib.fifomem(DATASIZE=8)
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.fifo1(DSIZE=8)
Compiling module xil_defaultlib.TOP_MEAN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=17,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=17,DATA_DEPTH=4...
Compiling module xil_defaultlib.CLK_DIV
Compiling module xil_defaultlib.CONV_KERNEL(D=1,DATA_A_WIDTH=17,...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=38)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=38)
Compiling module xil_defaultlib.PE_FP(D=1,POOL_H=1,POOL_W=1,WEIG...
Compiling module xil_defaultlib.AD_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(FD=128,N_PE=2)
Compiling module xil_defaultlib.AD_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=153,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=153,DATA_DEPTH=...
Compiling module xil_defaultlib.AD_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=22,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=22,DATA_DEPTH=6...
Compiling module xil_defaultlib.AD_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=17...
Compiling module xil_defaultlib.AD_CTRL(H=128,W=32,DATA_IN_FP_WI...
Compiling module xil_defaultlib.BCEDN_ADAPTER(H=128,W=32,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,D=12...
Compiling module xil_defaultlib.BINCONV_KERNEL(D=128,OUT_WIDTH=1...
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=11)
Compiling module xil_defaultlib.comp_case
Compiling module xil_defaultlib.COMPARATOR(DATA_WIDTH=11)
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=12)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=12)
Compiling module xil_defaultlib.PE_EC(D=128,NORMREF_WIDTH=12)
Compiling module xil_defaultlib.ROM_CORE_TEST_0
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_WIDTH=1152,MEM_N...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1152,DATA_DEPTH...
Compiling module xil_defaultlib.EC_1_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=6...
Compiling module xil_defaultlib.EC_1_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=65536,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=16,RD_D...
Compiling module xil_defaultlib.EC_CTRL(H=128,W=32,D=128,W_ROM_D...
Compiling module xil_defaultlib.BCEDN_ENCODER(H=128,W=32,D=128,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,IN_WI...
Compiling module xil_defaultlib.BINCONV_KERNEL(OUT_WIDTH=13)
Compiling module xil_defaultlib.comparator_2
Compiling module xil_defaultlib.COMPARATOR_default
Compiling module xil_defaultlib.comparator_2(DATA_WIDTH=14)
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=14)
Compiling module xil_defaultlib.PE_EC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="E...
Compiling module xil_defaultlib.EC_2_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.EC_2_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=32768,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_WIDTH=8,RD_DA...
Compiling module xil_defaultlib.EC_CTRL(H=64,W=16,N_PE=4,P=2)
Compiling module xil_defaultlib.BCEDN_ENCODER(H=64,W=16,N_PE=4,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,IN_WINDOW_H...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="E...
Compiling module xil_defaultlib.EC_3_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.EC_3_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.mem2p11_dxw_p(DEPTH=16384,WIDTH=...
Compiling module xil_defaultlib.INDEX_SRAM(WR_DATA_DEPTH=16384,R...
Compiling module xil_defaultlib.EC_CTRL(W=8,W_ROM_DATA_DEPTH=256...
Compiling module xil_defaultlib.BCEDN_ENCODER(W=8,N_PE=2,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,IN_WIN...
Compiling module xil_defaultlib.DEMUX_1b_default
Compiling module xil_defaultlib.DEMUX(DATA_WIDTH=1)
Compiling module xil_defaultlib.PE_EDC_default
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=512,MEM_NA...
Compiling module xil_defaultlib.W_ROM(MEM_NAME="EC_4_W_ROM_F",MI...
Compiling module xil_defaultlib.EC_4_REF_SOFT_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,MEM_NAM...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,MEM_NAME="EC...
Compiling module xil_defaultlib.EC_4_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,MEM_NAME...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,MEM_NAME="EC_...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(DEPTH=2)
Compiling module xil_defaultlib.EDC_CTRL(H=16,W=4,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_ENDECODER(H=16,W=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=16,W=4,POOL_H...
Compiling module xil_defaultlib.PE_DC(NORMREF_WIDTH=14)
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=2,DEPTH=4...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=256,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=256,MEM_NAME="D...
Compiling module xil_defaultlib.DC_5_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_5_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=25...
Compiling module xil_defaultlib.DC_CTRL(H=16,W=4,W_ROM_DATA_DEPT...
Compiling module xil_defaultlib.BCEDN_DECODER(H=16,W=4,N_PE=2,NO...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(W=8,POOL_H=1,PO...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=4,DEPTH=8...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.ROM_SOFT_F(DATA_DEPTH=128,MEM_NA...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=128,MEM_NAME="D...
Compiling module xil_defaultlib.DC_6_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=1...
Compiling module xil_defaultlib.DC_6_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=12...
Compiling module xil_defaultlib.DC_CTRL(W=8,N_PE=4,P=4,N_V_PE=4)
Compiling module xil_defaultlib.BCEDN_DECODER(W=8,N_PE=4,NORMREF...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=64,W=16,POOL_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.FMAP_OUT_SHIFTREG(N_PE=8,DEPTH=1...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_7_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_7_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_7_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=64,W=16,W_ROM_DATA_DEP...
Compiling module xil_defaultlib.BCEDN_DECODER(H=64,W=16,N_PE=8,N...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,POOL...
Compiling module xil_defaultlib.PE_DC(POOL_H=1,POOL_W=1,NORMREF_...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.ROM_SOFT_F(MEM_NAME="DC_8_W_ROM_...
Compiling module xil_defaultlib.W_ROM(DATA_DEPTH=64,MEM_NAME="DC...
Compiling module xil_defaultlib.DC_8_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=14,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=14,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_8_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,POOL_H=1,POOL...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,POOL_H=...
Compiling module xil_defaultlib.FMAP_IN_SHIFTREG(H=128,W=32,FH=1...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.COMPARATOR(N=2,DATA_WIDTH=11)
Compiling module xil_defaultlib.PE_DC(FH=1,FW=1,POOL_H=1,POOL_W=...
Compiling module xil_defaultlib.DC_9_W_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_7
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_6
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_5
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_4
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_3
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_2
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_1
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_9_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_9_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=11,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=11,DATA_DEPTH=6...
Compiling module xil_defaultlib.DC_9_REF_SIGN_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=1,DATA_DEP...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=1,DATA_DEPTH=64...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,POO...
Compiling module xil_defaultlib.BCEDN_DECODER(H=128,W=32,FH=1,FW...
Compiling module xil_defaultlib.BINCONV_KERNEL(FH=1,FW=1,OUT_WID...
Compiling module xil_defaultlib.PE_OUT(FH=1,FW=1,POOL_H=1,POOL_W...
Compiling module xil_defaultlib.DC_10_W_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=512,DATA_D...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=512,DATA_DEPTH=...
Compiling module xil_defaultlib.DC_10_REF_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_10_REF_SCALE_ROM_0
Compiling module xil_defaultlib.W_ROM_SOFT(DATA_WIDTH=12,DATA_DE...
Compiling module xil_defaultlib.W_ROM(DATA_WIDTH=12,DATA_DEPTH=2...
Compiling module xil_defaultlib.DC_CTRL(H=128,W=32,FH=1,FW=1,FD=...
Compiling module xil_defaultlib.BCEDN_DECODER_OUT(H=128,W=32,FH=...
Compiling module xil_defaultlib.BCEDN_TOP_default
Compiling module xil_defaultlib.BCEDN_TOP_tb
WARNING: [XSIM 43-3373] "F:/Vivado_prj/B-CEDNet/src/testbench/BCEDN_TOP_tb.v" Line 165. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCEDN_TOP_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1259.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado_prj/B-CEDNet/B-CEDNet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCEDN_TOP_tb_behav -key {Behavioral:sim_1:Functional:BCEDN_TOP_tb} -tclbatch {BCEDN_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source BCEDN_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCEDN_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1270.605 ; gain = 11.348
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:06:20 ; elapsed = 02:58:58 . Memory (MB): peak = 1282.543 ; gain = 10.695
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 11 23:38:58 2018...
