addi $t1 $t1 123
sw $t1 12($zero)
sw $t2 12($zero)
sw $t2 16($zero)
sw $t2 20($zero)
sw $t1 16($zero)
lw $t1 12($zero)
lw $t1 16($zero)
lw $v0 12($zero)

_________________


Register file contents after 1 clock cycles:

zero: 00000000 at: 00000000 v0: 00000000 v1: 00000000 a0: 00000000
a1: 00000000 a2: 00000000 a3: 00000000 t0: 00000000 t1: 0000007b
t2: 00000000 t3: 00000000 t4: 00000000 t5: 00000000 t6: 00000000
t7: 00000000 s0: 00000000 s1: 00000000 s2: 00000000 s3: 00000000
s4: 00000000 s5: 00000000 s6: 00000000 s7: 00000000 t8: 00000000
t9: 00000000 k0: 00000000 k1: 00000000 gp: 00000000 sp: 00000000
fp: 00000000 ra: 00000000


Register file contents after 2 clock cycles:

zero: 00000000 at: 00000000 v0: 00000000 v1: 00000000 a0: 00000000
a1: 00000000 a2: 00000000 a3: 00000000 t0: 00000000 t1: 0000007b
t2: 00000000 t3: 00000000 t4: 00000000 t5: 00000000 t6: 00000000
t7: 00000000 s0: 00000000 s1: 00000000 s2: 00000000 s3: 00000000
s4: 00000000 s5: 00000000 s6: 00000000 s7: 00000000 t8: 00000000
t9: 00000000 k0: 00000000 k1: 00000000 gp: 00000000 sp: 00000000
fp: 00000000 ra: 00000000


Register file contents after 3 clock cycles:

zero: 00000000 at: 00000000 v0: 00000000 v1: 00000000 a0: 00000000
a1: 00000000 a2: 00000000 a3: 00000000 t0: 00000000 t1: 0000007b
t2: 00000000 t3: 00000000 t4: 00000000 t5: 00000000 t6: 00000000
t7: 00000000 s0: 00000000 s1: 00000000 s2: 00000000 s3: 00000000
s4: 00000000 s5: 00000000 s6: 00000000 s7: 00000000 t8: 00000000
t9: 00000000 k0: 00000000 k1: 00000000 gp: 00000000 sp: 00000000
fp: 00000000 ra: 00000000


Register file contents after 4 clock cycles:

zero: 00000000 at: 00000000 v0: 00000000 v1: 00000000 a0: 00000000
a1: 00000000 a2: 00000000 a3: 00000000 t0: 00000000 t1: 0000007b
t2: 00000000 t3: 00000000 t4: 00000000 t5: 00000000 t6: 00000000
t7: 00000000 s0: 00000000 s1: 00000000 s2: 00000000 s3: 00000000
s4: 00000000 s5: 00000000 s6: 00000000 s7: 00000000 t8: 00000000
t9: 00000000 k0: 00000000 k1: 00000000 gp: 00000000 sp: 00000000
fp: 00000000 ra: 00000000


Register file contents after 5 clock cycles:

zero: 00000000 at: 00000000 v0: 00000000 v1: 00000000 a0: 00000000
a1: 00000000 a2: 00000000 a3: 00000000 t0: 00000000 t1: 0000007b
t2: 00000000 t3: 00000000 t4: 00000000 t5: 00000000 t6: 00000000
t7: 00000000 s0: 00000000 s1: 00000000 s2: 00000000 s3: 00000000
s4: 00000000 s5: 00000000 s6: 00000000 s7: 00000000 t8: 00000000
t9: 00000000 k0: 00000000 k1: 00000000 gp: 00000000 sp: 00000000
fp: 00000000 ra: 00000000


Register file contents after 6 clock cycles:

zero: 00000000 at: 00000000 v0: 00000000 v1: 00000000 a0: 00000000
a1: 00000000 a2: 00000000 a3: 00000000 t0: 00000000 t1: 0000007b
t2: 00000000 t3: 00000000 t4: 00000000 t5: 00000000 t6: 00000000
t7: 00000000 s0: 00000000 s1: 00000000 s2: 00000000 s3: 00000000
s4: 00000000 s5: 00000000 s6: 00000000 s7: 00000000 t8: 00000000
t9: 00000000 k0: 00000000 k1: 00000000 gp: 00000000 sp: 00000000
fp: 00000000 ra: 00000000


Register file contents after 7 clock cycles:

zero: 00000000 at: 00000000 v0: 00000000 v1: 00000000 a0: 00000000
a1: 00000000 a2: 00000000 a3: 00000000 t0: 00000000 t1: 00000000
t2: 00000000 t3: 00000000 t4: 00000000 t5: 00000000 t6: 00000000
t7: 00000000 s0: 00000000 s1: 00000000 s2: 00000000 s3: 00000000
s4: 00000000 s5: 00000000 s6: 00000000 s7: 00000000 t8: 00000000
t9: 00000000 k0: 00000000 k1: 00000000 gp: 00000000 sp: 00000000
fp: 00000000 ra: 00000000


Register file contents after 8 clock cycles:

zero: 00000000 at: 00000000 v0: 00000000 v1: 00000000 a0: 00000000
a1: 00000000 a2: 00000000 a3: 00000000 t0: 00000000 t1: 0000007b
t2: 00000000 t3: 00000000 t4: 00000000 t5: 00000000 t6: 00000000
t7: 00000000 s0: 00000000 s1: 00000000 s2: 00000000 s3: 00000000
s4: 00000000 s5: 00000000 s6: 00000000 s7: 00000000 t8: 00000000
t9: 00000000 k0: 00000000 k1: 00000000 gp: 00000000 sp: 00000000
fp: 00000000 ra: 00000000


Register file contents after 9 clock cycles:

zero: 00000000 at: 00000000 v0: 00000000 v1: 00000000 a0: 00000000
a1: 00000000 a2: 00000000 a3: 00000000 t0: 00000000 t1: 0000007b
t2: 00000000 t3: 00000000 t4: 00000000 t5: 00000000 t6: 00000000
t7: 00000000 s0: 00000000 s1: 00000000 s2: 00000000 s3: 00000000
s4: 00000000 s5: 00000000 s6: 00000000 s7: 00000000 t8: 00000000
t9: 00000000 k0: 00000000 k1: 00000000 gp: 00000000 sp: 00000000
fp: 00000000 ra: 00000000


Total clock cycles: 9

Number of instructions executed for each type are given below:-
add: 0, addi: 1, beq: 0, bne: 0, j: 0
lw: 3, mul: 0, slt: 0, sub: 0, sw: 5
Program executed successfully!
