-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wide_trip_count_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    wide_trip_count_empty_n : IN STD_LOGIC;
    wide_trip_count_read : OUT STD_LOGIC;
    wide_trip_count_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    wide_trip_count_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    xi_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    xi_empty_n : IN STD_LOGIC;
    xi_read : OUT STD_LOGIC;
    xi_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    xi_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mro0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    mro0_empty_n : IN STD_LOGIC;
    mro0_read : OUT STD_LOGIC;
    mro0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mro0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mro1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    mro1_empty_n : IN STD_LOGIC;
    mro1_read : OUT STD_LOGIC;
    mro1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mro1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mro2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    mro2_empty_n : IN STD_LOGIC;
    mro2_read : OUT STD_LOGIC;
    mro2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mro2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mro3_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    mro3_empty_n : IN STD_LOGIC;
    mro3_read : OUT STD_LOGIC;
    mro3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mro3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read34 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read38 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read42 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read46 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read50 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read54 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read58 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read62 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read66 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read70 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read74 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read78 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read82 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read86 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read90 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read94 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read98 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read102 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read106 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read110 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read114 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read118 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read122 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal wide_trip_count_blk_n : STD_LOGIC;
    signal xi_blk_n : STD_LOGIC;
    signal mro0_blk_n : STD_LOGIC;
    signal mro1_blk_n : STD_LOGIC;
    signal mro2_blk_n : STD_LOGIC;
    signal mro3_blk_n : STD_LOGIC;
    signal wide_trip_count_read_reg_5146 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal mro3_read_reg_5151 : STD_LOGIC_VECTOR (127 downto 0);
    signal mro2_read_reg_5163 : STD_LOGIC_VECTOR (127 downto 0);
    signal mro1_read_reg_5175 : STD_LOGIC_VECTOR (127 downto 0);
    signal mro0_read_reg_5187 : STD_LOGIC_VECTOR (127 downto 0);
    signal xi_read_reg_5199 : STD_LOGIC_VECTOR (127 downto 0);
    signal pzero_val_fu_1699_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pzero_val_reg_5428 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1740_partselect_reg_5433 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2741_partselect_reg_5438 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3742_partselect_reg_5443 : STD_LOGIC_VECTOR (31 downto 0);
    signal pzero_val_1_fu_1733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pzero_val_1_reg_5448 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1719_partselect_reg_5453 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2720_partselect_reg_5458 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3721_partselect_reg_5463 : STD_LOGIC_VECTOR (31 downto 0);
    signal pzero_val_2_fu_1767_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pzero_val_2_reg_5468 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1698_partselect_reg_5473 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2699_partselect_reg_5478 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3700_partselect_reg_5483 : STD_LOGIC_VECTOR (31 downto 0);
    signal pzero_val_3_fu_1801_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pzero_val_3_reg_5488 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1677_partselect_reg_5493 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2678_partselect_reg_5498 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3679_partselect_reg_5503 : STD_LOGIC_VECTOR (31 downto 0);
    signal qzeros0_fu_1982_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros0_reg_5607 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal qzeros0_2_reg_5612 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros0_1_reg_5617 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros1_fu_2003_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros1_reg_5622 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros0_4_reg_5627 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros1_4_reg_5632 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros1_2_reg_5637 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros0_6_reg_5642 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros0_3_reg_5647 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros2_fu_2051_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros2_reg_5652 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros1_1_reg_5657 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros2_4_reg_5662 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros2_6_reg_5667 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros0_5_reg_5672 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros1_3_reg_5677 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros2_2_reg_5682 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros3_fu_2108_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros3_reg_5687 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros1_5_reg_5692 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros2_5_reg_5697 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros1_6_reg_5702 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros3_6_reg_5707 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros2_1_reg_5712 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros3_4_reg_5717 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros2_3_reg_5722 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros3_1_reg_5727 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros0_7_reg_5732 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros3_2_reg_5737 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros1_7_reg_5742 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros3_5_reg_5747 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros2_7_reg_5752 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros3_3_reg_5757 : STD_LOGIC_VECTOR (3 downto 0);
    signal qzeros3_7_reg_5762 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_read_xi_to_stream_fu_1054_ap_start : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_ap_done : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_ap_idle : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_ap_ready : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_write : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7_ap_vld : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_write : STD_LOGIC;
    signal grp_compute_mac_fu_1299_ap_start : STD_LOGIC;
    signal grp_compute_mac_fu_1299_ap_done : STD_LOGIC;
    signal grp_compute_mac_fu_1299_ap_idle : STD_LOGIC;
    signal grp_compute_mac_fu_1299_ap_ready : STD_LOGIC;
    signal grp_compute_mac_fu_1299_xi_s_0_0_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_xi_s_0_01_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_xi_s_0_02_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_xi_s_0_03_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_xi_s_0_04_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_xi_s_0_05_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_xi_s_0_06_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_xi_s_0_07_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_mro_s_0_0_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_mro_s_0_08_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_mro_s_0_09_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_mro_s_0_010_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_mro_s_0_011_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_mro_s_0_012_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_mro_s_0_013_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_mro_s_0_014_read : STD_LOGIC;
    signal grp_compute_mac_fu_1299_pout_local_0_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1299_pout_local_0_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1299_pout_local_1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1299_pout_local_1_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1299_pout_local_2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1299_pout_local_2_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1299_pout_local_3_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1299_pout_local_3_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1299_pout_local_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1299_pout_local_4_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1299_pout_local_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1299_pout_local_5_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1299_pout_local_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1299_pout_local_6_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1299_pout_local_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1299_pout_local_7_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1359_ap_start : STD_LOGIC;
    signal grp_compute_mac_fu_1359_ap_done : STD_LOGIC;
    signal grp_compute_mac_fu_1359_ap_idle : STD_LOGIC;
    signal grp_compute_mac_fu_1359_ap_ready : STD_LOGIC;
    signal grp_compute_mac_fu_1359_xi_s_0_0_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_xi_s_0_01_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_xi_s_0_02_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_xi_s_0_03_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_xi_s_0_04_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_xi_s_0_05_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_xi_s_0_06_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_xi_s_0_07_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_mro_s_0_0_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_mro_s_0_08_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_mro_s_0_09_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_mro_s_0_010_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_mro_s_0_011_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_mro_s_0_012_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_mro_s_0_013_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_mro_s_0_014_read : STD_LOGIC;
    signal grp_compute_mac_fu_1359_pout_local_0_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1359_pout_local_0_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1359_pout_local_1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1359_pout_local_1_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1359_pout_local_2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1359_pout_local_2_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1359_pout_local_3_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1359_pout_local_3_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1359_pout_local_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1359_pout_local_4_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1359_pout_local_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1359_pout_local_5_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1359_pout_local_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1359_pout_local_6_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1359_pout_local_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1359_pout_local_7_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1419_ap_start : STD_LOGIC;
    signal grp_compute_mac_fu_1419_ap_done : STD_LOGIC;
    signal grp_compute_mac_fu_1419_ap_idle : STD_LOGIC;
    signal grp_compute_mac_fu_1419_ap_ready : STD_LOGIC;
    signal grp_compute_mac_fu_1419_xi_s_0_0_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_xi_s_0_01_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_xi_s_0_02_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_xi_s_0_03_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_xi_s_0_04_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_xi_s_0_05_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_xi_s_0_06_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_xi_s_0_07_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_mro_s_0_0_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_mro_s_0_08_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_mro_s_0_09_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_mro_s_0_010_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_mro_s_0_011_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_mro_s_0_012_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_mro_s_0_013_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_mro_s_0_014_read : STD_LOGIC;
    signal grp_compute_mac_fu_1419_pout_local_0_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1419_pout_local_0_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1419_pout_local_1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1419_pout_local_1_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1419_pout_local_2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1419_pout_local_2_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1419_pout_local_3_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1419_pout_local_3_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1419_pout_local_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1419_pout_local_4_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1419_pout_local_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1419_pout_local_5_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1419_pout_local_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1419_pout_local_6_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1419_pout_local_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1419_pout_local_7_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1479_ap_start : STD_LOGIC;
    signal grp_compute_mac_fu_1479_ap_done : STD_LOGIC;
    signal grp_compute_mac_fu_1479_ap_idle : STD_LOGIC;
    signal grp_compute_mac_fu_1479_ap_ready : STD_LOGIC;
    signal grp_compute_mac_fu_1479_xi_s_0_0_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_xi_s_0_01_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_xi_s_0_02_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_xi_s_0_03_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_xi_s_0_04_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_xi_s_0_05_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_xi_s_0_06_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_xi_s_0_07_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_mro_s_0_0_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_mro_s_0_08_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_mro_s_0_09_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_mro_s_0_010_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_mro_s_0_011_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_mro_s_0_012_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_mro_s_0_013_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_mro_s_0_014_read : STD_LOGIC;
    signal grp_compute_mac_fu_1479_pout_local_0_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1479_pout_local_0_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1479_pout_local_1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1479_pout_local_1_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1479_pout_local_2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1479_pout_local_2_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1479_pout_local_3_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1479_pout_local_3_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1479_pout_local_4_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1479_pout_local_4_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1479_pout_local_5_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1479_pout_local_5_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1479_pout_local_6_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1479_pout_local_6_o_ap_vld : STD_LOGIC;
    signal grp_compute_mac_fu_1479_pout_local_7_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_mac_fu_1479_pout_local_7_o_ap_vld : STD_LOGIC;
    signal grp_read_xi_to_stream_fu_1054_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln324_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal xi3_s_M_elems_V_2_full_n : STD_LOGIC;
    signal xi3_s_M_elems_V_2_write : STD_LOGIC;
    signal xi3_s_M_elems_V_6_full_n : STD_LOGIC;
    signal xi3_s_M_elems_V_6_write : STD_LOGIC;
    signal xi3_s_M_elems_V_1_full_n : STD_LOGIC;
    signal xi3_s_M_elems_V_1_write : STD_LOGIC;
    signal xi3_s_M_elems_V_5_full_n : STD_LOGIC;
    signal xi3_s_M_elems_V_5_write : STD_LOGIC;
    signal xi3_s_M_elems_V_0_full_n : STD_LOGIC;
    signal xi3_s_M_elems_V_0_write : STD_LOGIC;
    signal xi3_s_M_elems_V_4_full_n : STD_LOGIC;
    signal xi3_s_M_elems_V_4_write : STD_LOGIC;
    signal xi2_s_M_elems_V_2_full_n : STD_LOGIC;
    signal xi2_s_M_elems_V_2_write : STD_LOGIC;
    signal xi2_s_M_elems_V_6_full_n : STD_LOGIC;
    signal xi2_s_M_elems_V_6_write : STD_LOGIC;
    signal xi2_s_M_elems_V_1_full_n : STD_LOGIC;
    signal xi2_s_M_elems_V_1_write : STD_LOGIC;
    signal xi2_s_M_elems_V_5_full_n : STD_LOGIC;
    signal xi2_s_M_elems_V_5_write : STD_LOGIC;
    signal xi2_s_M_elems_V_0_full_n : STD_LOGIC;
    signal xi2_s_M_elems_V_0_write : STD_LOGIC;
    signal xi2_s_M_elems_V_4_full_n : STD_LOGIC;
    signal xi2_s_M_elems_V_4_write : STD_LOGIC;
    signal xi1_s_M_elems_V_2_full_n : STD_LOGIC;
    signal xi1_s_M_elems_V_2_write : STD_LOGIC;
    signal xi1_s_M_elems_V_6_full_n : STD_LOGIC;
    signal xi1_s_M_elems_V_6_write : STD_LOGIC;
    signal xi1_s_M_elems_V_1_full_n : STD_LOGIC;
    signal xi1_s_M_elems_V_1_write : STD_LOGIC;
    signal xi1_s_M_elems_V_5_full_n : STD_LOGIC;
    signal xi1_s_M_elems_V_5_write : STD_LOGIC;
    signal xi1_s_M_elems_V_0_full_n : STD_LOGIC;
    signal xi1_s_M_elems_V_0_write : STD_LOGIC;
    signal xi1_s_M_elems_V_4_full_n : STD_LOGIC;
    signal xi1_s_M_elems_V_4_write : STD_LOGIC;
    signal xi0_s_M_elems_V_3_full_n : STD_LOGIC;
    signal xi0_s_M_elems_V_3_write : STD_LOGIC;
    signal xi1_s_M_elems_V_3_full_n : STD_LOGIC;
    signal xi1_s_M_elems_V_3_write : STD_LOGIC;
    signal xi2_s_M_elems_V_3_full_n : STD_LOGIC;
    signal xi2_s_M_elems_V_3_write : STD_LOGIC;
    signal xi3_s_M_elems_V_3_full_n : STD_LOGIC;
    signal xi3_s_M_elems_V_3_write : STD_LOGIC;
    signal xi0_s_M_elems_V_7_full_n : STD_LOGIC;
    signal xi0_s_M_elems_V_7_write : STD_LOGIC;
    signal xi1_s_M_elems_V_7_full_n : STD_LOGIC;
    signal xi1_s_M_elems_V_7_write : STD_LOGIC;
    signal xi2_s_M_elems_V_7_full_n : STD_LOGIC;
    signal xi2_s_M_elems_V_7_write : STD_LOGIC;
    signal xi3_s_M_elems_V_7_full_n : STD_LOGIC;
    signal xi3_s_M_elems_V_7_write : STD_LOGIC;
    signal xi0_s_M_elems_V_2_full_n : STD_LOGIC;
    signal xi0_s_M_elems_V_2_write : STD_LOGIC;
    signal xi0_s_M_elems_V_6_full_n : STD_LOGIC;
    signal xi0_s_M_elems_V_6_write : STD_LOGIC;
    signal xi0_s_M_elems_V_1_full_n : STD_LOGIC;
    signal xi0_s_M_elems_V_1_write : STD_LOGIC;
    signal xi0_s_M_elems_V_5_full_n : STD_LOGIC;
    signal xi0_s_M_elems_V_5_write : STD_LOGIC;
    signal xi0_s_M_elems_V_0_full_n : STD_LOGIC;
    signal xi0_s_M_elems_V_0_write : STD_LOGIC;
    signal xi0_s_M_elems_V_4_full_n : STD_LOGIC;
    signal xi0_s_M_elems_V_4_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg : STD_LOGIC := '0';
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg : STD_LOGIC := '0';
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg : STD_LOGIC := '0';
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg : STD_LOGIC := '0';
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal mro0_s_M_elems_V_3_full_n : STD_LOGIC;
    signal mro0_s_M_elems_V_3_write : STD_LOGIC;
    signal mro0_s_M_elems_V_2_full_n : STD_LOGIC;
    signal mro0_s_M_elems_V_2_write : STD_LOGIC;
    signal mro0_s_M_elems_V_1_full_n : STD_LOGIC;
    signal mro0_s_M_elems_V_1_write : STD_LOGIC;
    signal mro0_s_M_elems_V_0_full_n : STD_LOGIC;
    signal mro0_s_M_elems_V_0_write : STD_LOGIC;
    signal mro0_s_M_elems_V_4_full_n : STD_LOGIC;
    signal mro0_s_M_elems_V_4_write : STD_LOGIC;
    signal mro0_s_M_elems_V_5_full_n : STD_LOGIC;
    signal mro0_s_M_elems_V_5_write : STD_LOGIC;
    signal mro0_s_M_elems_V_6_full_n : STD_LOGIC;
    signal mro0_s_M_elems_V_6_write : STD_LOGIC;
    signal mro0_s_M_elems_V_7_full_n : STD_LOGIC;
    signal mro0_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal mro1_s_M_elems_V_3_full_n : STD_LOGIC;
    signal mro1_s_M_elems_V_3_write : STD_LOGIC;
    signal mro1_s_M_elems_V_2_full_n : STD_LOGIC;
    signal mro1_s_M_elems_V_2_write : STD_LOGIC;
    signal mro1_s_M_elems_V_1_full_n : STD_LOGIC;
    signal mro1_s_M_elems_V_1_write : STD_LOGIC;
    signal mro1_s_M_elems_V_0_full_n : STD_LOGIC;
    signal mro1_s_M_elems_V_0_write : STD_LOGIC;
    signal mro1_s_M_elems_V_4_full_n : STD_LOGIC;
    signal mro1_s_M_elems_V_4_write : STD_LOGIC;
    signal mro1_s_M_elems_V_5_full_n : STD_LOGIC;
    signal mro1_s_M_elems_V_5_write : STD_LOGIC;
    signal mro1_s_M_elems_V_6_full_n : STD_LOGIC;
    signal mro1_s_M_elems_V_6_write : STD_LOGIC;
    signal mro1_s_M_elems_V_7_full_n : STD_LOGIC;
    signal mro1_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal mro2_s_M_elems_V_3_full_n : STD_LOGIC;
    signal mro2_s_M_elems_V_3_write : STD_LOGIC;
    signal mro2_s_M_elems_V_2_full_n : STD_LOGIC;
    signal mro2_s_M_elems_V_2_write : STD_LOGIC;
    signal mro2_s_M_elems_V_1_full_n : STD_LOGIC;
    signal mro2_s_M_elems_V_1_write : STD_LOGIC;
    signal mro2_s_M_elems_V_0_full_n : STD_LOGIC;
    signal mro2_s_M_elems_V_0_write : STD_LOGIC;
    signal mro2_s_M_elems_V_4_full_n : STD_LOGIC;
    signal mro2_s_M_elems_V_4_write : STD_LOGIC;
    signal mro2_s_M_elems_V_5_full_n : STD_LOGIC;
    signal mro2_s_M_elems_V_5_write : STD_LOGIC;
    signal mro2_s_M_elems_V_6_full_n : STD_LOGIC;
    signal mro2_s_M_elems_V_6_write : STD_LOGIC;
    signal mro2_s_M_elems_V_7_full_n : STD_LOGIC;
    signal mro2_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal mro3_s_M_elems_V_3_full_n : STD_LOGIC;
    signal mro3_s_M_elems_V_3_write : STD_LOGIC;
    signal mro3_s_M_elems_V_2_full_n : STD_LOGIC;
    signal mro3_s_M_elems_V_2_write : STD_LOGIC;
    signal mro3_s_M_elems_V_1_full_n : STD_LOGIC;
    signal mro3_s_M_elems_V_1_write : STD_LOGIC;
    signal mro3_s_M_elems_V_0_full_n : STD_LOGIC;
    signal mro3_s_M_elems_V_0_write : STD_LOGIC;
    signal mro3_s_M_elems_V_4_full_n : STD_LOGIC;
    signal mro3_s_M_elems_V_4_write : STD_LOGIC;
    signal mro3_s_M_elems_V_5_full_n : STD_LOGIC;
    signal mro3_s_M_elems_V_5_write : STD_LOGIC;
    signal mro3_s_M_elems_V_6_full_n : STD_LOGIC;
    signal mro3_s_M_elems_V_6_write : STD_LOGIC;
    signal mro3_s_M_elems_V_7_full_n : STD_LOGIC;
    signal mro3_s_M_elems_V_7_write : STD_LOGIC;
    signal grp_compute_mac_fu_1299_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal xi0_s_M_elems_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi0_s_M_elems_V_0_empty_n : STD_LOGIC;
    signal xi0_s_M_elems_V_0_read : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal xi0_s_M_elems_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi0_s_M_elems_V_1_empty_n : STD_LOGIC;
    signal xi0_s_M_elems_V_1_read : STD_LOGIC;
    signal xi0_s_M_elems_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi0_s_M_elems_V_2_empty_n : STD_LOGIC;
    signal xi0_s_M_elems_V_2_read : STD_LOGIC;
    signal xi0_s_M_elems_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi0_s_M_elems_V_3_empty_n : STD_LOGIC;
    signal xi0_s_M_elems_V_3_read : STD_LOGIC;
    signal xi0_s_M_elems_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi0_s_M_elems_V_4_empty_n : STD_LOGIC;
    signal xi0_s_M_elems_V_4_read : STD_LOGIC;
    signal xi0_s_M_elems_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi0_s_M_elems_V_5_empty_n : STD_LOGIC;
    signal xi0_s_M_elems_V_5_read : STD_LOGIC;
    signal xi0_s_M_elems_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi0_s_M_elems_V_6_empty_n : STD_LOGIC;
    signal xi0_s_M_elems_V_6_read : STD_LOGIC;
    signal xi0_s_M_elems_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi0_s_M_elems_V_7_empty_n : STD_LOGIC;
    signal xi0_s_M_elems_V_7_read : STD_LOGIC;
    signal mro0_s_M_elems_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro0_s_M_elems_V_0_empty_n : STD_LOGIC;
    signal mro0_s_M_elems_V_0_read : STD_LOGIC;
    signal mro0_s_M_elems_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro0_s_M_elems_V_1_empty_n : STD_LOGIC;
    signal mro0_s_M_elems_V_1_read : STD_LOGIC;
    signal mro0_s_M_elems_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro0_s_M_elems_V_2_empty_n : STD_LOGIC;
    signal mro0_s_M_elems_V_2_read : STD_LOGIC;
    signal mro0_s_M_elems_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro0_s_M_elems_V_3_empty_n : STD_LOGIC;
    signal mro0_s_M_elems_V_3_read : STD_LOGIC;
    signal mro0_s_M_elems_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro0_s_M_elems_V_4_empty_n : STD_LOGIC;
    signal mro0_s_M_elems_V_4_read : STD_LOGIC;
    signal mro0_s_M_elems_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro0_s_M_elems_V_5_empty_n : STD_LOGIC;
    signal mro0_s_M_elems_V_5_read : STD_LOGIC;
    signal mro0_s_M_elems_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro0_s_M_elems_V_6_empty_n : STD_LOGIC;
    signal mro0_s_M_elems_V_6_read : STD_LOGIC;
    signal mro0_s_M_elems_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro0_s_M_elems_V_7_empty_n : STD_LOGIC;
    signal mro0_s_M_elems_V_7_read : STD_LOGIC;
    signal pout_local0_0_copy_fu_822 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local0_1_copy_fu_818 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local0_2_copy_fu_814 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local0_3_copy_fu_810 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local0_4_copy_fu_806 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local0_5_copy_fu_802 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local0_6_copy_fu_798 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local0_7_copy_fu_794 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_compute_mac_fu_1359_ap_start_reg : STD_LOGIC := '0';
    signal xi1_s_M_elems_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi1_s_M_elems_V_0_empty_n : STD_LOGIC;
    signal xi1_s_M_elems_V_0_read : STD_LOGIC;
    signal xi1_s_M_elems_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi1_s_M_elems_V_1_empty_n : STD_LOGIC;
    signal xi1_s_M_elems_V_1_read : STD_LOGIC;
    signal xi1_s_M_elems_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi1_s_M_elems_V_2_empty_n : STD_LOGIC;
    signal xi1_s_M_elems_V_2_read : STD_LOGIC;
    signal xi1_s_M_elems_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi1_s_M_elems_V_3_empty_n : STD_LOGIC;
    signal xi1_s_M_elems_V_3_read : STD_LOGIC;
    signal xi1_s_M_elems_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi1_s_M_elems_V_4_empty_n : STD_LOGIC;
    signal xi1_s_M_elems_V_4_read : STD_LOGIC;
    signal xi1_s_M_elems_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi1_s_M_elems_V_5_empty_n : STD_LOGIC;
    signal xi1_s_M_elems_V_5_read : STD_LOGIC;
    signal xi1_s_M_elems_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi1_s_M_elems_V_6_empty_n : STD_LOGIC;
    signal xi1_s_M_elems_V_6_read : STD_LOGIC;
    signal xi1_s_M_elems_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi1_s_M_elems_V_7_empty_n : STD_LOGIC;
    signal xi1_s_M_elems_V_7_read : STD_LOGIC;
    signal mro1_s_M_elems_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro1_s_M_elems_V_0_empty_n : STD_LOGIC;
    signal mro1_s_M_elems_V_0_read : STD_LOGIC;
    signal mro1_s_M_elems_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro1_s_M_elems_V_1_empty_n : STD_LOGIC;
    signal mro1_s_M_elems_V_1_read : STD_LOGIC;
    signal mro1_s_M_elems_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro1_s_M_elems_V_2_empty_n : STD_LOGIC;
    signal mro1_s_M_elems_V_2_read : STD_LOGIC;
    signal mro1_s_M_elems_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro1_s_M_elems_V_3_empty_n : STD_LOGIC;
    signal mro1_s_M_elems_V_3_read : STD_LOGIC;
    signal mro1_s_M_elems_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro1_s_M_elems_V_4_empty_n : STD_LOGIC;
    signal mro1_s_M_elems_V_4_read : STD_LOGIC;
    signal mro1_s_M_elems_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro1_s_M_elems_V_5_empty_n : STD_LOGIC;
    signal mro1_s_M_elems_V_5_read : STD_LOGIC;
    signal mro1_s_M_elems_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro1_s_M_elems_V_6_empty_n : STD_LOGIC;
    signal mro1_s_M_elems_V_6_read : STD_LOGIC;
    signal mro1_s_M_elems_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro1_s_M_elems_V_7_empty_n : STD_LOGIC;
    signal mro1_s_M_elems_V_7_read : STD_LOGIC;
    signal pout_local1_0_copy_fu_790 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local1_1_copy_fu_786 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local1_2_copy_fu_782 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local1_3_copy_fu_778 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local1_4_copy_fu_774 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local1_5_copy_fu_770 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local1_6_copy_fu_766 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local1_7_copy_fu_762 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_compute_mac_fu_1419_ap_start_reg : STD_LOGIC := '0';
    signal xi2_s_M_elems_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi2_s_M_elems_V_0_empty_n : STD_LOGIC;
    signal xi2_s_M_elems_V_0_read : STD_LOGIC;
    signal xi2_s_M_elems_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi2_s_M_elems_V_1_empty_n : STD_LOGIC;
    signal xi2_s_M_elems_V_1_read : STD_LOGIC;
    signal xi2_s_M_elems_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi2_s_M_elems_V_2_empty_n : STD_LOGIC;
    signal xi2_s_M_elems_V_2_read : STD_LOGIC;
    signal xi2_s_M_elems_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi2_s_M_elems_V_3_empty_n : STD_LOGIC;
    signal xi2_s_M_elems_V_3_read : STD_LOGIC;
    signal xi2_s_M_elems_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi2_s_M_elems_V_4_empty_n : STD_LOGIC;
    signal xi2_s_M_elems_V_4_read : STD_LOGIC;
    signal xi2_s_M_elems_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi2_s_M_elems_V_5_empty_n : STD_LOGIC;
    signal xi2_s_M_elems_V_5_read : STD_LOGIC;
    signal xi2_s_M_elems_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi2_s_M_elems_V_6_empty_n : STD_LOGIC;
    signal xi2_s_M_elems_V_6_read : STD_LOGIC;
    signal xi2_s_M_elems_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi2_s_M_elems_V_7_empty_n : STD_LOGIC;
    signal xi2_s_M_elems_V_7_read : STD_LOGIC;
    signal mro2_s_M_elems_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro2_s_M_elems_V_0_empty_n : STD_LOGIC;
    signal mro2_s_M_elems_V_0_read : STD_LOGIC;
    signal mro2_s_M_elems_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro2_s_M_elems_V_1_empty_n : STD_LOGIC;
    signal mro2_s_M_elems_V_1_read : STD_LOGIC;
    signal mro2_s_M_elems_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro2_s_M_elems_V_2_empty_n : STD_LOGIC;
    signal mro2_s_M_elems_V_2_read : STD_LOGIC;
    signal mro2_s_M_elems_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro2_s_M_elems_V_3_empty_n : STD_LOGIC;
    signal mro2_s_M_elems_V_3_read : STD_LOGIC;
    signal mro2_s_M_elems_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro2_s_M_elems_V_4_empty_n : STD_LOGIC;
    signal mro2_s_M_elems_V_4_read : STD_LOGIC;
    signal mro2_s_M_elems_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro2_s_M_elems_V_5_empty_n : STD_LOGIC;
    signal mro2_s_M_elems_V_5_read : STD_LOGIC;
    signal mro2_s_M_elems_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro2_s_M_elems_V_6_empty_n : STD_LOGIC;
    signal mro2_s_M_elems_V_6_read : STD_LOGIC;
    signal mro2_s_M_elems_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro2_s_M_elems_V_7_empty_n : STD_LOGIC;
    signal mro2_s_M_elems_V_7_read : STD_LOGIC;
    signal pout_local2_0_copy_fu_758 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local2_1_copy_fu_754 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local2_2_copy_fu_750 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local2_3_copy_fu_746 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local2_4_copy_fu_742 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local2_5_copy_fu_738 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local2_6_copy_fu_734 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local2_7_copy_fu_730 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_compute_mac_fu_1479_ap_start_reg : STD_LOGIC := '0';
    signal xi3_s_M_elems_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi3_s_M_elems_V_0_empty_n : STD_LOGIC;
    signal xi3_s_M_elems_V_0_read : STD_LOGIC;
    signal xi3_s_M_elems_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi3_s_M_elems_V_1_empty_n : STD_LOGIC;
    signal xi3_s_M_elems_V_1_read : STD_LOGIC;
    signal xi3_s_M_elems_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi3_s_M_elems_V_2_empty_n : STD_LOGIC;
    signal xi3_s_M_elems_V_2_read : STD_LOGIC;
    signal xi3_s_M_elems_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi3_s_M_elems_V_3_empty_n : STD_LOGIC;
    signal xi3_s_M_elems_V_3_read : STD_LOGIC;
    signal xi3_s_M_elems_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi3_s_M_elems_V_4_empty_n : STD_LOGIC;
    signal xi3_s_M_elems_V_4_read : STD_LOGIC;
    signal xi3_s_M_elems_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi3_s_M_elems_V_5_empty_n : STD_LOGIC;
    signal xi3_s_M_elems_V_5_read : STD_LOGIC;
    signal xi3_s_M_elems_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi3_s_M_elems_V_6_empty_n : STD_LOGIC;
    signal xi3_s_M_elems_V_6_read : STD_LOGIC;
    signal xi3_s_M_elems_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xi3_s_M_elems_V_7_empty_n : STD_LOGIC;
    signal xi3_s_M_elems_V_7_read : STD_LOGIC;
    signal mro3_s_M_elems_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro3_s_M_elems_V_0_empty_n : STD_LOGIC;
    signal mro3_s_M_elems_V_0_read : STD_LOGIC;
    signal mro3_s_M_elems_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro3_s_M_elems_V_1_empty_n : STD_LOGIC;
    signal mro3_s_M_elems_V_1_read : STD_LOGIC;
    signal mro3_s_M_elems_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro3_s_M_elems_V_2_empty_n : STD_LOGIC;
    signal mro3_s_M_elems_V_2_read : STD_LOGIC;
    signal mro3_s_M_elems_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro3_s_M_elems_V_3_empty_n : STD_LOGIC;
    signal mro3_s_M_elems_V_3_read : STD_LOGIC;
    signal mro3_s_M_elems_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro3_s_M_elems_V_4_empty_n : STD_LOGIC;
    signal mro3_s_M_elems_V_4_read : STD_LOGIC;
    signal mro3_s_M_elems_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro3_s_M_elems_V_5_empty_n : STD_LOGIC;
    signal mro3_s_M_elems_V_5_read : STD_LOGIC;
    signal mro3_s_M_elems_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro3_s_M_elems_V_6_empty_n : STD_LOGIC;
    signal mro3_s_M_elems_V_6_read : STD_LOGIC;
    signal mro3_s_M_elems_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mro3_s_M_elems_V_7_empty_n : STD_LOGIC;
    signal mro3_s_M_elems_V_7_read : STD_LOGIC;
    signal pout_local3_0_copy_fu_726 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local3_1_copy_fu_722 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local3_2_copy_fu_718 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local3_3_copy_fu_714 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local3_4_copy_fu_710 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local3_5_copy_fu_706 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local3_6_copy_fu_702 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pout_local3_7_copy_fu_698 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal mrow_fu_438 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln324_fu_1848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal qscale0_4_promoted_fu_442 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale0_5_promoted_fu_446 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale0_2_promoted_fu_450 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale0_3_promoted_fu_454 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale0_0_promoted_fu_458 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale0_1_promoted_fu_462 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale0_6_promoted_fu_466 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale0_7_promoted_fu_470 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale1_4_promoted_fu_474 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale1_5_promoted_fu_478 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale1_2_promoted_fu_482 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale1_3_promoted_fu_486 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale1_0_promoted_fu_490 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale1_1_promoted_fu_494 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale1_6_promoted_fu_498 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale1_7_promoted_fu_502 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale2_4_promoted_fu_506 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale2_5_promoted_fu_510 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale2_2_promoted_fu_514 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale2_3_promoted_fu_518 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale2_0_promoted_fu_522 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale2_1_promoted_fu_526 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale2_6_promoted_fu_530 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale2_7_promoted_fu_534 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale3_4_promoted_fu_538 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale3_5_promoted_fu_542 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale3_2_promoted_fu_546 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale3_3_promoted_fu_550 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale3_0_promoted_fu_554 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale3_1_promoted_fu_558 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale3_6_promoted_fu_562 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal qscale3_7_promoted_fu_566 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_block_state13_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Macro_MAC_Acc4_top_read_xi_to_stream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xi0_s_M_elems_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi0_s_M_elems_V_0_full_n : IN STD_LOGIC;
        xi0_s_M_elems_V_0_write : OUT STD_LOGIC;
        xi0_s_M_elems_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi0_s_M_elems_V_4_full_n : IN STD_LOGIC;
        xi0_s_M_elems_V_4_write : OUT STD_LOGIC;
        xi1_s_M_elems_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi1_s_M_elems_V_0_full_n : IN STD_LOGIC;
        xi1_s_M_elems_V_0_write : OUT STD_LOGIC;
        xi1_s_M_elems_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi1_s_M_elems_V_4_full_n : IN STD_LOGIC;
        xi1_s_M_elems_V_4_write : OUT STD_LOGIC;
        xi2_s_M_elems_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi2_s_M_elems_V_0_full_n : IN STD_LOGIC;
        xi2_s_M_elems_V_0_write : OUT STD_LOGIC;
        xi2_s_M_elems_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi2_s_M_elems_V_4_full_n : IN STD_LOGIC;
        xi2_s_M_elems_V_4_write : OUT STD_LOGIC;
        xi3_s_M_elems_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi3_s_M_elems_V_0_full_n : IN STD_LOGIC;
        xi3_s_M_elems_V_0_write : OUT STD_LOGIC;
        xi3_s_M_elems_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi3_s_M_elems_V_4_full_n : IN STD_LOGIC;
        xi3_s_M_elems_V_4_write : OUT STD_LOGIC;
        xi0_s_M_elems_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi0_s_M_elems_V_1_full_n : IN STD_LOGIC;
        xi0_s_M_elems_V_1_write : OUT STD_LOGIC;
        xi0_s_M_elems_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi0_s_M_elems_V_5_full_n : IN STD_LOGIC;
        xi0_s_M_elems_V_5_write : OUT STD_LOGIC;
        xi1_s_M_elems_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi1_s_M_elems_V_1_full_n : IN STD_LOGIC;
        xi1_s_M_elems_V_1_write : OUT STD_LOGIC;
        xi1_s_M_elems_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi1_s_M_elems_V_5_full_n : IN STD_LOGIC;
        xi1_s_M_elems_V_5_write : OUT STD_LOGIC;
        xi2_s_M_elems_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi2_s_M_elems_V_1_full_n : IN STD_LOGIC;
        xi2_s_M_elems_V_1_write : OUT STD_LOGIC;
        xi2_s_M_elems_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi2_s_M_elems_V_5_full_n : IN STD_LOGIC;
        xi2_s_M_elems_V_5_write : OUT STD_LOGIC;
        xi3_s_M_elems_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi3_s_M_elems_V_1_full_n : IN STD_LOGIC;
        xi3_s_M_elems_V_1_write : OUT STD_LOGIC;
        xi3_s_M_elems_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi3_s_M_elems_V_5_full_n : IN STD_LOGIC;
        xi3_s_M_elems_V_5_write : OUT STD_LOGIC;
        xi0_s_M_elems_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi0_s_M_elems_V_2_full_n : IN STD_LOGIC;
        xi0_s_M_elems_V_2_write : OUT STD_LOGIC;
        xi0_s_M_elems_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi0_s_M_elems_V_6_full_n : IN STD_LOGIC;
        xi0_s_M_elems_V_6_write : OUT STD_LOGIC;
        xi1_s_M_elems_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi1_s_M_elems_V_2_full_n : IN STD_LOGIC;
        xi1_s_M_elems_V_2_write : OUT STD_LOGIC;
        xi1_s_M_elems_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi1_s_M_elems_V_6_full_n : IN STD_LOGIC;
        xi1_s_M_elems_V_6_write : OUT STD_LOGIC;
        xi2_s_M_elems_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi2_s_M_elems_V_2_full_n : IN STD_LOGIC;
        xi2_s_M_elems_V_2_write : OUT STD_LOGIC;
        xi2_s_M_elems_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi2_s_M_elems_V_6_full_n : IN STD_LOGIC;
        xi2_s_M_elems_V_6_write : OUT STD_LOGIC;
        xi3_s_M_elems_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi3_s_M_elems_V_2_full_n : IN STD_LOGIC;
        xi3_s_M_elems_V_2_write : OUT STD_LOGIC;
        xi3_s_M_elems_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi3_s_M_elems_V_6_full_n : IN STD_LOGIC;
        xi3_s_M_elems_V_6_write : OUT STD_LOGIC;
        xi0_s_M_elems_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi0_s_M_elems_V_7_full_n : IN STD_LOGIC;
        xi0_s_M_elems_V_7_write : OUT STD_LOGIC;
        xi1_s_M_elems_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi1_s_M_elems_V_7_full_n : IN STD_LOGIC;
        xi1_s_M_elems_V_7_write : OUT STD_LOGIC;
        xi2_s_M_elems_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi2_s_M_elems_V_7_full_n : IN STD_LOGIC;
        xi2_s_M_elems_V_7_write : OUT STD_LOGIC;
        xi3_s_M_elems_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi3_s_M_elems_V_7_full_n : IN STD_LOGIC;
        xi3_s_M_elems_V_7_write : OUT STD_LOGIC;
        xi0_s_M_elems_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi0_s_M_elems_V_3_full_n : IN STD_LOGIC;
        xi0_s_M_elems_V_3_write : OUT STD_LOGIC;
        xi1_s_M_elems_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi1_s_M_elems_V_3_full_n : IN STD_LOGIC;
        xi1_s_M_elems_V_3_write : OUT STD_LOGIC;
        xi2_s_M_elems_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi2_s_M_elems_V_3_full_n : IN STD_LOGIC;
        xi2_s_M_elems_V_3_write : OUT STD_LOGIC;
        xi3_s_M_elems_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xi3_s_M_elems_V_3_full_n : IN STD_LOGIC;
        xi3_s_M_elems_V_3_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        qscale0_7_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale0_6_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale0_1_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale0_0_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale0_3_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale0_2_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale0_5_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale0_4_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC );
    end component;


    component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        qscale1_7_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale1_6_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale1_1_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale1_0_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale1_3_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale1_2_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale1_5_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale1_4_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC );
    end component;


    component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        qscale2_7_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale2_6_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale2_1_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale2_0_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale2_3_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale2_2_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale2_5_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale2_4_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC );
    end component;


    component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        qscale3_7_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale3_6_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale3_1_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale3_0_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale3_3_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale3_2_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale3_5_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale3_4_promoted : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC );
    end component;


    component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mro0_s_M_elems_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro0_s_M_elems_V_0_full_n : IN STD_LOGIC;
        mro0_s_M_elems_V_0_write : OUT STD_LOGIC;
        mro0_s_M_elems_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro0_s_M_elems_V_4_full_n : IN STD_LOGIC;
        mro0_s_M_elems_V_4_write : OUT STD_LOGIC;
        mro0_s_M_elems_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro0_s_M_elems_V_1_full_n : IN STD_LOGIC;
        mro0_s_M_elems_V_1_write : OUT STD_LOGIC;
        mro0_s_M_elems_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro0_s_M_elems_V_5_full_n : IN STD_LOGIC;
        mro0_s_M_elems_V_5_write : OUT STD_LOGIC;
        mro0_s_M_elems_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro0_s_M_elems_V_2_full_n : IN STD_LOGIC;
        mro0_s_M_elems_V_2_write : OUT STD_LOGIC;
        mro0_s_M_elems_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro0_s_M_elems_V_6_full_n : IN STD_LOGIC;
        mro0_s_M_elems_V_6_write : OUT STD_LOGIC;
        mro0_s_M_elems_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro0_s_M_elems_V_7_full_n : IN STD_LOGIC;
        mro0_s_M_elems_V_7_write : OUT STD_LOGIC;
        mro0_s_M_elems_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro0_s_M_elems_V_3_full_n : IN STD_LOGIC;
        mro0_s_M_elems_V_3_write : OUT STD_LOGIC;
        p_0_0_3742_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_2741_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_1740_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mro1_s_M_elems_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro1_s_M_elems_V_0_full_n : IN STD_LOGIC;
        mro1_s_M_elems_V_0_write : OUT STD_LOGIC;
        mro1_s_M_elems_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro1_s_M_elems_V_4_full_n : IN STD_LOGIC;
        mro1_s_M_elems_V_4_write : OUT STD_LOGIC;
        mro1_s_M_elems_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro1_s_M_elems_V_1_full_n : IN STD_LOGIC;
        mro1_s_M_elems_V_1_write : OUT STD_LOGIC;
        mro1_s_M_elems_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro1_s_M_elems_V_5_full_n : IN STD_LOGIC;
        mro1_s_M_elems_V_5_write : OUT STD_LOGIC;
        mro1_s_M_elems_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro1_s_M_elems_V_2_full_n : IN STD_LOGIC;
        mro1_s_M_elems_V_2_write : OUT STD_LOGIC;
        mro1_s_M_elems_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro1_s_M_elems_V_6_full_n : IN STD_LOGIC;
        mro1_s_M_elems_V_6_write : OUT STD_LOGIC;
        mro1_s_M_elems_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro1_s_M_elems_V_7_full_n : IN STD_LOGIC;
        mro1_s_M_elems_V_7_write : OUT STD_LOGIC;
        mro1_s_M_elems_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro1_s_M_elems_V_3_full_n : IN STD_LOGIC;
        mro1_s_M_elems_V_3_write : OUT STD_LOGIC;
        p_0_0_3721_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_2720_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_1719_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mro2_s_M_elems_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro2_s_M_elems_V_0_full_n : IN STD_LOGIC;
        mro2_s_M_elems_V_0_write : OUT STD_LOGIC;
        mro2_s_M_elems_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro2_s_M_elems_V_4_full_n : IN STD_LOGIC;
        mro2_s_M_elems_V_4_write : OUT STD_LOGIC;
        mro2_s_M_elems_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro2_s_M_elems_V_1_full_n : IN STD_LOGIC;
        mro2_s_M_elems_V_1_write : OUT STD_LOGIC;
        mro2_s_M_elems_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro2_s_M_elems_V_5_full_n : IN STD_LOGIC;
        mro2_s_M_elems_V_5_write : OUT STD_LOGIC;
        mro2_s_M_elems_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro2_s_M_elems_V_2_full_n : IN STD_LOGIC;
        mro2_s_M_elems_V_2_write : OUT STD_LOGIC;
        mro2_s_M_elems_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro2_s_M_elems_V_6_full_n : IN STD_LOGIC;
        mro2_s_M_elems_V_6_write : OUT STD_LOGIC;
        mro2_s_M_elems_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro2_s_M_elems_V_7_full_n : IN STD_LOGIC;
        mro2_s_M_elems_V_7_write : OUT STD_LOGIC;
        mro2_s_M_elems_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro2_s_M_elems_V_3_full_n : IN STD_LOGIC;
        mro2_s_M_elems_V_3_write : OUT STD_LOGIC;
        p_0_0_3700_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_2699_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_1698_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mro3_s_M_elems_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro3_s_M_elems_V_0_full_n : IN STD_LOGIC;
        mro3_s_M_elems_V_0_write : OUT STD_LOGIC;
        mro3_s_M_elems_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro3_s_M_elems_V_4_full_n : IN STD_LOGIC;
        mro3_s_M_elems_V_4_write : OUT STD_LOGIC;
        mro3_s_M_elems_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro3_s_M_elems_V_1_full_n : IN STD_LOGIC;
        mro3_s_M_elems_V_1_write : OUT STD_LOGIC;
        mro3_s_M_elems_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro3_s_M_elems_V_5_full_n : IN STD_LOGIC;
        mro3_s_M_elems_V_5_write : OUT STD_LOGIC;
        mro3_s_M_elems_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro3_s_M_elems_V_2_full_n : IN STD_LOGIC;
        mro3_s_M_elems_V_2_write : OUT STD_LOGIC;
        mro3_s_M_elems_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro3_s_M_elems_V_6_full_n : IN STD_LOGIC;
        mro3_s_M_elems_V_6_write : OUT STD_LOGIC;
        mro3_s_M_elems_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro3_s_M_elems_V_7_full_n : IN STD_LOGIC;
        mro3_s_M_elems_V_7_write : OUT STD_LOGIC;
        mro3_s_M_elems_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mro3_s_M_elems_V_3_full_n : IN STD_LOGIC;
        mro3_s_M_elems_V_3_write : OUT STD_LOGIC;
        p_0_0_3679_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_2678_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        p_0_0_1677_partselect : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Macro_MAC_Acc4_top_compute_mac IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xi_s_0_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xi_s_0_0_empty_n : IN STD_LOGIC;
        xi_s_0_0_read : OUT STD_LOGIC;
        xi_s_0_01_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xi_s_0_01_empty_n : IN STD_LOGIC;
        xi_s_0_01_read : OUT STD_LOGIC;
        xi_s_0_02_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xi_s_0_02_empty_n : IN STD_LOGIC;
        xi_s_0_02_read : OUT STD_LOGIC;
        xi_s_0_03_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xi_s_0_03_empty_n : IN STD_LOGIC;
        xi_s_0_03_read : OUT STD_LOGIC;
        xi_s_0_04_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xi_s_0_04_empty_n : IN STD_LOGIC;
        xi_s_0_04_read : OUT STD_LOGIC;
        xi_s_0_05_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xi_s_0_05_empty_n : IN STD_LOGIC;
        xi_s_0_05_read : OUT STD_LOGIC;
        xi_s_0_06_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xi_s_0_06_empty_n : IN STD_LOGIC;
        xi_s_0_06_read : OUT STD_LOGIC;
        xi_s_0_07_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xi_s_0_07_empty_n : IN STD_LOGIC;
        xi_s_0_07_read : OUT STD_LOGIC;
        mro_s_0_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mro_s_0_0_empty_n : IN STD_LOGIC;
        mro_s_0_0_read : OUT STD_LOGIC;
        mro_s_0_08_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mro_s_0_08_empty_n : IN STD_LOGIC;
        mro_s_0_08_read : OUT STD_LOGIC;
        mro_s_0_09_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mro_s_0_09_empty_n : IN STD_LOGIC;
        mro_s_0_09_read : OUT STD_LOGIC;
        mro_s_0_010_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mro_s_0_010_empty_n : IN STD_LOGIC;
        mro_s_0_010_read : OUT STD_LOGIC;
        mro_s_0_011_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mro_s_0_011_empty_n : IN STD_LOGIC;
        mro_s_0_011_read : OUT STD_LOGIC;
        mro_s_0_012_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mro_s_0_012_empty_n : IN STD_LOGIC;
        mro_s_0_012_read : OUT STD_LOGIC;
        mro_s_0_013_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mro_s_0_013_empty_n : IN STD_LOGIC;
        mro_s_0_013_read : OUT STD_LOGIC;
        mro_s_0_014_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mro_s_0_014_empty_n : IN STD_LOGIC;
        mro_s_0_014_read : OUT STD_LOGIC;
        qzeros_0_val8 : IN STD_LOGIC_VECTOR (3 downto 0);
        qzeros_1_val16 : IN STD_LOGIC_VECTOR (3 downto 0);
        qzeros_2_val24 : IN STD_LOGIC_VECTOR (3 downto 0);
        qzeros_3_val32 : IN STD_LOGIC_VECTOR (3 downto 0);
        qzeros_4_val40 : IN STD_LOGIC_VECTOR (3 downto 0);
        qzeros_5_val48 : IN STD_LOGIC_VECTOR (3 downto 0);
        qzeros_6_val56 : IN STD_LOGIC_VECTOR (3 downto 0);
        qzeros_7_val64 : IN STD_LOGIC_VECTOR (3 downto 0);
        qscale_0_val72 : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale_1_val81 : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale_2_val89 : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale_3_val98 : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale_4_val106 : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale_5_val115 : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale_6_val123 : IN STD_LOGIC_VECTOR (31 downto 0);
        qscale_7_val132 : IN STD_LOGIC_VECTOR (31 downto 0);
        pout_local_0_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pout_local_0_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pout_local_0_o_ap_vld : OUT STD_LOGIC;
        pout_local_1_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pout_local_1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pout_local_1_o_ap_vld : OUT STD_LOGIC;
        pout_local_2_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pout_local_2_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pout_local_2_o_ap_vld : OUT STD_LOGIC;
        pout_local_3_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pout_local_3_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pout_local_3_o_ap_vld : OUT STD_LOGIC;
        pout_local_4_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pout_local_4_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pout_local_4_o_ap_vld : OUT STD_LOGIC;
        pout_local_5_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pout_local_5_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pout_local_5_o_ap_vld : OUT STD_LOGIC;
        pout_local_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pout_local_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pout_local_6_o_ap_vld : OUT STD_LOGIC;
        pout_local_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
        pout_local_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        pout_local_7_o_ap_vld : OUT STD_LOGIC );
    end component;


    component Macro_MAC_Acc4_top_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_read_xi_to_stream_fu_1054 : component Macro_MAC_Acc4_top_read_xi_to_stream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_xi_to_stream_fu_1054_ap_start,
        ap_done => grp_read_xi_to_stream_fu_1054_ap_done,
        ap_idle => grp_read_xi_to_stream_fu_1054_ap_idle,
        ap_ready => grp_read_xi_to_stream_fu_1054_ap_ready,
        xi0_s_M_elems_V_0_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_din,
        xi0_s_M_elems_V_0_full_n => xi0_s_M_elems_V_0_full_n,
        xi0_s_M_elems_V_0_write => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_write,
        xi0_s_M_elems_V_4_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_din,
        xi0_s_M_elems_V_4_full_n => xi0_s_M_elems_V_4_full_n,
        xi0_s_M_elems_V_4_write => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_write,
        xi1_s_M_elems_V_0_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_din,
        xi1_s_M_elems_V_0_full_n => xi1_s_M_elems_V_0_full_n,
        xi1_s_M_elems_V_0_write => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_write,
        xi1_s_M_elems_V_4_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_din,
        xi1_s_M_elems_V_4_full_n => xi1_s_M_elems_V_4_full_n,
        xi1_s_M_elems_V_4_write => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_write,
        xi2_s_M_elems_V_0_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_din,
        xi2_s_M_elems_V_0_full_n => xi2_s_M_elems_V_0_full_n,
        xi2_s_M_elems_V_0_write => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_write,
        xi2_s_M_elems_V_4_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_din,
        xi2_s_M_elems_V_4_full_n => xi2_s_M_elems_V_4_full_n,
        xi2_s_M_elems_V_4_write => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_write,
        xi3_s_M_elems_V_0_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_din,
        xi3_s_M_elems_V_0_full_n => xi3_s_M_elems_V_0_full_n,
        xi3_s_M_elems_V_0_write => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_write,
        xi3_s_M_elems_V_4_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_din,
        xi3_s_M_elems_V_4_full_n => xi3_s_M_elems_V_4_full_n,
        xi3_s_M_elems_V_4_write => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_write,
        xi0_s_M_elems_V_1_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_din,
        xi0_s_M_elems_V_1_full_n => xi0_s_M_elems_V_1_full_n,
        xi0_s_M_elems_V_1_write => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_write,
        xi0_s_M_elems_V_5_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_din,
        xi0_s_M_elems_V_5_full_n => xi0_s_M_elems_V_5_full_n,
        xi0_s_M_elems_V_5_write => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_write,
        xi1_s_M_elems_V_1_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_din,
        xi1_s_M_elems_V_1_full_n => xi1_s_M_elems_V_1_full_n,
        xi1_s_M_elems_V_1_write => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_write,
        xi1_s_M_elems_V_5_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_din,
        xi1_s_M_elems_V_5_full_n => xi1_s_M_elems_V_5_full_n,
        xi1_s_M_elems_V_5_write => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_write,
        xi2_s_M_elems_V_1_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_din,
        xi2_s_M_elems_V_1_full_n => xi2_s_M_elems_V_1_full_n,
        xi2_s_M_elems_V_1_write => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_write,
        xi2_s_M_elems_V_5_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_din,
        xi2_s_M_elems_V_5_full_n => xi2_s_M_elems_V_5_full_n,
        xi2_s_M_elems_V_5_write => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_write,
        xi3_s_M_elems_V_1_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_din,
        xi3_s_M_elems_V_1_full_n => xi3_s_M_elems_V_1_full_n,
        xi3_s_M_elems_V_1_write => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_write,
        xi3_s_M_elems_V_5_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_din,
        xi3_s_M_elems_V_5_full_n => xi3_s_M_elems_V_5_full_n,
        xi3_s_M_elems_V_5_write => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_write,
        xi0_s_M_elems_V_2_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_din,
        xi0_s_M_elems_V_2_full_n => xi0_s_M_elems_V_2_full_n,
        xi0_s_M_elems_V_2_write => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_write,
        xi0_s_M_elems_V_6_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_din,
        xi0_s_M_elems_V_6_full_n => xi0_s_M_elems_V_6_full_n,
        xi0_s_M_elems_V_6_write => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_write,
        xi1_s_M_elems_V_2_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_din,
        xi1_s_M_elems_V_2_full_n => xi1_s_M_elems_V_2_full_n,
        xi1_s_M_elems_V_2_write => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_write,
        xi1_s_M_elems_V_6_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_din,
        xi1_s_M_elems_V_6_full_n => xi1_s_M_elems_V_6_full_n,
        xi1_s_M_elems_V_6_write => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_write,
        xi2_s_M_elems_V_2_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_din,
        xi2_s_M_elems_V_2_full_n => xi2_s_M_elems_V_2_full_n,
        xi2_s_M_elems_V_2_write => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_write,
        xi2_s_M_elems_V_6_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_din,
        xi2_s_M_elems_V_6_full_n => xi2_s_M_elems_V_6_full_n,
        xi2_s_M_elems_V_6_write => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_write,
        xi3_s_M_elems_V_2_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_din,
        xi3_s_M_elems_V_2_full_n => xi3_s_M_elems_V_2_full_n,
        xi3_s_M_elems_V_2_write => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_write,
        xi3_s_M_elems_V_6_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_din,
        xi3_s_M_elems_V_6_full_n => xi3_s_M_elems_V_6_full_n,
        xi3_s_M_elems_V_6_write => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_write,
        xi0_s_M_elems_V_7_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_din,
        xi0_s_M_elems_V_7_full_n => xi0_s_M_elems_V_7_full_n,
        xi0_s_M_elems_V_7_write => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_write,
        xi1_s_M_elems_V_7_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_din,
        xi1_s_M_elems_V_7_full_n => xi1_s_M_elems_V_7_full_n,
        xi1_s_M_elems_V_7_write => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_write,
        xi2_s_M_elems_V_7_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_din,
        xi2_s_M_elems_V_7_full_n => xi2_s_M_elems_V_7_full_n,
        xi2_s_M_elems_V_7_write => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_write,
        xi3_s_M_elems_V_7_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_din,
        xi3_s_M_elems_V_7_full_n => xi3_s_M_elems_V_7_full_n,
        xi3_s_M_elems_V_7_write => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_write,
        xi0_s_M_elems_V_3_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_din,
        xi0_s_M_elems_V_3_full_n => xi0_s_M_elems_V_3_full_n,
        xi0_s_M_elems_V_3_write => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_write,
        xi1_s_M_elems_V_3_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_din,
        xi1_s_M_elems_V_3_full_n => xi1_s_M_elems_V_3_full_n,
        xi1_s_M_elems_V_3_write => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_write,
        xi2_s_M_elems_V_3_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_din,
        xi2_s_M_elems_V_3_full_n => xi2_s_M_elems_V_3_full_n,
        xi2_s_M_elems_V_3_write => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_write,
        xi3_s_M_elems_V_3_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_din,
        xi3_s_M_elems_V_3_full_n => xi3_s_M_elems_V_3_full_n,
        xi3_s_M_elems_V_3_write => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_write,
        p_read => xi_read_reg_5199);

    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123 : component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_ready,
        qscale0_7_promoted => qscale0_7_promoted_fu_470,
        qscale0_6_promoted => qscale0_6_promoted_fu_466,
        qscale0_1_promoted => qscale0_1_promoted_fu_462,
        qscale0_0_promoted => qscale0_0_promoted_fu_458,
        qscale0_3_promoted => qscale0_3_promoted_fu_454,
        qscale0_2_promoted => qscale0_2_promoted_fu_450,
        qscale0_5_promoted => qscale0_5_promoted_fu_446,
        qscale0_4_promoted => qscale0_4_promoted_fu_442,
        p_out => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out,
        p_out_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out_ap_vld,
        p_out1 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1,
        p_out1_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1_ap_vld,
        p_out2 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2,
        p_out2_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2_ap_vld,
        p_out3 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3,
        p_out3_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3_ap_vld,
        p_out4 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4,
        p_out4_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4_ap_vld,
        p_out5 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5,
        p_out5_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5_ap_vld,
        p_out6 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6,
        p_out6_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6_ap_vld,
        p_out7 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7,
        p_out7_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7_ap_vld);

    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143 : component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_ready,
        qscale1_7_promoted => qscale1_7_promoted_fu_502,
        qscale1_6_promoted => qscale1_6_promoted_fu_498,
        qscale1_1_promoted => qscale1_1_promoted_fu_494,
        qscale1_0_promoted => qscale1_0_promoted_fu_490,
        qscale1_3_promoted => qscale1_3_promoted_fu_486,
        qscale1_2_promoted => qscale1_2_promoted_fu_482,
        qscale1_5_promoted => qscale1_5_promoted_fu_478,
        qscale1_4_promoted => qscale1_4_promoted_fu_474,
        p_out => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out,
        p_out_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out_ap_vld,
        p_out1 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1,
        p_out1_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1_ap_vld,
        p_out2 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2,
        p_out2_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2_ap_vld,
        p_out3 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3,
        p_out3_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3_ap_vld,
        p_out4 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4,
        p_out4_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4_ap_vld,
        p_out5 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5,
        p_out5_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5_ap_vld,
        p_out6 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6,
        p_out6_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6_ap_vld,
        p_out7 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7,
        p_out7_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7_ap_vld);

    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163 : component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_ready,
        qscale2_7_promoted => qscale2_7_promoted_fu_534,
        qscale2_6_promoted => qscale2_6_promoted_fu_530,
        qscale2_1_promoted => qscale2_1_promoted_fu_526,
        qscale2_0_promoted => qscale2_0_promoted_fu_522,
        qscale2_3_promoted => qscale2_3_promoted_fu_518,
        qscale2_2_promoted => qscale2_2_promoted_fu_514,
        qscale2_5_promoted => qscale2_5_promoted_fu_510,
        qscale2_4_promoted => qscale2_4_promoted_fu_506,
        p_out => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out,
        p_out_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out_ap_vld,
        p_out1 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1,
        p_out1_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1_ap_vld,
        p_out2 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2,
        p_out2_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2_ap_vld,
        p_out3 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3,
        p_out3_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3_ap_vld,
        p_out4 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4,
        p_out4_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4_ap_vld,
        p_out5 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5,
        p_out5_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5_ap_vld,
        p_out6 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6,
        p_out6_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6_ap_vld,
        p_out7 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7,
        p_out7_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7_ap_vld);

    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183 : component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_ready,
        qscale3_7_promoted => qscale3_7_promoted_fu_566,
        qscale3_6_promoted => qscale3_6_promoted_fu_562,
        qscale3_1_promoted => qscale3_1_promoted_fu_558,
        qscale3_0_promoted => qscale3_0_promoted_fu_554,
        qscale3_3_promoted => qscale3_3_promoted_fu_550,
        qscale3_2_promoted => qscale3_2_promoted_fu_546,
        qscale3_5_promoted => qscale3_5_promoted_fu_542,
        qscale3_4_promoted => qscale3_4_promoted_fu_538,
        p_out => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out,
        p_out_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out_ap_vld,
        p_out1 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1,
        p_out1_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1_ap_vld,
        p_out2 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2,
        p_out2_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2_ap_vld,
        p_out3 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3,
        p_out3_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3_ap_vld,
        p_out4 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4,
        p_out4_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4_ap_vld,
        p_out5 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5,
        p_out5_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5_ap_vld,
        p_out6 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6,
        p_out6_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6_ap_vld,
        p_out7 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7,
        p_out7_ap_vld => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7_ap_vld);

    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203 : component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_ready,
        mro0_s_M_elems_V_0_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_din,
        mro0_s_M_elems_V_0_full_n => mro0_s_M_elems_V_0_full_n,
        mro0_s_M_elems_V_0_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_write,
        mro0_s_M_elems_V_4_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_din,
        mro0_s_M_elems_V_4_full_n => mro0_s_M_elems_V_4_full_n,
        mro0_s_M_elems_V_4_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_write,
        mro0_s_M_elems_V_1_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_din,
        mro0_s_M_elems_V_1_full_n => mro0_s_M_elems_V_1_full_n,
        mro0_s_M_elems_V_1_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_write,
        mro0_s_M_elems_V_5_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_din,
        mro0_s_M_elems_V_5_full_n => mro0_s_M_elems_V_5_full_n,
        mro0_s_M_elems_V_5_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_write,
        mro0_s_M_elems_V_2_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_din,
        mro0_s_M_elems_V_2_full_n => mro0_s_M_elems_V_2_full_n,
        mro0_s_M_elems_V_2_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_write,
        mro0_s_M_elems_V_6_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_din,
        mro0_s_M_elems_V_6_full_n => mro0_s_M_elems_V_6_full_n,
        mro0_s_M_elems_V_6_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_write,
        mro0_s_M_elems_V_7_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_din,
        mro0_s_M_elems_V_7_full_n => mro0_s_M_elems_V_7_full_n,
        mro0_s_M_elems_V_7_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_write,
        mro0_s_M_elems_V_3_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_din,
        mro0_s_M_elems_V_3_full_n => mro0_s_M_elems_V_3_full_n,
        mro0_s_M_elems_V_3_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_write,
        p_0_0_3742_partselect => p_0_0_3742_partselect_reg_5443,
        p_0_0_2741_partselect => p_0_0_2741_partselect_reg_5438,
        p_0_0_1740_partselect => p_0_0_1740_partselect_reg_5433,
        empty => pzero_val_reg_5428);

    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227 : component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_ready,
        mro1_s_M_elems_V_0_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_din,
        mro1_s_M_elems_V_0_full_n => mro1_s_M_elems_V_0_full_n,
        mro1_s_M_elems_V_0_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_write,
        mro1_s_M_elems_V_4_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_din,
        mro1_s_M_elems_V_4_full_n => mro1_s_M_elems_V_4_full_n,
        mro1_s_M_elems_V_4_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_write,
        mro1_s_M_elems_V_1_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_din,
        mro1_s_M_elems_V_1_full_n => mro1_s_M_elems_V_1_full_n,
        mro1_s_M_elems_V_1_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_write,
        mro1_s_M_elems_V_5_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_din,
        mro1_s_M_elems_V_5_full_n => mro1_s_M_elems_V_5_full_n,
        mro1_s_M_elems_V_5_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_write,
        mro1_s_M_elems_V_2_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_din,
        mro1_s_M_elems_V_2_full_n => mro1_s_M_elems_V_2_full_n,
        mro1_s_M_elems_V_2_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_write,
        mro1_s_M_elems_V_6_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_din,
        mro1_s_M_elems_V_6_full_n => mro1_s_M_elems_V_6_full_n,
        mro1_s_M_elems_V_6_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_write,
        mro1_s_M_elems_V_7_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_din,
        mro1_s_M_elems_V_7_full_n => mro1_s_M_elems_V_7_full_n,
        mro1_s_M_elems_V_7_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_write,
        mro1_s_M_elems_V_3_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_din,
        mro1_s_M_elems_V_3_full_n => mro1_s_M_elems_V_3_full_n,
        mro1_s_M_elems_V_3_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_write,
        p_0_0_3721_partselect => p_0_0_3721_partselect_reg_5463,
        p_0_0_2720_partselect => p_0_0_2720_partselect_reg_5458,
        p_0_0_1719_partselect => p_0_0_1719_partselect_reg_5453,
        empty => pzero_val_1_reg_5448);

    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251 : component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_ready,
        mro2_s_M_elems_V_0_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_din,
        mro2_s_M_elems_V_0_full_n => mro2_s_M_elems_V_0_full_n,
        mro2_s_M_elems_V_0_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_write,
        mro2_s_M_elems_V_4_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_din,
        mro2_s_M_elems_V_4_full_n => mro2_s_M_elems_V_4_full_n,
        mro2_s_M_elems_V_4_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_write,
        mro2_s_M_elems_V_1_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_din,
        mro2_s_M_elems_V_1_full_n => mro2_s_M_elems_V_1_full_n,
        mro2_s_M_elems_V_1_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_write,
        mro2_s_M_elems_V_5_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_din,
        mro2_s_M_elems_V_5_full_n => mro2_s_M_elems_V_5_full_n,
        mro2_s_M_elems_V_5_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_write,
        mro2_s_M_elems_V_2_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_din,
        mro2_s_M_elems_V_2_full_n => mro2_s_M_elems_V_2_full_n,
        mro2_s_M_elems_V_2_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_write,
        mro2_s_M_elems_V_6_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_din,
        mro2_s_M_elems_V_6_full_n => mro2_s_M_elems_V_6_full_n,
        mro2_s_M_elems_V_6_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_write,
        mro2_s_M_elems_V_7_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_din,
        mro2_s_M_elems_V_7_full_n => mro2_s_M_elems_V_7_full_n,
        mro2_s_M_elems_V_7_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_write,
        mro2_s_M_elems_V_3_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_din,
        mro2_s_M_elems_V_3_full_n => mro2_s_M_elems_V_3_full_n,
        mro2_s_M_elems_V_3_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_write,
        p_0_0_3700_partselect => p_0_0_3700_partselect_reg_5483,
        p_0_0_2699_partselect => p_0_0_2699_partselect_reg_5478,
        p_0_0_1698_partselect => p_0_0_1698_partselect_reg_5473,
        empty => pzero_val_2_reg_5468);

    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275 : component Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_ready,
        mro3_s_M_elems_V_0_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_din,
        mro3_s_M_elems_V_0_full_n => mro3_s_M_elems_V_0_full_n,
        mro3_s_M_elems_V_0_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_write,
        mro3_s_M_elems_V_4_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_din,
        mro3_s_M_elems_V_4_full_n => mro3_s_M_elems_V_4_full_n,
        mro3_s_M_elems_V_4_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_write,
        mro3_s_M_elems_V_1_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_din,
        mro3_s_M_elems_V_1_full_n => mro3_s_M_elems_V_1_full_n,
        mro3_s_M_elems_V_1_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_write,
        mro3_s_M_elems_V_5_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_din,
        mro3_s_M_elems_V_5_full_n => mro3_s_M_elems_V_5_full_n,
        mro3_s_M_elems_V_5_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_write,
        mro3_s_M_elems_V_2_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_din,
        mro3_s_M_elems_V_2_full_n => mro3_s_M_elems_V_2_full_n,
        mro3_s_M_elems_V_2_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_write,
        mro3_s_M_elems_V_6_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_din,
        mro3_s_M_elems_V_6_full_n => mro3_s_M_elems_V_6_full_n,
        mro3_s_M_elems_V_6_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_write,
        mro3_s_M_elems_V_7_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_din,
        mro3_s_M_elems_V_7_full_n => mro3_s_M_elems_V_7_full_n,
        mro3_s_M_elems_V_7_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_write,
        mro3_s_M_elems_V_3_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_din,
        mro3_s_M_elems_V_3_full_n => mro3_s_M_elems_V_3_full_n,
        mro3_s_M_elems_V_3_write => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_write,
        p_0_0_3679_partselect => p_0_0_3679_partselect_reg_5503,
        p_0_0_2678_partselect => p_0_0_2678_partselect_reg_5498,
        p_0_0_1677_partselect => p_0_0_1677_partselect_reg_5493,
        empty => pzero_val_3_reg_5488);

    grp_compute_mac_fu_1299 : component Macro_MAC_Acc4_top_compute_mac
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_mac_fu_1299_ap_start,
        ap_done => grp_compute_mac_fu_1299_ap_done,
        ap_idle => grp_compute_mac_fu_1299_ap_idle,
        ap_ready => grp_compute_mac_fu_1299_ap_ready,
        xi_s_0_0_dout => xi0_s_M_elems_V_0_dout,
        xi_s_0_0_empty_n => xi0_s_M_elems_V_0_empty_n,
        xi_s_0_0_read => grp_compute_mac_fu_1299_xi_s_0_0_read,
        xi_s_0_01_dout => xi0_s_M_elems_V_1_dout,
        xi_s_0_01_empty_n => xi0_s_M_elems_V_1_empty_n,
        xi_s_0_01_read => grp_compute_mac_fu_1299_xi_s_0_01_read,
        xi_s_0_02_dout => xi0_s_M_elems_V_2_dout,
        xi_s_0_02_empty_n => xi0_s_M_elems_V_2_empty_n,
        xi_s_0_02_read => grp_compute_mac_fu_1299_xi_s_0_02_read,
        xi_s_0_03_dout => xi0_s_M_elems_V_3_dout,
        xi_s_0_03_empty_n => xi0_s_M_elems_V_3_empty_n,
        xi_s_0_03_read => grp_compute_mac_fu_1299_xi_s_0_03_read,
        xi_s_0_04_dout => xi0_s_M_elems_V_4_dout,
        xi_s_0_04_empty_n => xi0_s_M_elems_V_4_empty_n,
        xi_s_0_04_read => grp_compute_mac_fu_1299_xi_s_0_04_read,
        xi_s_0_05_dout => xi0_s_M_elems_V_5_dout,
        xi_s_0_05_empty_n => xi0_s_M_elems_V_5_empty_n,
        xi_s_0_05_read => grp_compute_mac_fu_1299_xi_s_0_05_read,
        xi_s_0_06_dout => xi0_s_M_elems_V_6_dout,
        xi_s_0_06_empty_n => xi0_s_M_elems_V_6_empty_n,
        xi_s_0_06_read => grp_compute_mac_fu_1299_xi_s_0_06_read,
        xi_s_0_07_dout => xi0_s_M_elems_V_7_dout,
        xi_s_0_07_empty_n => xi0_s_M_elems_V_7_empty_n,
        xi_s_0_07_read => grp_compute_mac_fu_1299_xi_s_0_07_read,
        mro_s_0_0_dout => mro0_s_M_elems_V_0_dout,
        mro_s_0_0_empty_n => mro0_s_M_elems_V_0_empty_n,
        mro_s_0_0_read => grp_compute_mac_fu_1299_mro_s_0_0_read,
        mro_s_0_08_dout => mro0_s_M_elems_V_1_dout,
        mro_s_0_08_empty_n => mro0_s_M_elems_V_1_empty_n,
        mro_s_0_08_read => grp_compute_mac_fu_1299_mro_s_0_08_read,
        mro_s_0_09_dout => mro0_s_M_elems_V_2_dout,
        mro_s_0_09_empty_n => mro0_s_M_elems_V_2_empty_n,
        mro_s_0_09_read => grp_compute_mac_fu_1299_mro_s_0_09_read,
        mro_s_0_010_dout => mro0_s_M_elems_V_3_dout,
        mro_s_0_010_empty_n => mro0_s_M_elems_V_3_empty_n,
        mro_s_0_010_read => grp_compute_mac_fu_1299_mro_s_0_010_read,
        mro_s_0_011_dout => mro0_s_M_elems_V_4_dout,
        mro_s_0_011_empty_n => mro0_s_M_elems_V_4_empty_n,
        mro_s_0_011_read => grp_compute_mac_fu_1299_mro_s_0_011_read,
        mro_s_0_012_dout => mro0_s_M_elems_V_5_dout,
        mro_s_0_012_empty_n => mro0_s_M_elems_V_5_empty_n,
        mro_s_0_012_read => grp_compute_mac_fu_1299_mro_s_0_012_read,
        mro_s_0_013_dout => mro0_s_M_elems_V_6_dout,
        mro_s_0_013_empty_n => mro0_s_M_elems_V_6_empty_n,
        mro_s_0_013_read => grp_compute_mac_fu_1299_mro_s_0_013_read,
        mro_s_0_014_dout => mro0_s_M_elems_V_7_dout,
        mro_s_0_014_empty_n => mro0_s_M_elems_V_7_empty_n,
        mro_s_0_014_read => grp_compute_mac_fu_1299_mro_s_0_014_read,
        qzeros_0_val8 => qzeros0_reg_5607,
        qzeros_1_val16 => qzeros0_1_reg_5617,
        qzeros_2_val24 => qzeros0_2_reg_5612,
        qzeros_3_val32 => qzeros0_3_reg_5647,
        qzeros_4_val40 => qzeros0_4_reg_5627,
        qzeros_5_val48 => qzeros0_5_reg_5672,
        qzeros_6_val56 => qzeros0_6_reg_5642,
        qzeros_7_val64 => qzeros0_7_reg_5732,
        qscale_0_val72 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3,
        qscale_1_val81 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2,
        qscale_2_val89 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5,
        qscale_3_val98 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4,
        qscale_4_val106 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7,
        qscale_5_val115 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6,
        qscale_6_val123 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1,
        qscale_7_val132 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out,
        pout_local_0_i => pout_local0_0_copy_fu_822,
        pout_local_0_o => grp_compute_mac_fu_1299_pout_local_0_o,
        pout_local_0_o_ap_vld => grp_compute_mac_fu_1299_pout_local_0_o_ap_vld,
        pout_local_1_i => pout_local0_1_copy_fu_818,
        pout_local_1_o => grp_compute_mac_fu_1299_pout_local_1_o,
        pout_local_1_o_ap_vld => grp_compute_mac_fu_1299_pout_local_1_o_ap_vld,
        pout_local_2_i => pout_local0_2_copy_fu_814,
        pout_local_2_o => grp_compute_mac_fu_1299_pout_local_2_o,
        pout_local_2_o_ap_vld => grp_compute_mac_fu_1299_pout_local_2_o_ap_vld,
        pout_local_3_i => pout_local0_3_copy_fu_810,
        pout_local_3_o => grp_compute_mac_fu_1299_pout_local_3_o,
        pout_local_3_o_ap_vld => grp_compute_mac_fu_1299_pout_local_3_o_ap_vld,
        pout_local_4_i => pout_local0_4_copy_fu_806,
        pout_local_4_o => grp_compute_mac_fu_1299_pout_local_4_o,
        pout_local_4_o_ap_vld => grp_compute_mac_fu_1299_pout_local_4_o_ap_vld,
        pout_local_5_i => pout_local0_5_copy_fu_802,
        pout_local_5_o => grp_compute_mac_fu_1299_pout_local_5_o,
        pout_local_5_o_ap_vld => grp_compute_mac_fu_1299_pout_local_5_o_ap_vld,
        pout_local_6_i => pout_local0_6_copy_fu_798,
        pout_local_6_o => grp_compute_mac_fu_1299_pout_local_6_o,
        pout_local_6_o_ap_vld => grp_compute_mac_fu_1299_pout_local_6_o_ap_vld,
        pout_local_7_i => pout_local0_7_copy_fu_794,
        pout_local_7_o => grp_compute_mac_fu_1299_pout_local_7_o,
        pout_local_7_o_ap_vld => grp_compute_mac_fu_1299_pout_local_7_o_ap_vld);

    grp_compute_mac_fu_1359 : component Macro_MAC_Acc4_top_compute_mac
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_mac_fu_1359_ap_start,
        ap_done => grp_compute_mac_fu_1359_ap_done,
        ap_idle => grp_compute_mac_fu_1359_ap_idle,
        ap_ready => grp_compute_mac_fu_1359_ap_ready,
        xi_s_0_0_dout => xi1_s_M_elems_V_0_dout,
        xi_s_0_0_empty_n => xi1_s_M_elems_V_0_empty_n,
        xi_s_0_0_read => grp_compute_mac_fu_1359_xi_s_0_0_read,
        xi_s_0_01_dout => xi1_s_M_elems_V_1_dout,
        xi_s_0_01_empty_n => xi1_s_M_elems_V_1_empty_n,
        xi_s_0_01_read => grp_compute_mac_fu_1359_xi_s_0_01_read,
        xi_s_0_02_dout => xi1_s_M_elems_V_2_dout,
        xi_s_0_02_empty_n => xi1_s_M_elems_V_2_empty_n,
        xi_s_0_02_read => grp_compute_mac_fu_1359_xi_s_0_02_read,
        xi_s_0_03_dout => xi1_s_M_elems_V_3_dout,
        xi_s_0_03_empty_n => xi1_s_M_elems_V_3_empty_n,
        xi_s_0_03_read => grp_compute_mac_fu_1359_xi_s_0_03_read,
        xi_s_0_04_dout => xi1_s_M_elems_V_4_dout,
        xi_s_0_04_empty_n => xi1_s_M_elems_V_4_empty_n,
        xi_s_0_04_read => grp_compute_mac_fu_1359_xi_s_0_04_read,
        xi_s_0_05_dout => xi1_s_M_elems_V_5_dout,
        xi_s_0_05_empty_n => xi1_s_M_elems_V_5_empty_n,
        xi_s_0_05_read => grp_compute_mac_fu_1359_xi_s_0_05_read,
        xi_s_0_06_dout => xi1_s_M_elems_V_6_dout,
        xi_s_0_06_empty_n => xi1_s_M_elems_V_6_empty_n,
        xi_s_0_06_read => grp_compute_mac_fu_1359_xi_s_0_06_read,
        xi_s_0_07_dout => xi1_s_M_elems_V_7_dout,
        xi_s_0_07_empty_n => xi1_s_M_elems_V_7_empty_n,
        xi_s_0_07_read => grp_compute_mac_fu_1359_xi_s_0_07_read,
        mro_s_0_0_dout => mro1_s_M_elems_V_0_dout,
        mro_s_0_0_empty_n => mro1_s_M_elems_V_0_empty_n,
        mro_s_0_0_read => grp_compute_mac_fu_1359_mro_s_0_0_read,
        mro_s_0_08_dout => mro1_s_M_elems_V_1_dout,
        mro_s_0_08_empty_n => mro1_s_M_elems_V_1_empty_n,
        mro_s_0_08_read => grp_compute_mac_fu_1359_mro_s_0_08_read,
        mro_s_0_09_dout => mro1_s_M_elems_V_2_dout,
        mro_s_0_09_empty_n => mro1_s_M_elems_V_2_empty_n,
        mro_s_0_09_read => grp_compute_mac_fu_1359_mro_s_0_09_read,
        mro_s_0_010_dout => mro1_s_M_elems_V_3_dout,
        mro_s_0_010_empty_n => mro1_s_M_elems_V_3_empty_n,
        mro_s_0_010_read => grp_compute_mac_fu_1359_mro_s_0_010_read,
        mro_s_0_011_dout => mro1_s_M_elems_V_4_dout,
        mro_s_0_011_empty_n => mro1_s_M_elems_V_4_empty_n,
        mro_s_0_011_read => grp_compute_mac_fu_1359_mro_s_0_011_read,
        mro_s_0_012_dout => mro1_s_M_elems_V_5_dout,
        mro_s_0_012_empty_n => mro1_s_M_elems_V_5_empty_n,
        mro_s_0_012_read => grp_compute_mac_fu_1359_mro_s_0_012_read,
        mro_s_0_013_dout => mro1_s_M_elems_V_6_dout,
        mro_s_0_013_empty_n => mro1_s_M_elems_V_6_empty_n,
        mro_s_0_013_read => grp_compute_mac_fu_1359_mro_s_0_013_read,
        mro_s_0_014_dout => mro1_s_M_elems_V_7_dout,
        mro_s_0_014_empty_n => mro1_s_M_elems_V_7_empty_n,
        mro_s_0_014_read => grp_compute_mac_fu_1359_mro_s_0_014_read,
        qzeros_0_val8 => qzeros1_reg_5622,
        qzeros_1_val16 => qzeros1_1_reg_5657,
        qzeros_2_val24 => qzeros1_2_reg_5637,
        qzeros_3_val32 => qzeros1_3_reg_5677,
        qzeros_4_val40 => qzeros1_4_reg_5632,
        qzeros_5_val48 => qzeros1_5_reg_5692,
        qzeros_6_val56 => qzeros1_6_reg_5702,
        qzeros_7_val64 => qzeros1_7_reg_5742,
        qscale_0_val72 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3,
        qscale_1_val81 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2,
        qscale_2_val89 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5,
        qscale_3_val98 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4,
        qscale_4_val106 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7,
        qscale_5_val115 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6,
        qscale_6_val123 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1,
        qscale_7_val132 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out,
        pout_local_0_i => pout_local1_0_copy_fu_790,
        pout_local_0_o => grp_compute_mac_fu_1359_pout_local_0_o,
        pout_local_0_o_ap_vld => grp_compute_mac_fu_1359_pout_local_0_o_ap_vld,
        pout_local_1_i => pout_local1_1_copy_fu_786,
        pout_local_1_o => grp_compute_mac_fu_1359_pout_local_1_o,
        pout_local_1_o_ap_vld => grp_compute_mac_fu_1359_pout_local_1_o_ap_vld,
        pout_local_2_i => pout_local1_2_copy_fu_782,
        pout_local_2_o => grp_compute_mac_fu_1359_pout_local_2_o,
        pout_local_2_o_ap_vld => grp_compute_mac_fu_1359_pout_local_2_o_ap_vld,
        pout_local_3_i => pout_local1_3_copy_fu_778,
        pout_local_3_o => grp_compute_mac_fu_1359_pout_local_3_o,
        pout_local_3_o_ap_vld => grp_compute_mac_fu_1359_pout_local_3_o_ap_vld,
        pout_local_4_i => pout_local1_4_copy_fu_774,
        pout_local_4_o => grp_compute_mac_fu_1359_pout_local_4_o,
        pout_local_4_o_ap_vld => grp_compute_mac_fu_1359_pout_local_4_o_ap_vld,
        pout_local_5_i => pout_local1_5_copy_fu_770,
        pout_local_5_o => grp_compute_mac_fu_1359_pout_local_5_o,
        pout_local_5_o_ap_vld => grp_compute_mac_fu_1359_pout_local_5_o_ap_vld,
        pout_local_6_i => pout_local1_6_copy_fu_766,
        pout_local_6_o => grp_compute_mac_fu_1359_pout_local_6_o,
        pout_local_6_o_ap_vld => grp_compute_mac_fu_1359_pout_local_6_o_ap_vld,
        pout_local_7_i => pout_local1_7_copy_fu_762,
        pout_local_7_o => grp_compute_mac_fu_1359_pout_local_7_o,
        pout_local_7_o_ap_vld => grp_compute_mac_fu_1359_pout_local_7_o_ap_vld);

    grp_compute_mac_fu_1419 : component Macro_MAC_Acc4_top_compute_mac
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_mac_fu_1419_ap_start,
        ap_done => grp_compute_mac_fu_1419_ap_done,
        ap_idle => grp_compute_mac_fu_1419_ap_idle,
        ap_ready => grp_compute_mac_fu_1419_ap_ready,
        xi_s_0_0_dout => xi2_s_M_elems_V_0_dout,
        xi_s_0_0_empty_n => xi2_s_M_elems_V_0_empty_n,
        xi_s_0_0_read => grp_compute_mac_fu_1419_xi_s_0_0_read,
        xi_s_0_01_dout => xi2_s_M_elems_V_1_dout,
        xi_s_0_01_empty_n => xi2_s_M_elems_V_1_empty_n,
        xi_s_0_01_read => grp_compute_mac_fu_1419_xi_s_0_01_read,
        xi_s_0_02_dout => xi2_s_M_elems_V_2_dout,
        xi_s_0_02_empty_n => xi2_s_M_elems_V_2_empty_n,
        xi_s_0_02_read => grp_compute_mac_fu_1419_xi_s_0_02_read,
        xi_s_0_03_dout => xi2_s_M_elems_V_3_dout,
        xi_s_0_03_empty_n => xi2_s_M_elems_V_3_empty_n,
        xi_s_0_03_read => grp_compute_mac_fu_1419_xi_s_0_03_read,
        xi_s_0_04_dout => xi2_s_M_elems_V_4_dout,
        xi_s_0_04_empty_n => xi2_s_M_elems_V_4_empty_n,
        xi_s_0_04_read => grp_compute_mac_fu_1419_xi_s_0_04_read,
        xi_s_0_05_dout => xi2_s_M_elems_V_5_dout,
        xi_s_0_05_empty_n => xi2_s_M_elems_V_5_empty_n,
        xi_s_0_05_read => grp_compute_mac_fu_1419_xi_s_0_05_read,
        xi_s_0_06_dout => xi2_s_M_elems_V_6_dout,
        xi_s_0_06_empty_n => xi2_s_M_elems_V_6_empty_n,
        xi_s_0_06_read => grp_compute_mac_fu_1419_xi_s_0_06_read,
        xi_s_0_07_dout => xi2_s_M_elems_V_7_dout,
        xi_s_0_07_empty_n => xi2_s_M_elems_V_7_empty_n,
        xi_s_0_07_read => grp_compute_mac_fu_1419_xi_s_0_07_read,
        mro_s_0_0_dout => mro2_s_M_elems_V_0_dout,
        mro_s_0_0_empty_n => mro2_s_M_elems_V_0_empty_n,
        mro_s_0_0_read => grp_compute_mac_fu_1419_mro_s_0_0_read,
        mro_s_0_08_dout => mro2_s_M_elems_V_1_dout,
        mro_s_0_08_empty_n => mro2_s_M_elems_V_1_empty_n,
        mro_s_0_08_read => grp_compute_mac_fu_1419_mro_s_0_08_read,
        mro_s_0_09_dout => mro2_s_M_elems_V_2_dout,
        mro_s_0_09_empty_n => mro2_s_M_elems_V_2_empty_n,
        mro_s_0_09_read => grp_compute_mac_fu_1419_mro_s_0_09_read,
        mro_s_0_010_dout => mro2_s_M_elems_V_3_dout,
        mro_s_0_010_empty_n => mro2_s_M_elems_V_3_empty_n,
        mro_s_0_010_read => grp_compute_mac_fu_1419_mro_s_0_010_read,
        mro_s_0_011_dout => mro2_s_M_elems_V_4_dout,
        mro_s_0_011_empty_n => mro2_s_M_elems_V_4_empty_n,
        mro_s_0_011_read => grp_compute_mac_fu_1419_mro_s_0_011_read,
        mro_s_0_012_dout => mro2_s_M_elems_V_5_dout,
        mro_s_0_012_empty_n => mro2_s_M_elems_V_5_empty_n,
        mro_s_0_012_read => grp_compute_mac_fu_1419_mro_s_0_012_read,
        mro_s_0_013_dout => mro2_s_M_elems_V_6_dout,
        mro_s_0_013_empty_n => mro2_s_M_elems_V_6_empty_n,
        mro_s_0_013_read => grp_compute_mac_fu_1419_mro_s_0_013_read,
        mro_s_0_014_dout => mro2_s_M_elems_V_7_dout,
        mro_s_0_014_empty_n => mro2_s_M_elems_V_7_empty_n,
        mro_s_0_014_read => grp_compute_mac_fu_1419_mro_s_0_014_read,
        qzeros_0_val8 => qzeros2_reg_5652,
        qzeros_1_val16 => qzeros2_1_reg_5712,
        qzeros_2_val24 => qzeros2_2_reg_5682,
        qzeros_3_val32 => qzeros2_3_reg_5722,
        qzeros_4_val40 => qzeros2_4_reg_5662,
        qzeros_5_val48 => qzeros2_5_reg_5697,
        qzeros_6_val56 => qzeros2_6_reg_5667,
        qzeros_7_val64 => qzeros2_7_reg_5752,
        qscale_0_val72 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3,
        qscale_1_val81 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2,
        qscale_2_val89 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5,
        qscale_3_val98 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4,
        qscale_4_val106 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7,
        qscale_5_val115 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6,
        qscale_6_val123 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1,
        qscale_7_val132 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out,
        pout_local_0_i => pout_local2_0_copy_fu_758,
        pout_local_0_o => grp_compute_mac_fu_1419_pout_local_0_o,
        pout_local_0_o_ap_vld => grp_compute_mac_fu_1419_pout_local_0_o_ap_vld,
        pout_local_1_i => pout_local2_1_copy_fu_754,
        pout_local_1_o => grp_compute_mac_fu_1419_pout_local_1_o,
        pout_local_1_o_ap_vld => grp_compute_mac_fu_1419_pout_local_1_o_ap_vld,
        pout_local_2_i => pout_local2_2_copy_fu_750,
        pout_local_2_o => grp_compute_mac_fu_1419_pout_local_2_o,
        pout_local_2_o_ap_vld => grp_compute_mac_fu_1419_pout_local_2_o_ap_vld,
        pout_local_3_i => pout_local2_3_copy_fu_746,
        pout_local_3_o => grp_compute_mac_fu_1419_pout_local_3_o,
        pout_local_3_o_ap_vld => grp_compute_mac_fu_1419_pout_local_3_o_ap_vld,
        pout_local_4_i => pout_local2_4_copy_fu_742,
        pout_local_4_o => grp_compute_mac_fu_1419_pout_local_4_o,
        pout_local_4_o_ap_vld => grp_compute_mac_fu_1419_pout_local_4_o_ap_vld,
        pout_local_5_i => pout_local2_5_copy_fu_738,
        pout_local_5_o => grp_compute_mac_fu_1419_pout_local_5_o,
        pout_local_5_o_ap_vld => grp_compute_mac_fu_1419_pout_local_5_o_ap_vld,
        pout_local_6_i => pout_local2_6_copy_fu_734,
        pout_local_6_o => grp_compute_mac_fu_1419_pout_local_6_o,
        pout_local_6_o_ap_vld => grp_compute_mac_fu_1419_pout_local_6_o_ap_vld,
        pout_local_7_i => pout_local2_7_copy_fu_730,
        pout_local_7_o => grp_compute_mac_fu_1419_pout_local_7_o,
        pout_local_7_o_ap_vld => grp_compute_mac_fu_1419_pout_local_7_o_ap_vld);

    grp_compute_mac_fu_1479 : component Macro_MAC_Acc4_top_compute_mac
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_mac_fu_1479_ap_start,
        ap_done => grp_compute_mac_fu_1479_ap_done,
        ap_idle => grp_compute_mac_fu_1479_ap_idle,
        ap_ready => grp_compute_mac_fu_1479_ap_ready,
        xi_s_0_0_dout => xi3_s_M_elems_V_0_dout,
        xi_s_0_0_empty_n => xi3_s_M_elems_V_0_empty_n,
        xi_s_0_0_read => grp_compute_mac_fu_1479_xi_s_0_0_read,
        xi_s_0_01_dout => xi3_s_M_elems_V_1_dout,
        xi_s_0_01_empty_n => xi3_s_M_elems_V_1_empty_n,
        xi_s_0_01_read => grp_compute_mac_fu_1479_xi_s_0_01_read,
        xi_s_0_02_dout => xi3_s_M_elems_V_2_dout,
        xi_s_0_02_empty_n => xi3_s_M_elems_V_2_empty_n,
        xi_s_0_02_read => grp_compute_mac_fu_1479_xi_s_0_02_read,
        xi_s_0_03_dout => xi3_s_M_elems_V_3_dout,
        xi_s_0_03_empty_n => xi3_s_M_elems_V_3_empty_n,
        xi_s_0_03_read => grp_compute_mac_fu_1479_xi_s_0_03_read,
        xi_s_0_04_dout => xi3_s_M_elems_V_4_dout,
        xi_s_0_04_empty_n => xi3_s_M_elems_V_4_empty_n,
        xi_s_0_04_read => grp_compute_mac_fu_1479_xi_s_0_04_read,
        xi_s_0_05_dout => xi3_s_M_elems_V_5_dout,
        xi_s_0_05_empty_n => xi3_s_M_elems_V_5_empty_n,
        xi_s_0_05_read => grp_compute_mac_fu_1479_xi_s_0_05_read,
        xi_s_0_06_dout => xi3_s_M_elems_V_6_dout,
        xi_s_0_06_empty_n => xi3_s_M_elems_V_6_empty_n,
        xi_s_0_06_read => grp_compute_mac_fu_1479_xi_s_0_06_read,
        xi_s_0_07_dout => xi3_s_M_elems_V_7_dout,
        xi_s_0_07_empty_n => xi3_s_M_elems_V_7_empty_n,
        xi_s_0_07_read => grp_compute_mac_fu_1479_xi_s_0_07_read,
        mro_s_0_0_dout => mro3_s_M_elems_V_0_dout,
        mro_s_0_0_empty_n => mro3_s_M_elems_V_0_empty_n,
        mro_s_0_0_read => grp_compute_mac_fu_1479_mro_s_0_0_read,
        mro_s_0_08_dout => mro3_s_M_elems_V_1_dout,
        mro_s_0_08_empty_n => mro3_s_M_elems_V_1_empty_n,
        mro_s_0_08_read => grp_compute_mac_fu_1479_mro_s_0_08_read,
        mro_s_0_09_dout => mro3_s_M_elems_V_2_dout,
        mro_s_0_09_empty_n => mro3_s_M_elems_V_2_empty_n,
        mro_s_0_09_read => grp_compute_mac_fu_1479_mro_s_0_09_read,
        mro_s_0_010_dout => mro3_s_M_elems_V_3_dout,
        mro_s_0_010_empty_n => mro3_s_M_elems_V_3_empty_n,
        mro_s_0_010_read => grp_compute_mac_fu_1479_mro_s_0_010_read,
        mro_s_0_011_dout => mro3_s_M_elems_V_4_dout,
        mro_s_0_011_empty_n => mro3_s_M_elems_V_4_empty_n,
        mro_s_0_011_read => grp_compute_mac_fu_1479_mro_s_0_011_read,
        mro_s_0_012_dout => mro3_s_M_elems_V_5_dout,
        mro_s_0_012_empty_n => mro3_s_M_elems_V_5_empty_n,
        mro_s_0_012_read => grp_compute_mac_fu_1479_mro_s_0_012_read,
        mro_s_0_013_dout => mro3_s_M_elems_V_6_dout,
        mro_s_0_013_empty_n => mro3_s_M_elems_V_6_empty_n,
        mro_s_0_013_read => grp_compute_mac_fu_1479_mro_s_0_013_read,
        mro_s_0_014_dout => mro3_s_M_elems_V_7_dout,
        mro_s_0_014_empty_n => mro3_s_M_elems_V_7_empty_n,
        mro_s_0_014_read => grp_compute_mac_fu_1479_mro_s_0_014_read,
        qzeros_0_val8 => qzeros3_reg_5687,
        qzeros_1_val16 => qzeros3_1_reg_5727,
        qzeros_2_val24 => qzeros3_2_reg_5737,
        qzeros_3_val32 => qzeros3_3_reg_5757,
        qzeros_4_val40 => qzeros3_4_reg_5717,
        qzeros_5_val48 => qzeros3_5_reg_5747,
        qzeros_6_val56 => qzeros3_6_reg_5707,
        qzeros_7_val64 => qzeros3_7_reg_5762,
        qscale_0_val72 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3,
        qscale_1_val81 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2,
        qscale_2_val89 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5,
        qscale_3_val98 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4,
        qscale_4_val106 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7,
        qscale_5_val115 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6,
        qscale_6_val123 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1,
        qscale_7_val132 => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out,
        pout_local_0_i => pout_local3_0_copy_fu_726,
        pout_local_0_o => grp_compute_mac_fu_1479_pout_local_0_o,
        pout_local_0_o_ap_vld => grp_compute_mac_fu_1479_pout_local_0_o_ap_vld,
        pout_local_1_i => pout_local3_1_copy_fu_722,
        pout_local_1_o => grp_compute_mac_fu_1479_pout_local_1_o,
        pout_local_1_o_ap_vld => grp_compute_mac_fu_1479_pout_local_1_o_ap_vld,
        pout_local_2_i => pout_local3_2_copy_fu_718,
        pout_local_2_o => grp_compute_mac_fu_1479_pout_local_2_o,
        pout_local_2_o_ap_vld => grp_compute_mac_fu_1479_pout_local_2_o_ap_vld,
        pout_local_3_i => pout_local3_3_copy_fu_714,
        pout_local_3_o => grp_compute_mac_fu_1479_pout_local_3_o,
        pout_local_3_o_ap_vld => grp_compute_mac_fu_1479_pout_local_3_o_ap_vld,
        pout_local_4_i => pout_local3_4_copy_fu_710,
        pout_local_4_o => grp_compute_mac_fu_1479_pout_local_4_o,
        pout_local_4_o_ap_vld => grp_compute_mac_fu_1479_pout_local_4_o_ap_vld,
        pout_local_5_i => pout_local3_5_copy_fu_706,
        pout_local_5_o => grp_compute_mac_fu_1479_pout_local_5_o,
        pout_local_5_o_ap_vld => grp_compute_mac_fu_1479_pout_local_5_o_ap_vld,
        pout_local_6_i => pout_local3_6_copy_fu_702,
        pout_local_6_o => grp_compute_mac_fu_1479_pout_local_6_o,
        pout_local_6_o_ap_vld => grp_compute_mac_fu_1479_pout_local_6_o_ap_vld,
        pout_local_7_i => pout_local3_7_copy_fu_698,
        pout_local_7_o => grp_compute_mac_fu_1479_pout_local_7_o,
        pout_local_7_o_ap_vld => grp_compute_mac_fu_1479_pout_local_7_o_ap_vld);

    xi0_s_M_elems_V_0_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_din,
        if_full_n => xi0_s_M_elems_V_0_full_n,
        if_write => xi0_s_M_elems_V_0_write,
        if_dout => xi0_s_M_elems_V_0_dout,
        if_empty_n => xi0_s_M_elems_V_0_empty_n,
        if_read => xi0_s_M_elems_V_0_read);

    xi0_s_M_elems_V_1_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_din,
        if_full_n => xi0_s_M_elems_V_1_full_n,
        if_write => xi0_s_M_elems_V_1_write,
        if_dout => xi0_s_M_elems_V_1_dout,
        if_empty_n => xi0_s_M_elems_V_1_empty_n,
        if_read => xi0_s_M_elems_V_1_read);

    xi0_s_M_elems_V_2_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_din,
        if_full_n => xi0_s_M_elems_V_2_full_n,
        if_write => xi0_s_M_elems_V_2_write,
        if_dout => xi0_s_M_elems_V_2_dout,
        if_empty_n => xi0_s_M_elems_V_2_empty_n,
        if_read => xi0_s_M_elems_V_2_read);

    xi0_s_M_elems_V_3_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_din,
        if_full_n => xi0_s_M_elems_V_3_full_n,
        if_write => xi0_s_M_elems_V_3_write,
        if_dout => xi0_s_M_elems_V_3_dout,
        if_empty_n => xi0_s_M_elems_V_3_empty_n,
        if_read => xi0_s_M_elems_V_3_read);

    xi0_s_M_elems_V_4_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_din,
        if_full_n => xi0_s_M_elems_V_4_full_n,
        if_write => xi0_s_M_elems_V_4_write,
        if_dout => xi0_s_M_elems_V_4_dout,
        if_empty_n => xi0_s_M_elems_V_4_empty_n,
        if_read => xi0_s_M_elems_V_4_read);

    xi0_s_M_elems_V_5_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_din,
        if_full_n => xi0_s_M_elems_V_5_full_n,
        if_write => xi0_s_M_elems_V_5_write,
        if_dout => xi0_s_M_elems_V_5_dout,
        if_empty_n => xi0_s_M_elems_V_5_empty_n,
        if_read => xi0_s_M_elems_V_5_read);

    xi0_s_M_elems_V_6_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_din,
        if_full_n => xi0_s_M_elems_V_6_full_n,
        if_write => xi0_s_M_elems_V_6_write,
        if_dout => xi0_s_M_elems_V_6_dout,
        if_empty_n => xi0_s_M_elems_V_6_empty_n,
        if_read => xi0_s_M_elems_V_6_read);

    xi0_s_M_elems_V_7_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_din,
        if_full_n => xi0_s_M_elems_V_7_full_n,
        if_write => xi0_s_M_elems_V_7_write,
        if_dout => xi0_s_M_elems_V_7_dout,
        if_empty_n => xi0_s_M_elems_V_7_empty_n,
        if_read => xi0_s_M_elems_V_7_read);

    xi1_s_M_elems_V_0_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_din,
        if_full_n => xi1_s_M_elems_V_0_full_n,
        if_write => xi1_s_M_elems_V_0_write,
        if_dout => xi1_s_M_elems_V_0_dout,
        if_empty_n => xi1_s_M_elems_V_0_empty_n,
        if_read => xi1_s_M_elems_V_0_read);

    xi1_s_M_elems_V_1_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_din,
        if_full_n => xi1_s_M_elems_V_1_full_n,
        if_write => xi1_s_M_elems_V_1_write,
        if_dout => xi1_s_M_elems_V_1_dout,
        if_empty_n => xi1_s_M_elems_V_1_empty_n,
        if_read => xi1_s_M_elems_V_1_read);

    xi1_s_M_elems_V_2_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_din,
        if_full_n => xi1_s_M_elems_V_2_full_n,
        if_write => xi1_s_M_elems_V_2_write,
        if_dout => xi1_s_M_elems_V_2_dout,
        if_empty_n => xi1_s_M_elems_V_2_empty_n,
        if_read => xi1_s_M_elems_V_2_read);

    xi1_s_M_elems_V_3_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_din,
        if_full_n => xi1_s_M_elems_V_3_full_n,
        if_write => xi1_s_M_elems_V_3_write,
        if_dout => xi1_s_M_elems_V_3_dout,
        if_empty_n => xi1_s_M_elems_V_3_empty_n,
        if_read => xi1_s_M_elems_V_3_read);

    xi1_s_M_elems_V_4_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_din,
        if_full_n => xi1_s_M_elems_V_4_full_n,
        if_write => xi1_s_M_elems_V_4_write,
        if_dout => xi1_s_M_elems_V_4_dout,
        if_empty_n => xi1_s_M_elems_V_4_empty_n,
        if_read => xi1_s_M_elems_V_4_read);

    xi1_s_M_elems_V_5_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_din,
        if_full_n => xi1_s_M_elems_V_5_full_n,
        if_write => xi1_s_M_elems_V_5_write,
        if_dout => xi1_s_M_elems_V_5_dout,
        if_empty_n => xi1_s_M_elems_V_5_empty_n,
        if_read => xi1_s_M_elems_V_5_read);

    xi1_s_M_elems_V_6_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_din,
        if_full_n => xi1_s_M_elems_V_6_full_n,
        if_write => xi1_s_M_elems_V_6_write,
        if_dout => xi1_s_M_elems_V_6_dout,
        if_empty_n => xi1_s_M_elems_V_6_empty_n,
        if_read => xi1_s_M_elems_V_6_read);

    xi1_s_M_elems_V_7_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_din,
        if_full_n => xi1_s_M_elems_V_7_full_n,
        if_write => xi1_s_M_elems_V_7_write,
        if_dout => xi1_s_M_elems_V_7_dout,
        if_empty_n => xi1_s_M_elems_V_7_empty_n,
        if_read => xi1_s_M_elems_V_7_read);

    xi2_s_M_elems_V_0_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_din,
        if_full_n => xi2_s_M_elems_V_0_full_n,
        if_write => xi2_s_M_elems_V_0_write,
        if_dout => xi2_s_M_elems_V_0_dout,
        if_empty_n => xi2_s_M_elems_V_0_empty_n,
        if_read => xi2_s_M_elems_V_0_read);

    xi2_s_M_elems_V_1_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_din,
        if_full_n => xi2_s_M_elems_V_1_full_n,
        if_write => xi2_s_M_elems_V_1_write,
        if_dout => xi2_s_M_elems_V_1_dout,
        if_empty_n => xi2_s_M_elems_V_1_empty_n,
        if_read => xi2_s_M_elems_V_1_read);

    xi2_s_M_elems_V_2_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_din,
        if_full_n => xi2_s_M_elems_V_2_full_n,
        if_write => xi2_s_M_elems_V_2_write,
        if_dout => xi2_s_M_elems_V_2_dout,
        if_empty_n => xi2_s_M_elems_V_2_empty_n,
        if_read => xi2_s_M_elems_V_2_read);

    xi2_s_M_elems_V_3_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_din,
        if_full_n => xi2_s_M_elems_V_3_full_n,
        if_write => xi2_s_M_elems_V_3_write,
        if_dout => xi2_s_M_elems_V_3_dout,
        if_empty_n => xi2_s_M_elems_V_3_empty_n,
        if_read => xi2_s_M_elems_V_3_read);

    xi2_s_M_elems_V_4_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_din,
        if_full_n => xi2_s_M_elems_V_4_full_n,
        if_write => xi2_s_M_elems_V_4_write,
        if_dout => xi2_s_M_elems_V_4_dout,
        if_empty_n => xi2_s_M_elems_V_4_empty_n,
        if_read => xi2_s_M_elems_V_4_read);

    xi2_s_M_elems_V_5_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_din,
        if_full_n => xi2_s_M_elems_V_5_full_n,
        if_write => xi2_s_M_elems_V_5_write,
        if_dout => xi2_s_M_elems_V_5_dout,
        if_empty_n => xi2_s_M_elems_V_5_empty_n,
        if_read => xi2_s_M_elems_V_5_read);

    xi2_s_M_elems_V_6_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_din,
        if_full_n => xi2_s_M_elems_V_6_full_n,
        if_write => xi2_s_M_elems_V_6_write,
        if_dout => xi2_s_M_elems_V_6_dout,
        if_empty_n => xi2_s_M_elems_V_6_empty_n,
        if_read => xi2_s_M_elems_V_6_read);

    xi2_s_M_elems_V_7_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_din,
        if_full_n => xi2_s_M_elems_V_7_full_n,
        if_write => xi2_s_M_elems_V_7_write,
        if_dout => xi2_s_M_elems_V_7_dout,
        if_empty_n => xi2_s_M_elems_V_7_empty_n,
        if_read => xi2_s_M_elems_V_7_read);

    xi3_s_M_elems_V_0_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_din,
        if_full_n => xi3_s_M_elems_V_0_full_n,
        if_write => xi3_s_M_elems_V_0_write,
        if_dout => xi3_s_M_elems_V_0_dout,
        if_empty_n => xi3_s_M_elems_V_0_empty_n,
        if_read => xi3_s_M_elems_V_0_read);

    xi3_s_M_elems_V_1_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_din,
        if_full_n => xi3_s_M_elems_V_1_full_n,
        if_write => xi3_s_M_elems_V_1_write,
        if_dout => xi3_s_M_elems_V_1_dout,
        if_empty_n => xi3_s_M_elems_V_1_empty_n,
        if_read => xi3_s_M_elems_V_1_read);

    xi3_s_M_elems_V_2_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_din,
        if_full_n => xi3_s_M_elems_V_2_full_n,
        if_write => xi3_s_M_elems_V_2_write,
        if_dout => xi3_s_M_elems_V_2_dout,
        if_empty_n => xi3_s_M_elems_V_2_empty_n,
        if_read => xi3_s_M_elems_V_2_read);

    xi3_s_M_elems_V_3_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_din,
        if_full_n => xi3_s_M_elems_V_3_full_n,
        if_write => xi3_s_M_elems_V_3_write,
        if_dout => xi3_s_M_elems_V_3_dout,
        if_empty_n => xi3_s_M_elems_V_3_empty_n,
        if_read => xi3_s_M_elems_V_3_read);

    xi3_s_M_elems_V_4_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_din,
        if_full_n => xi3_s_M_elems_V_4_full_n,
        if_write => xi3_s_M_elems_V_4_write,
        if_dout => xi3_s_M_elems_V_4_dout,
        if_empty_n => xi3_s_M_elems_V_4_empty_n,
        if_read => xi3_s_M_elems_V_4_read);

    xi3_s_M_elems_V_5_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_din,
        if_full_n => xi3_s_M_elems_V_5_full_n,
        if_write => xi3_s_M_elems_V_5_write,
        if_dout => xi3_s_M_elems_V_5_dout,
        if_empty_n => xi3_s_M_elems_V_5_empty_n,
        if_read => xi3_s_M_elems_V_5_read);

    xi3_s_M_elems_V_6_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_din,
        if_full_n => xi3_s_M_elems_V_6_full_n,
        if_write => xi3_s_M_elems_V_6_write,
        if_dout => xi3_s_M_elems_V_6_dout,
        if_empty_n => xi3_s_M_elems_V_6_empty_n,
        if_read => xi3_s_M_elems_V_6_read);

    xi3_s_M_elems_V_7_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_din,
        if_full_n => xi3_s_M_elems_V_7_full_n,
        if_write => xi3_s_M_elems_V_7_write,
        if_dout => xi3_s_M_elems_V_7_dout,
        if_empty_n => xi3_s_M_elems_V_7_empty_n,
        if_read => xi3_s_M_elems_V_7_read);

    mro0_s_M_elems_V_0_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_din,
        if_full_n => mro0_s_M_elems_V_0_full_n,
        if_write => mro0_s_M_elems_V_0_write,
        if_dout => mro0_s_M_elems_V_0_dout,
        if_empty_n => mro0_s_M_elems_V_0_empty_n,
        if_read => mro0_s_M_elems_V_0_read);

    mro0_s_M_elems_V_1_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_din,
        if_full_n => mro0_s_M_elems_V_1_full_n,
        if_write => mro0_s_M_elems_V_1_write,
        if_dout => mro0_s_M_elems_V_1_dout,
        if_empty_n => mro0_s_M_elems_V_1_empty_n,
        if_read => mro0_s_M_elems_V_1_read);

    mro0_s_M_elems_V_2_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_din,
        if_full_n => mro0_s_M_elems_V_2_full_n,
        if_write => mro0_s_M_elems_V_2_write,
        if_dout => mro0_s_M_elems_V_2_dout,
        if_empty_n => mro0_s_M_elems_V_2_empty_n,
        if_read => mro0_s_M_elems_V_2_read);

    mro0_s_M_elems_V_3_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_din,
        if_full_n => mro0_s_M_elems_V_3_full_n,
        if_write => mro0_s_M_elems_V_3_write,
        if_dout => mro0_s_M_elems_V_3_dout,
        if_empty_n => mro0_s_M_elems_V_3_empty_n,
        if_read => mro0_s_M_elems_V_3_read);

    mro0_s_M_elems_V_4_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_din,
        if_full_n => mro0_s_M_elems_V_4_full_n,
        if_write => mro0_s_M_elems_V_4_write,
        if_dout => mro0_s_M_elems_V_4_dout,
        if_empty_n => mro0_s_M_elems_V_4_empty_n,
        if_read => mro0_s_M_elems_V_4_read);

    mro0_s_M_elems_V_5_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_din,
        if_full_n => mro0_s_M_elems_V_5_full_n,
        if_write => mro0_s_M_elems_V_5_write,
        if_dout => mro0_s_M_elems_V_5_dout,
        if_empty_n => mro0_s_M_elems_V_5_empty_n,
        if_read => mro0_s_M_elems_V_5_read);

    mro0_s_M_elems_V_6_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_din,
        if_full_n => mro0_s_M_elems_V_6_full_n,
        if_write => mro0_s_M_elems_V_6_write,
        if_dout => mro0_s_M_elems_V_6_dout,
        if_empty_n => mro0_s_M_elems_V_6_empty_n,
        if_read => mro0_s_M_elems_V_6_read);

    mro0_s_M_elems_V_7_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_din,
        if_full_n => mro0_s_M_elems_V_7_full_n,
        if_write => mro0_s_M_elems_V_7_write,
        if_dout => mro0_s_M_elems_V_7_dout,
        if_empty_n => mro0_s_M_elems_V_7_empty_n,
        if_read => mro0_s_M_elems_V_7_read);

    mro1_s_M_elems_V_0_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_din,
        if_full_n => mro1_s_M_elems_V_0_full_n,
        if_write => mro1_s_M_elems_V_0_write,
        if_dout => mro1_s_M_elems_V_0_dout,
        if_empty_n => mro1_s_M_elems_V_0_empty_n,
        if_read => mro1_s_M_elems_V_0_read);

    mro1_s_M_elems_V_1_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_din,
        if_full_n => mro1_s_M_elems_V_1_full_n,
        if_write => mro1_s_M_elems_V_1_write,
        if_dout => mro1_s_M_elems_V_1_dout,
        if_empty_n => mro1_s_M_elems_V_1_empty_n,
        if_read => mro1_s_M_elems_V_1_read);

    mro1_s_M_elems_V_2_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_din,
        if_full_n => mro1_s_M_elems_V_2_full_n,
        if_write => mro1_s_M_elems_V_2_write,
        if_dout => mro1_s_M_elems_V_2_dout,
        if_empty_n => mro1_s_M_elems_V_2_empty_n,
        if_read => mro1_s_M_elems_V_2_read);

    mro1_s_M_elems_V_3_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_din,
        if_full_n => mro1_s_M_elems_V_3_full_n,
        if_write => mro1_s_M_elems_V_3_write,
        if_dout => mro1_s_M_elems_V_3_dout,
        if_empty_n => mro1_s_M_elems_V_3_empty_n,
        if_read => mro1_s_M_elems_V_3_read);

    mro1_s_M_elems_V_4_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_din,
        if_full_n => mro1_s_M_elems_V_4_full_n,
        if_write => mro1_s_M_elems_V_4_write,
        if_dout => mro1_s_M_elems_V_4_dout,
        if_empty_n => mro1_s_M_elems_V_4_empty_n,
        if_read => mro1_s_M_elems_V_4_read);

    mro1_s_M_elems_V_5_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_din,
        if_full_n => mro1_s_M_elems_V_5_full_n,
        if_write => mro1_s_M_elems_V_5_write,
        if_dout => mro1_s_M_elems_V_5_dout,
        if_empty_n => mro1_s_M_elems_V_5_empty_n,
        if_read => mro1_s_M_elems_V_5_read);

    mro1_s_M_elems_V_6_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_din,
        if_full_n => mro1_s_M_elems_V_6_full_n,
        if_write => mro1_s_M_elems_V_6_write,
        if_dout => mro1_s_M_elems_V_6_dout,
        if_empty_n => mro1_s_M_elems_V_6_empty_n,
        if_read => mro1_s_M_elems_V_6_read);

    mro1_s_M_elems_V_7_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_din,
        if_full_n => mro1_s_M_elems_V_7_full_n,
        if_write => mro1_s_M_elems_V_7_write,
        if_dout => mro1_s_M_elems_V_7_dout,
        if_empty_n => mro1_s_M_elems_V_7_empty_n,
        if_read => mro1_s_M_elems_V_7_read);

    mro2_s_M_elems_V_0_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_din,
        if_full_n => mro2_s_M_elems_V_0_full_n,
        if_write => mro2_s_M_elems_V_0_write,
        if_dout => mro2_s_M_elems_V_0_dout,
        if_empty_n => mro2_s_M_elems_V_0_empty_n,
        if_read => mro2_s_M_elems_V_0_read);

    mro2_s_M_elems_V_1_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_din,
        if_full_n => mro2_s_M_elems_V_1_full_n,
        if_write => mro2_s_M_elems_V_1_write,
        if_dout => mro2_s_M_elems_V_1_dout,
        if_empty_n => mro2_s_M_elems_V_1_empty_n,
        if_read => mro2_s_M_elems_V_1_read);

    mro2_s_M_elems_V_2_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_din,
        if_full_n => mro2_s_M_elems_V_2_full_n,
        if_write => mro2_s_M_elems_V_2_write,
        if_dout => mro2_s_M_elems_V_2_dout,
        if_empty_n => mro2_s_M_elems_V_2_empty_n,
        if_read => mro2_s_M_elems_V_2_read);

    mro2_s_M_elems_V_3_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_din,
        if_full_n => mro2_s_M_elems_V_3_full_n,
        if_write => mro2_s_M_elems_V_3_write,
        if_dout => mro2_s_M_elems_V_3_dout,
        if_empty_n => mro2_s_M_elems_V_3_empty_n,
        if_read => mro2_s_M_elems_V_3_read);

    mro2_s_M_elems_V_4_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_din,
        if_full_n => mro2_s_M_elems_V_4_full_n,
        if_write => mro2_s_M_elems_V_4_write,
        if_dout => mro2_s_M_elems_V_4_dout,
        if_empty_n => mro2_s_M_elems_V_4_empty_n,
        if_read => mro2_s_M_elems_V_4_read);

    mro2_s_M_elems_V_5_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_din,
        if_full_n => mro2_s_M_elems_V_5_full_n,
        if_write => mro2_s_M_elems_V_5_write,
        if_dout => mro2_s_M_elems_V_5_dout,
        if_empty_n => mro2_s_M_elems_V_5_empty_n,
        if_read => mro2_s_M_elems_V_5_read);

    mro2_s_M_elems_V_6_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_din,
        if_full_n => mro2_s_M_elems_V_6_full_n,
        if_write => mro2_s_M_elems_V_6_write,
        if_dout => mro2_s_M_elems_V_6_dout,
        if_empty_n => mro2_s_M_elems_V_6_empty_n,
        if_read => mro2_s_M_elems_V_6_read);

    mro2_s_M_elems_V_7_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_din,
        if_full_n => mro2_s_M_elems_V_7_full_n,
        if_write => mro2_s_M_elems_V_7_write,
        if_dout => mro2_s_M_elems_V_7_dout,
        if_empty_n => mro2_s_M_elems_V_7_empty_n,
        if_read => mro2_s_M_elems_V_7_read);

    mro3_s_M_elems_V_0_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_din,
        if_full_n => mro3_s_M_elems_V_0_full_n,
        if_write => mro3_s_M_elems_V_0_write,
        if_dout => mro3_s_M_elems_V_0_dout,
        if_empty_n => mro3_s_M_elems_V_0_empty_n,
        if_read => mro3_s_M_elems_V_0_read);

    mro3_s_M_elems_V_1_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_din,
        if_full_n => mro3_s_M_elems_V_1_full_n,
        if_write => mro3_s_M_elems_V_1_write,
        if_dout => mro3_s_M_elems_V_1_dout,
        if_empty_n => mro3_s_M_elems_V_1_empty_n,
        if_read => mro3_s_M_elems_V_1_read);

    mro3_s_M_elems_V_2_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_din,
        if_full_n => mro3_s_M_elems_V_2_full_n,
        if_write => mro3_s_M_elems_V_2_write,
        if_dout => mro3_s_M_elems_V_2_dout,
        if_empty_n => mro3_s_M_elems_V_2_empty_n,
        if_read => mro3_s_M_elems_V_2_read);

    mro3_s_M_elems_V_3_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_din,
        if_full_n => mro3_s_M_elems_V_3_full_n,
        if_write => mro3_s_M_elems_V_3_write,
        if_dout => mro3_s_M_elems_V_3_dout,
        if_empty_n => mro3_s_M_elems_V_3_empty_n,
        if_read => mro3_s_M_elems_V_3_read);

    mro3_s_M_elems_V_4_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_din,
        if_full_n => mro3_s_M_elems_V_4_full_n,
        if_write => mro3_s_M_elems_V_4_write,
        if_dout => mro3_s_M_elems_V_4_dout,
        if_empty_n => mro3_s_M_elems_V_4_empty_n,
        if_read => mro3_s_M_elems_V_4_read);

    mro3_s_M_elems_V_5_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_din,
        if_full_n => mro3_s_M_elems_V_5_full_n,
        if_write => mro3_s_M_elems_V_5_write,
        if_dout => mro3_s_M_elems_V_5_dout,
        if_empty_n => mro3_s_M_elems_V_5_empty_n,
        if_read => mro3_s_M_elems_V_5_read);

    mro3_s_M_elems_V_6_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_din,
        if_full_n => mro3_s_M_elems_V_6_full_n,
        if_write => mro3_s_M_elems_V_6_write,
        if_dout => mro3_s_M_elems_V_6_dout,
        if_empty_n => mro3_s_M_elems_V_6_empty_n,
        if_read => mro3_s_M_elems_V_6_read);

    mro3_s_M_elems_V_7_fifo_U : component Macro_MAC_Acc4_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_din,
        if_full_n => mro3_s_M_elems_V_7_full_n,
        if_write => mro3_s_M_elems_V_7_write,
        if_dout => mro3_s_M_elems_V_7_dout,
        if_empty_n => mro3_s_M_elems_V_7_empty_n,
        if_read => mro3_s_M_elems_V_7_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_0))) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_0))) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_0))) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_0))) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_mac_fu_1299_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_mac_fu_1299_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_compute_mac_fu_1299_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_mac_fu_1299_ap_ready = ap_const_logic_1)) then 
                    grp_compute_mac_fu_1299_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_mac_fu_1359_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_mac_fu_1359_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_compute_mac_fu_1359_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_mac_fu_1359_ap_ready = ap_const_logic_1)) then 
                    grp_compute_mac_fu_1359_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_mac_fu_1419_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_mac_fu_1419_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_compute_mac_fu_1419_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_mac_fu_1419_ap_ready = ap_const_logic_1)) then 
                    grp_compute_mac_fu_1419_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_mac_fu_1479_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_mac_fu_1479_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_compute_mac_fu_1479_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_mac_fu_1479_ap_ready = ap_const_logic_1)) then 
                    grp_compute_mac_fu_1479_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_read_xi_to_stream_fu_1054_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_xi_to_stream_fu_1054_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_0))) then 
                    grp_read_xi_to_stream_fu_1054_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_xi_to_stream_fu_1054_ap_ready = ap_const_logic_1)) then 
                    grp_read_xi_to_stream_fu_1054_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    mrow_fu_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                mrow_fu_438 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_0))) then 
                mrow_fu_438 <= add_ln324_fu_1848_p2;
            end if; 
        end if;
    end process;

    pout_local0_0_copy_fu_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local0_0_copy_fu_822 <= p_read;
            elsif (((grp_compute_mac_fu_1299_pout_local_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local0_0_copy_fu_822 <= grp_compute_mac_fu_1299_pout_local_0_o;
            end if; 
        end if;
    end process;

    pout_local0_1_copy_fu_818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local0_1_copy_fu_818 <= p_read2;
            elsif (((grp_compute_mac_fu_1299_pout_local_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local0_1_copy_fu_818 <= grp_compute_mac_fu_1299_pout_local_1_o;
            end if; 
        end if;
    end process;

    pout_local0_2_copy_fu_814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local0_2_copy_fu_814 <= p_read6;
            elsif (((grp_compute_mac_fu_1299_pout_local_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local0_2_copy_fu_814 <= grp_compute_mac_fu_1299_pout_local_2_o;
            end if; 
        end if;
    end process;

    pout_local0_3_copy_fu_810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local0_3_copy_fu_810 <= p_read10;
            elsif (((grp_compute_mac_fu_1299_pout_local_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local0_3_copy_fu_810 <= grp_compute_mac_fu_1299_pout_local_3_o;
            end if; 
        end if;
    end process;

    pout_local0_4_copy_fu_806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local0_4_copy_fu_806 <= p_read14;
            elsif (((grp_compute_mac_fu_1299_pout_local_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local0_4_copy_fu_806 <= grp_compute_mac_fu_1299_pout_local_4_o;
            end if; 
        end if;
    end process;

    pout_local0_5_copy_fu_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local0_5_copy_fu_802 <= p_read18;
            elsif (((grp_compute_mac_fu_1299_pout_local_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local0_5_copy_fu_802 <= grp_compute_mac_fu_1299_pout_local_5_o;
            end if; 
        end if;
    end process;

    pout_local0_6_copy_fu_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local0_6_copy_fu_798 <= p_read22;
            elsif (((grp_compute_mac_fu_1299_pout_local_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local0_6_copy_fu_798 <= grp_compute_mac_fu_1299_pout_local_6_o;
            end if; 
        end if;
    end process;

    pout_local0_7_copy_fu_794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local0_7_copy_fu_794 <= p_read26;
            elsif (((grp_compute_mac_fu_1299_pout_local_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local0_7_copy_fu_794 <= grp_compute_mac_fu_1299_pout_local_7_o;
            end if; 
        end if;
    end process;

    pout_local1_0_copy_fu_790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local1_0_copy_fu_790 <= p_read30;
            elsif (((grp_compute_mac_fu_1359_pout_local_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local1_0_copy_fu_790 <= grp_compute_mac_fu_1359_pout_local_0_o;
            end if; 
        end if;
    end process;

    pout_local1_1_copy_fu_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local1_1_copy_fu_786 <= p_read34;
            elsif (((grp_compute_mac_fu_1359_pout_local_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local1_1_copy_fu_786 <= grp_compute_mac_fu_1359_pout_local_1_o;
            end if; 
        end if;
    end process;

    pout_local1_2_copy_fu_782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local1_2_copy_fu_782 <= p_read38;
            elsif (((grp_compute_mac_fu_1359_pout_local_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local1_2_copy_fu_782 <= grp_compute_mac_fu_1359_pout_local_2_o;
            end if; 
        end if;
    end process;

    pout_local1_3_copy_fu_778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local1_3_copy_fu_778 <= p_read42;
            elsif (((grp_compute_mac_fu_1359_pout_local_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local1_3_copy_fu_778 <= grp_compute_mac_fu_1359_pout_local_3_o;
            end if; 
        end if;
    end process;

    pout_local1_4_copy_fu_774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local1_4_copy_fu_774 <= p_read46;
            elsif (((grp_compute_mac_fu_1359_pout_local_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local1_4_copy_fu_774 <= grp_compute_mac_fu_1359_pout_local_4_o;
            end if; 
        end if;
    end process;

    pout_local1_5_copy_fu_770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local1_5_copy_fu_770 <= p_read50;
            elsif (((grp_compute_mac_fu_1359_pout_local_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local1_5_copy_fu_770 <= grp_compute_mac_fu_1359_pout_local_5_o;
            end if; 
        end if;
    end process;

    pout_local1_6_copy_fu_766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local1_6_copy_fu_766 <= p_read54;
            elsif (((grp_compute_mac_fu_1359_pout_local_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local1_6_copy_fu_766 <= grp_compute_mac_fu_1359_pout_local_6_o;
            end if; 
        end if;
    end process;

    pout_local1_7_copy_fu_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local1_7_copy_fu_762 <= p_read58;
            elsif (((grp_compute_mac_fu_1359_pout_local_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local1_7_copy_fu_762 <= grp_compute_mac_fu_1359_pout_local_7_o;
            end if; 
        end if;
    end process;

    pout_local2_0_copy_fu_758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local2_0_copy_fu_758 <= p_read62;
            elsif (((grp_compute_mac_fu_1419_pout_local_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local2_0_copy_fu_758 <= grp_compute_mac_fu_1419_pout_local_0_o;
            end if; 
        end if;
    end process;

    pout_local2_1_copy_fu_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local2_1_copy_fu_754 <= p_read66;
            elsif (((grp_compute_mac_fu_1419_pout_local_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local2_1_copy_fu_754 <= grp_compute_mac_fu_1419_pout_local_1_o;
            end if; 
        end if;
    end process;

    pout_local2_2_copy_fu_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local2_2_copy_fu_750 <= p_read70;
            elsif (((grp_compute_mac_fu_1419_pout_local_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local2_2_copy_fu_750 <= grp_compute_mac_fu_1419_pout_local_2_o;
            end if; 
        end if;
    end process;

    pout_local2_3_copy_fu_746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local2_3_copy_fu_746 <= p_read74;
            elsif (((grp_compute_mac_fu_1419_pout_local_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local2_3_copy_fu_746 <= grp_compute_mac_fu_1419_pout_local_3_o;
            end if; 
        end if;
    end process;

    pout_local2_4_copy_fu_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local2_4_copy_fu_742 <= p_read78;
            elsif (((grp_compute_mac_fu_1419_pout_local_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local2_4_copy_fu_742 <= grp_compute_mac_fu_1419_pout_local_4_o;
            end if; 
        end if;
    end process;

    pout_local2_5_copy_fu_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local2_5_copy_fu_738 <= p_read82;
            elsif (((grp_compute_mac_fu_1419_pout_local_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local2_5_copy_fu_738 <= grp_compute_mac_fu_1419_pout_local_5_o;
            end if; 
        end if;
    end process;

    pout_local2_6_copy_fu_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local2_6_copy_fu_734 <= p_read86;
            elsif (((grp_compute_mac_fu_1419_pout_local_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local2_6_copy_fu_734 <= grp_compute_mac_fu_1419_pout_local_6_o;
            end if; 
        end if;
    end process;

    pout_local2_7_copy_fu_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local2_7_copy_fu_730 <= p_read90;
            elsif (((grp_compute_mac_fu_1419_pout_local_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local2_7_copy_fu_730 <= grp_compute_mac_fu_1419_pout_local_7_o;
            end if; 
        end if;
    end process;

    pout_local3_0_copy_fu_726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local3_0_copy_fu_726 <= p_read94;
            elsif (((grp_compute_mac_fu_1479_pout_local_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local3_0_copy_fu_726 <= grp_compute_mac_fu_1479_pout_local_0_o;
            end if; 
        end if;
    end process;

    pout_local3_1_copy_fu_722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local3_1_copy_fu_722 <= p_read98;
            elsif (((grp_compute_mac_fu_1479_pout_local_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local3_1_copy_fu_722 <= grp_compute_mac_fu_1479_pout_local_1_o;
            end if; 
        end if;
    end process;

    pout_local3_2_copy_fu_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local3_2_copy_fu_718 <= p_read102;
            elsif (((grp_compute_mac_fu_1479_pout_local_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local3_2_copy_fu_718 <= grp_compute_mac_fu_1479_pout_local_2_o;
            end if; 
        end if;
    end process;

    pout_local3_3_copy_fu_714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local3_3_copy_fu_714 <= p_read106;
            elsif (((grp_compute_mac_fu_1479_pout_local_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local3_3_copy_fu_714 <= grp_compute_mac_fu_1479_pout_local_3_o;
            end if; 
        end if;
    end process;

    pout_local3_4_copy_fu_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local3_4_copy_fu_710 <= p_read110;
            elsif (((grp_compute_mac_fu_1479_pout_local_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                pout_local3_4_copy_fu_710 <= grp_compute_mac_fu_1479_pout_local_4_o;
            end if; 
        end if;
    end process;

    pout_local3_5_copy_fu_706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local3_5_copy_fu_706 <= p_read114;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_compute_mac_fu_1479_pout_local_5_o_ap_vld = ap_const_logic_1))) then 
                pout_local3_5_copy_fu_706 <= grp_compute_mac_fu_1479_pout_local_5_o;
            end if; 
        end if;
    end process;

    pout_local3_6_copy_fu_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local3_6_copy_fu_702 <= p_read118;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_compute_mac_fu_1479_pout_local_6_o_ap_vld = ap_const_logic_1))) then 
                pout_local3_6_copy_fu_702 <= grp_compute_mac_fu_1479_pout_local_6_o;
            end if; 
        end if;
    end process;

    pout_local3_7_copy_fu_698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                pout_local3_7_copy_fu_698 <= p_read122;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_compute_mac_fu_1479_pout_local_7_o_ap_vld = ap_const_logic_1))) then 
                pout_local3_7_copy_fu_698 <= grp_compute_mac_fu_1479_pout_local_7_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                mro0_read_reg_5187 <= mro0_dout;
                mro1_read_reg_5175 <= mro1_dout;
                mro2_read_reg_5163 <= mro2_dout;
                mro3_read_reg_5151 <= mro3_dout;
                p_0_0_1677_partselect_reg_5493 <= mro3_dout(63 downto 32);
                p_0_0_1698_partselect_reg_5473 <= mro2_dout(63 downto 32);
                p_0_0_1719_partselect_reg_5453 <= mro1_dout(63 downto 32);
                p_0_0_1740_partselect_reg_5433 <= mro0_dout(63 downto 32);
                p_0_0_2678_partselect_reg_5498 <= mro3_dout(95 downto 64);
                p_0_0_2699_partselect_reg_5478 <= mro2_dout(95 downto 64);
                p_0_0_2720_partselect_reg_5458 <= mro1_dout(95 downto 64);
                p_0_0_2741_partselect_reg_5438 <= mro0_dout(95 downto 64);
                p_0_0_3679_partselect_reg_5503 <= mro3_dout(127 downto 96);
                p_0_0_3700_partselect_reg_5483 <= mro2_dout(127 downto 96);
                p_0_0_3721_partselect_reg_5463 <= mro1_dout(127 downto 96);
                p_0_0_3742_partselect_reg_5443 <= mro0_dout(127 downto 96);
                pzero_val_1_reg_5448 <= pzero_val_1_fu_1733_p1;
                pzero_val_2_reg_5468 <= pzero_val_2_fu_1767_p1;
                pzero_val_3_reg_5488 <= pzero_val_3_fu_1801_p1;
                pzero_val_reg_5428 <= pzero_val_fu_1699_p1;
                wide_trip_count_read_reg_5146 <= wide_trip_count_dout;
                xi_read_reg_5199 <= xi_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                qscale0_0_promoted_fu_458 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out3;
                qscale0_1_promoted_fu_462 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out2;
                qscale0_2_promoted_fu_450 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out5;
                qscale0_3_promoted_fu_454 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out4;
                qscale0_4_promoted_fu_442 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out7;
                qscale0_5_promoted_fu_446 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out6;
                qscale0_6_promoted_fu_466 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out1;
                qscale0_7_promoted_fu_470 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_p_out;
                qscale1_0_promoted_fu_490 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out3;
                qscale1_1_promoted_fu_494 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out2;
                qscale1_2_promoted_fu_482 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out5;
                qscale1_3_promoted_fu_486 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out4;
                qscale1_4_promoted_fu_474 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out7;
                qscale1_5_promoted_fu_478 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out6;
                qscale1_6_promoted_fu_498 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out1;
                qscale1_7_promoted_fu_502 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_p_out;
                qscale2_0_promoted_fu_522 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out3;
                qscale2_1_promoted_fu_526 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out2;
                qscale2_2_promoted_fu_514 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out5;
                qscale2_3_promoted_fu_518 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out4;
                qscale2_4_promoted_fu_506 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out7;
                qscale2_5_promoted_fu_510 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out6;
                qscale2_6_promoted_fu_530 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out1;
                qscale2_7_promoted_fu_534 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_p_out;
                qscale3_0_promoted_fu_554 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out3;
                qscale3_1_promoted_fu_558 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out2;
                qscale3_2_promoted_fu_546 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out5;
                qscale3_3_promoted_fu_550 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out4;
                qscale3_4_promoted_fu_538 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out7;
                qscale3_5_promoted_fu_542 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out6;
                qscale3_6_promoted_fu_562 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out1;
                qscale3_7_promoted_fu_566 <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_p_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                qzeros0_1_reg_5617 <= mro0_read_reg_5187(19 downto 16);
                qzeros0_2_reg_5612 <= mro0_read_reg_5187(7 downto 4);
                qzeros0_3_reg_5647 <= mro0_read_reg_5187(23 downto 20);
                qzeros0_4_reg_5627 <= mro0_read_reg_5187(11 downto 8);
                qzeros0_5_reg_5672 <= mro0_read_reg_5187(27 downto 24);
                qzeros0_6_reg_5642 <= mro0_read_reg_5187(15 downto 12);
                qzeros0_7_reg_5732 <= mro0_read_reg_5187(31 downto 28);
                qzeros0_reg_5607 <= qzeros0_fu_1982_p1;
                qzeros1_1_reg_5657 <= mro1_read_reg_5175(19 downto 16);
                qzeros1_2_reg_5637 <= mro1_read_reg_5175(7 downto 4);
                qzeros1_3_reg_5677 <= mro1_read_reg_5175(23 downto 20);
                qzeros1_4_reg_5632 <= mro1_read_reg_5175(11 downto 8);
                qzeros1_5_reg_5692 <= mro1_read_reg_5175(27 downto 24);
                qzeros1_6_reg_5702 <= mro1_read_reg_5175(15 downto 12);
                qzeros1_7_reg_5742 <= mro1_read_reg_5175(31 downto 28);
                qzeros1_reg_5622 <= qzeros1_fu_2003_p1;
                qzeros2_1_reg_5712 <= mro2_read_reg_5163(19 downto 16);
                qzeros2_2_reg_5682 <= mro2_read_reg_5163(7 downto 4);
                qzeros2_3_reg_5722 <= mro2_read_reg_5163(23 downto 20);
                qzeros2_4_reg_5662 <= mro2_read_reg_5163(11 downto 8);
                qzeros2_5_reg_5697 <= mro2_read_reg_5163(27 downto 24);
                qzeros2_6_reg_5667 <= mro2_read_reg_5163(15 downto 12);
                qzeros2_7_reg_5752 <= mro2_read_reg_5163(31 downto 28);
                qzeros2_reg_5652 <= qzeros2_fu_2051_p1;
                qzeros3_1_reg_5727 <= mro3_read_reg_5151(19 downto 16);
                qzeros3_2_reg_5737 <= mro3_read_reg_5151(7 downto 4);
                qzeros3_3_reg_5757 <= mro3_read_reg_5151(23 downto 20);
                qzeros3_4_reg_5717 <= mro3_read_reg_5151(11 downto 8);
                qzeros3_5_reg_5747 <= mro3_read_reg_5151(27 downto 24);
                qzeros3_6_reg_5707 <= mro3_read_reg_5151(15 downto 12);
                qzeros3_7_reg_5762 <= mro3_read_reg_5151(31 downto 28);
                qzeros3_reg_5687 <= qzeros3_fu_2108_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state2, grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done, grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done, grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done, grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done, icmp_ln324_fu_1843_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_state3_on_subcall_done, ap_block_state13_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln324_fu_1848_p2 <= std_logic_vector(unsigned(mrow_fu_438) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done)
    begin
        if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state13_on_subcall_done)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done)
    begin
        if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done)
    begin
        if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done)
    begin
        if ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, wide_trip_count_empty_n, xi_empty_n, mro0_empty_n, mro1_empty_n, mro2_empty_n, mro3_empty_n)
    begin
                ap_block_state1 <= ((mro3_empty_n = ap_const_logic_0) or (mro2_empty_n = ap_const_logic_0) or (mro1_empty_n = ap_const_logic_0) or (mro0_empty_n = ap_const_logic_0) or (xi_empty_n = ap_const_logic_0) or (wide_trip_count_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state13_on_subcall_done_assign_proc : process(grp_compute_mac_fu_1299_ap_done, grp_compute_mac_fu_1359_ap_done, grp_compute_mac_fu_1419_ap_done, grp_compute_mac_fu_1479_ap_done)
    begin
                ap_block_state13_on_subcall_done <= ((grp_compute_mac_fu_1479_ap_done = ap_const_logic_0) or (grp_compute_mac_fu_1419_ap_done = ap_const_logic_0) or (grp_compute_mac_fu_1359_ap_done = ap_const_logic_0) or (grp_compute_mac_fu_1299_ap_done = ap_const_logic_0));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_read_xi_to_stream_fu_1054_ap_done, grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_done, grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_done, grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_done, grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_done = ap_const_logic_0) or (grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_done = ap_const_logic_0) or (grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_done = ap_const_logic_0) or (grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_done = ap_const_logic_0) or (grp_read_xi_to_stream_fu_1054_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln324_fu_1843_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln324_fu_1843_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln324_fu_1843_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= pout_local0_0_copy_fu_822;
    ap_return_1 <= pout_local0_1_copy_fu_818;
    ap_return_10 <= pout_local1_2_copy_fu_782;
    ap_return_11 <= pout_local1_3_copy_fu_778;
    ap_return_12 <= pout_local1_4_copy_fu_774;
    ap_return_13 <= pout_local1_5_copy_fu_770;
    ap_return_14 <= pout_local1_6_copy_fu_766;
    ap_return_15 <= pout_local1_7_copy_fu_762;
    ap_return_16 <= pout_local2_0_copy_fu_758;
    ap_return_17 <= pout_local2_1_copy_fu_754;
    ap_return_18 <= pout_local2_2_copy_fu_750;
    ap_return_19 <= pout_local2_3_copy_fu_746;
    ap_return_2 <= pout_local0_2_copy_fu_814;
    ap_return_20 <= pout_local2_4_copy_fu_742;
    ap_return_21 <= pout_local2_5_copy_fu_738;
    ap_return_22 <= pout_local2_6_copy_fu_734;
    ap_return_23 <= pout_local2_7_copy_fu_730;
    ap_return_24 <= pout_local3_0_copy_fu_726;
    ap_return_25 <= pout_local3_1_copy_fu_722;
    ap_return_26 <= pout_local3_2_copy_fu_718;
    ap_return_27 <= pout_local3_3_copy_fu_714;
    ap_return_28 <= pout_local3_4_copy_fu_710;
    ap_return_29 <= pout_local3_5_copy_fu_706;
    ap_return_3 <= pout_local0_3_copy_fu_810;
    ap_return_30 <= pout_local3_6_copy_fu_702;
    ap_return_31 <= pout_local3_7_copy_fu_698;
    ap_return_4 <= pout_local0_4_copy_fu_806;
    ap_return_5 <= pout_local0_5_copy_fu_802;
    ap_return_6 <= pout_local0_6_copy_fu_798;
    ap_return_7 <= pout_local0_7_copy_fu_794;
    ap_return_8 <= pout_local1_0_copy_fu_790;
    ap_return_9 <= pout_local1_1_copy_fu_786;
    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143_ap_start_reg;
    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163_ap_start_reg;
    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183_ap_start_reg;
    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123_ap_start_reg;
    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_ap_start_reg;
    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_ap_start_reg;
    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_ap_start_reg;
    grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_ap_start_reg;
    grp_compute_mac_fu_1299_ap_start <= grp_compute_mac_fu_1299_ap_start_reg;
    grp_compute_mac_fu_1359_ap_start <= grp_compute_mac_fu_1359_ap_start_reg;
    grp_compute_mac_fu_1419_ap_start <= grp_compute_mac_fu_1419_ap_start_reg;
    grp_compute_mac_fu_1479_ap_start <= grp_compute_mac_fu_1479_ap_start_reg;
    grp_read_xi_to_stream_fu_1054_ap_start <= grp_read_xi_to_stream_fu_1054_ap_start_reg;
    icmp_ln324_fu_1843_p2 <= "1" when (mrow_fu_438 = wide_trip_count_read_reg_5146) else "0";

    mro0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mro0_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mro0_blk_n <= mro0_empty_n;
        else 
            mro0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mro0_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            mro0_read <= ap_const_logic_1;
        else 
            mro0_read <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_0_read_assign_proc : process(grp_compute_mac_fu_1299_mro_s_0_0_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro0_s_M_elems_V_0_read <= grp_compute_mac_fu_1299_mro_s_0_0_read;
        else 
            mro0_s_M_elems_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_0_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mro0_s_M_elems_V_0_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_0_write;
        else 
            mro0_s_M_elems_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_1_read_assign_proc : process(grp_compute_mac_fu_1299_mro_s_0_08_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro0_s_M_elems_V_1_read <= grp_compute_mac_fu_1299_mro_s_0_08_read;
        else 
            mro0_s_M_elems_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_1_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mro0_s_M_elems_V_1_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_1_write;
        else 
            mro0_s_M_elems_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_2_read_assign_proc : process(grp_compute_mac_fu_1299_mro_s_0_09_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro0_s_M_elems_V_2_read <= grp_compute_mac_fu_1299_mro_s_0_09_read;
        else 
            mro0_s_M_elems_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_2_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mro0_s_M_elems_V_2_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_2_write;
        else 
            mro0_s_M_elems_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_3_read_assign_proc : process(grp_compute_mac_fu_1299_mro_s_0_010_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro0_s_M_elems_V_3_read <= grp_compute_mac_fu_1299_mro_s_0_010_read;
        else 
            mro0_s_M_elems_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_3_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mro0_s_M_elems_V_3_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_3_write;
        else 
            mro0_s_M_elems_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_4_read_assign_proc : process(grp_compute_mac_fu_1299_mro_s_0_011_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro0_s_M_elems_V_4_read <= grp_compute_mac_fu_1299_mro_s_0_011_read;
        else 
            mro0_s_M_elems_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_4_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mro0_s_M_elems_V_4_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_4_write;
        else 
            mro0_s_M_elems_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_5_read_assign_proc : process(grp_compute_mac_fu_1299_mro_s_0_012_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro0_s_M_elems_V_5_read <= grp_compute_mac_fu_1299_mro_s_0_012_read;
        else 
            mro0_s_M_elems_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_5_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mro0_s_M_elems_V_5_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_5_write;
        else 
            mro0_s_M_elems_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_6_read_assign_proc : process(grp_compute_mac_fu_1299_mro_s_0_013_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro0_s_M_elems_V_6_read <= grp_compute_mac_fu_1299_mro_s_0_013_read;
        else 
            mro0_s_M_elems_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_6_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mro0_s_M_elems_V_6_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_6_write;
        else 
            mro0_s_M_elems_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_7_read_assign_proc : process(grp_compute_mac_fu_1299_mro_s_0_014_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro0_s_M_elems_V_7_read <= grp_compute_mac_fu_1299_mro_s_0_014_read;
        else 
            mro0_s_M_elems_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    mro0_s_M_elems_V_7_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mro0_s_M_elems_V_7_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203_mro0_s_M_elems_V_7_write;
        else 
            mro0_s_M_elems_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    mro1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mro1_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mro1_blk_n <= mro1_empty_n;
        else 
            mro1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mro1_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            mro1_read <= ap_const_logic_1;
        else 
            mro1_read <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_0_read_assign_proc : process(grp_compute_mac_fu_1359_mro_s_0_0_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro1_s_M_elems_V_0_read <= grp_compute_mac_fu_1359_mro_s_0_0_read;
        else 
            mro1_s_M_elems_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_0_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mro1_s_M_elems_V_0_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_0_write;
        else 
            mro1_s_M_elems_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_1_read_assign_proc : process(grp_compute_mac_fu_1359_mro_s_0_08_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro1_s_M_elems_V_1_read <= grp_compute_mac_fu_1359_mro_s_0_08_read;
        else 
            mro1_s_M_elems_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_1_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mro1_s_M_elems_V_1_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_1_write;
        else 
            mro1_s_M_elems_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_2_read_assign_proc : process(grp_compute_mac_fu_1359_mro_s_0_09_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro1_s_M_elems_V_2_read <= grp_compute_mac_fu_1359_mro_s_0_09_read;
        else 
            mro1_s_M_elems_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_2_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mro1_s_M_elems_V_2_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_2_write;
        else 
            mro1_s_M_elems_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_3_read_assign_proc : process(grp_compute_mac_fu_1359_mro_s_0_010_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro1_s_M_elems_V_3_read <= grp_compute_mac_fu_1359_mro_s_0_010_read;
        else 
            mro1_s_M_elems_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_3_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mro1_s_M_elems_V_3_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_3_write;
        else 
            mro1_s_M_elems_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_4_read_assign_proc : process(grp_compute_mac_fu_1359_mro_s_0_011_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro1_s_M_elems_V_4_read <= grp_compute_mac_fu_1359_mro_s_0_011_read;
        else 
            mro1_s_M_elems_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_4_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mro1_s_M_elems_V_4_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_4_write;
        else 
            mro1_s_M_elems_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_5_read_assign_proc : process(grp_compute_mac_fu_1359_mro_s_0_012_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro1_s_M_elems_V_5_read <= grp_compute_mac_fu_1359_mro_s_0_012_read;
        else 
            mro1_s_M_elems_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_5_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mro1_s_M_elems_V_5_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_5_write;
        else 
            mro1_s_M_elems_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_6_read_assign_proc : process(grp_compute_mac_fu_1359_mro_s_0_013_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro1_s_M_elems_V_6_read <= grp_compute_mac_fu_1359_mro_s_0_013_read;
        else 
            mro1_s_M_elems_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_6_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mro1_s_M_elems_V_6_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_6_write;
        else 
            mro1_s_M_elems_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_7_read_assign_proc : process(grp_compute_mac_fu_1359_mro_s_0_014_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro1_s_M_elems_V_7_read <= grp_compute_mac_fu_1359_mro_s_0_014_read;
        else 
            mro1_s_M_elems_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    mro1_s_M_elems_V_7_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mro1_s_M_elems_V_7_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227_mro1_s_M_elems_V_7_write;
        else 
            mro1_s_M_elems_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    mro2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mro2_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mro2_blk_n <= mro2_empty_n;
        else 
            mro2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mro2_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            mro2_read <= ap_const_logic_1;
        else 
            mro2_read <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_0_read_assign_proc : process(grp_compute_mac_fu_1419_mro_s_0_0_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro2_s_M_elems_V_0_read <= grp_compute_mac_fu_1419_mro_s_0_0_read;
        else 
            mro2_s_M_elems_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_0_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            mro2_s_M_elems_V_0_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_0_write;
        else 
            mro2_s_M_elems_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_1_read_assign_proc : process(grp_compute_mac_fu_1419_mro_s_0_08_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro2_s_M_elems_V_1_read <= grp_compute_mac_fu_1419_mro_s_0_08_read;
        else 
            mro2_s_M_elems_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_1_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            mro2_s_M_elems_V_1_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_1_write;
        else 
            mro2_s_M_elems_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_2_read_assign_proc : process(grp_compute_mac_fu_1419_mro_s_0_09_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro2_s_M_elems_V_2_read <= grp_compute_mac_fu_1419_mro_s_0_09_read;
        else 
            mro2_s_M_elems_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_2_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            mro2_s_M_elems_V_2_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_2_write;
        else 
            mro2_s_M_elems_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_3_read_assign_proc : process(grp_compute_mac_fu_1419_mro_s_0_010_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro2_s_M_elems_V_3_read <= grp_compute_mac_fu_1419_mro_s_0_010_read;
        else 
            mro2_s_M_elems_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_3_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            mro2_s_M_elems_V_3_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_3_write;
        else 
            mro2_s_M_elems_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_4_read_assign_proc : process(grp_compute_mac_fu_1419_mro_s_0_011_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro2_s_M_elems_V_4_read <= grp_compute_mac_fu_1419_mro_s_0_011_read;
        else 
            mro2_s_M_elems_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_4_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            mro2_s_M_elems_V_4_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_4_write;
        else 
            mro2_s_M_elems_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_5_read_assign_proc : process(grp_compute_mac_fu_1419_mro_s_0_012_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro2_s_M_elems_V_5_read <= grp_compute_mac_fu_1419_mro_s_0_012_read;
        else 
            mro2_s_M_elems_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_5_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            mro2_s_M_elems_V_5_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_5_write;
        else 
            mro2_s_M_elems_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_6_read_assign_proc : process(grp_compute_mac_fu_1419_mro_s_0_013_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro2_s_M_elems_V_6_read <= grp_compute_mac_fu_1419_mro_s_0_013_read;
        else 
            mro2_s_M_elems_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_6_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            mro2_s_M_elems_V_6_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_6_write;
        else 
            mro2_s_M_elems_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_7_read_assign_proc : process(grp_compute_mac_fu_1419_mro_s_0_014_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro2_s_M_elems_V_7_read <= grp_compute_mac_fu_1419_mro_s_0_014_read;
        else 
            mro2_s_M_elems_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    mro2_s_M_elems_V_7_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            mro2_s_M_elems_V_7_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251_mro2_s_M_elems_V_7_write;
        else 
            mro2_s_M_elems_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    mro3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mro3_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mro3_blk_n <= mro3_empty_n;
        else 
            mro3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mro3_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            mro3_read <= ap_const_logic_1;
        else 
            mro3_read <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_0_read_assign_proc : process(grp_compute_mac_fu_1479_mro_s_0_0_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro3_s_M_elems_V_0_read <= grp_compute_mac_fu_1479_mro_s_0_0_read;
        else 
            mro3_s_M_elems_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_0_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mro3_s_M_elems_V_0_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_0_write;
        else 
            mro3_s_M_elems_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_1_read_assign_proc : process(grp_compute_mac_fu_1479_mro_s_0_08_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro3_s_M_elems_V_1_read <= grp_compute_mac_fu_1479_mro_s_0_08_read;
        else 
            mro3_s_M_elems_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_1_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mro3_s_M_elems_V_1_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_1_write;
        else 
            mro3_s_M_elems_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_2_read_assign_proc : process(grp_compute_mac_fu_1479_mro_s_0_09_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro3_s_M_elems_V_2_read <= grp_compute_mac_fu_1479_mro_s_0_09_read;
        else 
            mro3_s_M_elems_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_2_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mro3_s_M_elems_V_2_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_2_write;
        else 
            mro3_s_M_elems_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_3_read_assign_proc : process(grp_compute_mac_fu_1479_mro_s_0_010_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro3_s_M_elems_V_3_read <= grp_compute_mac_fu_1479_mro_s_0_010_read;
        else 
            mro3_s_M_elems_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_3_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mro3_s_M_elems_V_3_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_3_write;
        else 
            mro3_s_M_elems_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_4_read_assign_proc : process(grp_compute_mac_fu_1479_mro_s_0_011_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro3_s_M_elems_V_4_read <= grp_compute_mac_fu_1479_mro_s_0_011_read;
        else 
            mro3_s_M_elems_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_4_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mro3_s_M_elems_V_4_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_4_write;
        else 
            mro3_s_M_elems_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_5_read_assign_proc : process(grp_compute_mac_fu_1479_mro_s_0_012_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro3_s_M_elems_V_5_read <= grp_compute_mac_fu_1479_mro_s_0_012_read;
        else 
            mro3_s_M_elems_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_5_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mro3_s_M_elems_V_5_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_5_write;
        else 
            mro3_s_M_elems_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_6_read_assign_proc : process(grp_compute_mac_fu_1479_mro_s_0_013_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro3_s_M_elems_V_6_read <= grp_compute_mac_fu_1479_mro_s_0_013_read;
        else 
            mro3_s_M_elems_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_6_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mro3_s_M_elems_V_6_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_6_write;
        else 
            mro3_s_M_elems_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_7_read_assign_proc : process(grp_compute_mac_fu_1479_mro_s_0_014_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mro3_s_M_elems_V_7_read <= grp_compute_mac_fu_1479_mro_s_0_014_read;
        else 
            mro3_s_M_elems_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    mro3_s_M_elems_V_7_write_assign_proc : process(grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mro3_s_M_elems_V_7_write <= grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275_mro3_s_M_elems_V_7_write;
        else 
            mro3_s_M_elems_V_7_write <= ap_const_logic_0;
        end if; 
    end process;

    pzero_val_1_fu_1733_p1 <= mro1_dout(32 - 1 downto 0);
    pzero_val_2_fu_1767_p1 <= mro2_dout(32 - 1 downto 0);
    pzero_val_3_fu_1801_p1 <= mro3_dout(32 - 1 downto 0);
    pzero_val_fu_1699_p1 <= mro0_dout(32 - 1 downto 0);
    qzeros0_fu_1982_p1 <= mro0_read_reg_5187(4 - 1 downto 0);
    qzeros1_fu_2003_p1 <= mro1_read_reg_5175(4 - 1 downto 0);
    qzeros2_fu_2051_p1 <= mro2_read_reg_5163(4 - 1 downto 0);
    qzeros3_fu_2108_p1 <= mro3_read_reg_5151(4 - 1 downto 0);

    wide_trip_count_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, wide_trip_count_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            wide_trip_count_blk_n <= wide_trip_count_empty_n;
        else 
            wide_trip_count_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wide_trip_count_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            wide_trip_count_read <= ap_const_logic_1;
        else 
            wide_trip_count_read <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_0_read_assign_proc : process(grp_compute_mac_fu_1299_xi_s_0_0_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi0_s_M_elems_V_0_read <= grp_compute_mac_fu_1299_xi_s_0_0_read;
        else 
            xi0_s_M_elems_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_0_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi0_s_M_elems_V_0_write <= grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_0_write;
        else 
            xi0_s_M_elems_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_1_read_assign_proc : process(grp_compute_mac_fu_1299_xi_s_0_01_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi0_s_M_elems_V_1_read <= grp_compute_mac_fu_1299_xi_s_0_01_read;
        else 
            xi0_s_M_elems_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_1_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi0_s_M_elems_V_1_write <= grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_1_write;
        else 
            xi0_s_M_elems_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_2_read_assign_proc : process(grp_compute_mac_fu_1299_xi_s_0_02_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi0_s_M_elems_V_2_read <= grp_compute_mac_fu_1299_xi_s_0_02_read;
        else 
            xi0_s_M_elems_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_2_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi0_s_M_elems_V_2_write <= grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_2_write;
        else 
            xi0_s_M_elems_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_3_read_assign_proc : process(grp_compute_mac_fu_1299_xi_s_0_03_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi0_s_M_elems_V_3_read <= grp_compute_mac_fu_1299_xi_s_0_03_read;
        else 
            xi0_s_M_elems_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_3_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi0_s_M_elems_V_3_write <= grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_3_write;
        else 
            xi0_s_M_elems_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_4_read_assign_proc : process(grp_compute_mac_fu_1299_xi_s_0_04_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi0_s_M_elems_V_4_read <= grp_compute_mac_fu_1299_xi_s_0_04_read;
        else 
            xi0_s_M_elems_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_4_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi0_s_M_elems_V_4_write <= grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_4_write;
        else 
            xi0_s_M_elems_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_5_read_assign_proc : process(grp_compute_mac_fu_1299_xi_s_0_05_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi0_s_M_elems_V_5_read <= grp_compute_mac_fu_1299_xi_s_0_05_read;
        else 
            xi0_s_M_elems_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_5_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi0_s_M_elems_V_5_write <= grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_5_write;
        else 
            xi0_s_M_elems_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_6_read_assign_proc : process(grp_compute_mac_fu_1299_xi_s_0_06_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi0_s_M_elems_V_6_read <= grp_compute_mac_fu_1299_xi_s_0_06_read;
        else 
            xi0_s_M_elems_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_6_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi0_s_M_elems_V_6_write <= grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_6_write;
        else 
            xi0_s_M_elems_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_7_read_assign_proc : process(grp_compute_mac_fu_1299_xi_s_0_07_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi0_s_M_elems_V_7_read <= grp_compute_mac_fu_1299_xi_s_0_07_read;
        else 
            xi0_s_M_elems_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    xi0_s_M_elems_V_7_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi0_s_M_elems_V_7_write <= grp_read_xi_to_stream_fu_1054_xi0_s_M_elems_V_7_write;
        else 
            xi0_s_M_elems_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_0_read_assign_proc : process(grp_compute_mac_fu_1359_xi_s_0_0_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi1_s_M_elems_V_0_read <= grp_compute_mac_fu_1359_xi_s_0_0_read;
        else 
            xi1_s_M_elems_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_0_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi1_s_M_elems_V_0_write <= grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_0_write;
        else 
            xi1_s_M_elems_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_1_read_assign_proc : process(grp_compute_mac_fu_1359_xi_s_0_01_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi1_s_M_elems_V_1_read <= grp_compute_mac_fu_1359_xi_s_0_01_read;
        else 
            xi1_s_M_elems_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_1_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi1_s_M_elems_V_1_write <= grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_1_write;
        else 
            xi1_s_M_elems_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_2_read_assign_proc : process(grp_compute_mac_fu_1359_xi_s_0_02_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi1_s_M_elems_V_2_read <= grp_compute_mac_fu_1359_xi_s_0_02_read;
        else 
            xi1_s_M_elems_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_2_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi1_s_M_elems_V_2_write <= grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_2_write;
        else 
            xi1_s_M_elems_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_3_read_assign_proc : process(grp_compute_mac_fu_1359_xi_s_0_03_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi1_s_M_elems_V_3_read <= grp_compute_mac_fu_1359_xi_s_0_03_read;
        else 
            xi1_s_M_elems_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_3_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi1_s_M_elems_V_3_write <= grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_3_write;
        else 
            xi1_s_M_elems_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_4_read_assign_proc : process(grp_compute_mac_fu_1359_xi_s_0_04_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi1_s_M_elems_V_4_read <= grp_compute_mac_fu_1359_xi_s_0_04_read;
        else 
            xi1_s_M_elems_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_4_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi1_s_M_elems_V_4_write <= grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_4_write;
        else 
            xi1_s_M_elems_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_5_read_assign_proc : process(grp_compute_mac_fu_1359_xi_s_0_05_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi1_s_M_elems_V_5_read <= grp_compute_mac_fu_1359_xi_s_0_05_read;
        else 
            xi1_s_M_elems_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_5_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi1_s_M_elems_V_5_write <= grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_5_write;
        else 
            xi1_s_M_elems_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_6_read_assign_proc : process(grp_compute_mac_fu_1359_xi_s_0_06_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi1_s_M_elems_V_6_read <= grp_compute_mac_fu_1359_xi_s_0_06_read;
        else 
            xi1_s_M_elems_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_6_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi1_s_M_elems_V_6_write <= grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_6_write;
        else 
            xi1_s_M_elems_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_7_read_assign_proc : process(grp_compute_mac_fu_1359_xi_s_0_07_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi1_s_M_elems_V_7_read <= grp_compute_mac_fu_1359_xi_s_0_07_read;
        else 
            xi1_s_M_elems_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    xi1_s_M_elems_V_7_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi1_s_M_elems_V_7_write <= grp_read_xi_to_stream_fu_1054_xi1_s_M_elems_V_7_write;
        else 
            xi1_s_M_elems_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_0_read_assign_proc : process(grp_compute_mac_fu_1419_xi_s_0_0_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi2_s_M_elems_V_0_read <= grp_compute_mac_fu_1419_xi_s_0_0_read;
        else 
            xi2_s_M_elems_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_0_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi2_s_M_elems_V_0_write <= grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_0_write;
        else 
            xi2_s_M_elems_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_1_read_assign_proc : process(grp_compute_mac_fu_1419_xi_s_0_01_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi2_s_M_elems_V_1_read <= grp_compute_mac_fu_1419_xi_s_0_01_read;
        else 
            xi2_s_M_elems_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_1_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi2_s_M_elems_V_1_write <= grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_1_write;
        else 
            xi2_s_M_elems_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_2_read_assign_proc : process(grp_compute_mac_fu_1419_xi_s_0_02_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi2_s_M_elems_V_2_read <= grp_compute_mac_fu_1419_xi_s_0_02_read;
        else 
            xi2_s_M_elems_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_2_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi2_s_M_elems_V_2_write <= grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_2_write;
        else 
            xi2_s_M_elems_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_3_read_assign_proc : process(grp_compute_mac_fu_1419_xi_s_0_03_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi2_s_M_elems_V_3_read <= grp_compute_mac_fu_1419_xi_s_0_03_read;
        else 
            xi2_s_M_elems_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_3_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi2_s_M_elems_V_3_write <= grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_3_write;
        else 
            xi2_s_M_elems_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_4_read_assign_proc : process(grp_compute_mac_fu_1419_xi_s_0_04_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi2_s_M_elems_V_4_read <= grp_compute_mac_fu_1419_xi_s_0_04_read;
        else 
            xi2_s_M_elems_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_4_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi2_s_M_elems_V_4_write <= grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_4_write;
        else 
            xi2_s_M_elems_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_5_read_assign_proc : process(grp_compute_mac_fu_1419_xi_s_0_05_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi2_s_M_elems_V_5_read <= grp_compute_mac_fu_1419_xi_s_0_05_read;
        else 
            xi2_s_M_elems_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_5_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi2_s_M_elems_V_5_write <= grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_5_write;
        else 
            xi2_s_M_elems_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_6_read_assign_proc : process(grp_compute_mac_fu_1419_xi_s_0_06_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi2_s_M_elems_V_6_read <= grp_compute_mac_fu_1419_xi_s_0_06_read;
        else 
            xi2_s_M_elems_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_6_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi2_s_M_elems_V_6_write <= grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_6_write;
        else 
            xi2_s_M_elems_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_7_read_assign_proc : process(grp_compute_mac_fu_1419_xi_s_0_07_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi2_s_M_elems_V_7_read <= grp_compute_mac_fu_1419_xi_s_0_07_read;
        else 
            xi2_s_M_elems_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    xi2_s_M_elems_V_7_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi2_s_M_elems_V_7_write <= grp_read_xi_to_stream_fu_1054_xi2_s_M_elems_V_7_write;
        else 
            xi2_s_M_elems_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_0_read_assign_proc : process(grp_compute_mac_fu_1479_xi_s_0_0_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi3_s_M_elems_V_0_read <= grp_compute_mac_fu_1479_xi_s_0_0_read;
        else 
            xi3_s_M_elems_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_0_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi3_s_M_elems_V_0_write <= grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_0_write;
        else 
            xi3_s_M_elems_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_1_read_assign_proc : process(grp_compute_mac_fu_1479_xi_s_0_01_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi3_s_M_elems_V_1_read <= grp_compute_mac_fu_1479_xi_s_0_01_read;
        else 
            xi3_s_M_elems_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_1_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi3_s_M_elems_V_1_write <= grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_1_write;
        else 
            xi3_s_M_elems_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_2_read_assign_proc : process(grp_compute_mac_fu_1479_xi_s_0_02_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi3_s_M_elems_V_2_read <= grp_compute_mac_fu_1479_xi_s_0_02_read;
        else 
            xi3_s_M_elems_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_2_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi3_s_M_elems_V_2_write <= grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_2_write;
        else 
            xi3_s_M_elems_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_3_read_assign_proc : process(grp_compute_mac_fu_1479_xi_s_0_03_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi3_s_M_elems_V_3_read <= grp_compute_mac_fu_1479_xi_s_0_03_read;
        else 
            xi3_s_M_elems_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_3_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi3_s_M_elems_V_3_write <= grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_3_write;
        else 
            xi3_s_M_elems_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_4_read_assign_proc : process(grp_compute_mac_fu_1479_xi_s_0_04_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi3_s_M_elems_V_4_read <= grp_compute_mac_fu_1479_xi_s_0_04_read;
        else 
            xi3_s_M_elems_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_4_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi3_s_M_elems_V_4_write <= grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_4_write;
        else 
            xi3_s_M_elems_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_5_read_assign_proc : process(grp_compute_mac_fu_1479_xi_s_0_05_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi3_s_M_elems_V_5_read <= grp_compute_mac_fu_1479_xi_s_0_05_read;
        else 
            xi3_s_M_elems_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_5_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi3_s_M_elems_V_5_write <= grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_5_write;
        else 
            xi3_s_M_elems_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_6_read_assign_proc : process(grp_compute_mac_fu_1479_xi_s_0_06_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi3_s_M_elems_V_6_read <= grp_compute_mac_fu_1479_xi_s_0_06_read;
        else 
            xi3_s_M_elems_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_6_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi3_s_M_elems_V_6_write <= grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_6_write;
        else 
            xi3_s_M_elems_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_7_read_assign_proc : process(grp_compute_mac_fu_1479_xi_s_0_07_read, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            xi3_s_M_elems_V_7_read <= grp_compute_mac_fu_1479_xi_s_0_07_read;
        else 
            xi3_s_M_elems_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    xi3_s_M_elems_V_7_write_assign_proc : process(grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xi3_s_M_elems_V_7_write <= grp_read_xi_to_stream_fu_1054_xi3_s_M_elems_V_7_write;
        else 
            xi3_s_M_elems_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    xi_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, xi_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xi_blk_n <= xi_empty_n;
        else 
            xi_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xi_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            xi_read <= ap_const_logic_1;
        else 
            xi_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
