#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 20 19:49:49 2018
# Process ID: 6474
# Current directory: /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1
# Command line: vivado -log KC705_Gen2x8If128.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_Gen2x8If128.tcl -notrace
# Log file: /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128.vdi
# Journal file: /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source KC705_Gen2x8If128.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/PCIeGen2x8If128.dcp' for cell 'PCIeGen2x8If128_i'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/c_strm/c_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/c_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/dst_stream/dst_stream.dcp' for cell 'chnl_user_app/procUnitWrapper/dst_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/edge_strm/edge_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/edge_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/metadata_strm/metadata_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/metadata_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_in_strm/msg_in_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/msg_in_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_out_strm/msg_out_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/msg_out_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_in_strm/node_in_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/node_in_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_out_strm/node_out_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/node_out_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/procUnit/procUnit.dcp' for cell 'chnl_user_app/procUnitWrapper/procUnit'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/src_stream/src_stream.dcp' for cell 'chnl_user_app/procUnitWrapper/src_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/wt_rom/wt_rom.dcp' for cell 'chnl_user_app/procUnitWrapper/wt_rom'
INFO: [Netlist 29-17] Analyzing 1641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_out_strm/node_out_strm/node_out_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/node_out_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_out_strm/node_out_strm/node_out_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/node_out_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/metadata_strm/metadata_strm/metadata_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/metadata_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/metadata_strm/metadata_strm/metadata_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/metadata_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/source/PCIeGen2x8If128-PCIE_X0Y0.xdc] for cell 'PCIeGen2x8If128_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/source/PCIeGen2x8If128-PCIE_X0Y0.xdc:122]
INFO: [Timing 38-2] Deriving generated clocks [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/source/PCIeGen2x8If128-PCIE_X0Y0.xdc:122]
create_generated_clock: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2037.840 ; gain = 581.660 ; free physical = 126 ; free virtual = 7046
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/source/PCIeGen2x8If128-PCIE_X0Y0.xdc] for cell 'PCIeGen2x8If128_i/inst'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_in_strm/node_in_strm/node_in_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/node_in_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_in_strm/node_in_strm/node_in_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/node_in_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_out_strm/msg_out_strm/msg_out_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/msg_out_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_out_strm/msg_out_strm/msg_out_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/msg_out_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_in_strm/msg_in_strm/msg_in_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/msg_in_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_in_strm/msg_in_strm/msg_in_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/msg_in_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/edge_strm/edge_strm/edge_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/edge_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/edge_strm/edge_strm/edge_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/edge_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/src_stream/src_stream/src_stream.xdc] for cell 'chnl_user_app/procUnitWrapper/src_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/src_stream/src_stream/src_stream.xdc] for cell 'chnl_user_app/procUnitWrapper/src_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/dst_stream/dst_stream/dst_stream.xdc] for cell 'chnl_user_app/procUnitWrapper/dst_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/dst_stream/dst_stream/dst_stream.xdc] for cell 'chnl_user_app/procUnitWrapper/dst_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/c_strm/c_strm/c_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/c_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/c_strm/c_strm/c_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/c_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc]
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_out_strm/node_out_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/metadata_strm/metadata_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/PCIeGen2x8If128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_in_strm/node_in_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_out_strm/msg_out_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_in_strm/msg_in_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/wt_rom/wt_rom.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/edge_strm/edge_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/src_stream/src_stream.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/dst_stream/dst_stream.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/c_strm/c_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/procUnit/procUnit.dcp'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIeGen2x8If128_i/inst/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIeGen2x8If128_i/inst/inst/phy_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIeGen2x8If128_i/inst/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIeGen2x8If128_i/inst/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 66 instances

link_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:54 . Memory (MB): peak = 2041.840 ; gain = 1028.891 ; free physical = 230 ; free virtual = 7034
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2081.859 ; gain = 32.020 ; free physical = 229 ; free virtual = 7033
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "81f2fb964943cdc6".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "369d65dcbc368a92".
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2106.863 ; gain = 0.000 ; free physical = 1188 ; free virtual = 6969
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14707164c

Time (s): cpu = 00:02:11 ; elapsed = 00:02:11 . Memory (MB): peak = 2106.863 ; gain = 25.004 ; free physical = 1188 ; free virtual = 6969
Implement Debug Cores | Checksum: 1d7b06826
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: a3b57dd9

Time (s): cpu = 00:02:31 ; elapsed = 00:02:27 . Memory (MB): peak = 2169.863 ; gain = 88.004 ; free physical = 1134 ; free virtual = 6916

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 17 load pin(s).
INFO: [Opt 31-10] Eliminated 3470 cells.
Phase 3 Constant propagation | Checksum: 4ddfdd21

Time (s): cpu = 00:02:45 ; elapsed = 00:02:42 . Memory (MB): peak = 2169.863 ; gain = 88.004 ; free physical = 1129 ; free virtual = 6911

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 8684 unconnected nets.
INFO: [Opt 31-120] Instance chnl_user_app/procUnitWrapper/wt_rom (wt_rom) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 3690 unconnected cells.
Phase 4 Sweep | Checksum: 12c7113c1

Time (s): cpu = 00:02:59 ; elapsed = 00:02:55 . Memory (MB): peak = 2169.863 ; gain = 88.004 ; free physical = 1116 ; free virtual = 6904

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: d2bba857

Time (s): cpu = 00:03:09 ; elapsed = 00:03:05 . Memory (MB): peak = 2169.863 ; gain = 88.004 ; free physical = 1117 ; free virtual = 6904

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2169.863 ; gain = 0.000 ; free physical = 1116 ; free virtual = 6904
Ending Logic Optimization Task | Checksum: d2bba857

Time (s): cpu = 00:03:10 ; elapsed = 00:03:06 . Memory (MB): peak = 2169.863 ; gain = 88.004 ; free physical = 1116 ; free virtual = 6904

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 339 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 131 newly gated: 61 Total Ports: 678
Number of Flops added for Enable Generation: 18

Ending PowerOpt Patch Enables Task | Checksum: bb7b1088

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 432 ; free virtual = 6227
Ending Power Optimization Task | Checksum: bb7b1088

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 2947.020 ; gain = 777.156 ; free physical = 432 ; free virtual = 6227
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:43 ; elapsed = 00:04:11 . Memory (MB): peak = 2947.020 ; gain = 905.180 ; free physical = 432 ; free virtual = 6227
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 429 ; free virtual = 6227
INFO: [Common 17-1381] The checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 418 ; free virtual = 6227
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 411 ; free virtual = 6223
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (NDRV-5) DriverAndLoadless Nets - Bus Net chnl_user_app/procUnitWrapper/wt_addr[15:0] has undriven and unloaded bits 0:15.
WARNING: [DRC 23-20] Rule violation (NDRV-5) DriverAndLoadless Nets - Net chnl_user_app/procUnitWrapper/wt_en are undriven and have no loads.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[5] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][1]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][2]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][3]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - chnl_user_app/procUnitWrapper/procUnit/inst/grp_dataflow_parent_loop_1_fu_152/dataflow_in_loop_gat_U0/gather_inner_proc_U0/grp_msg_proc_fu_75/top_fadd_32ns_32ng8j_U38/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 412 ; free virtual = 6225
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 406 ; free virtual = 6218

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[2].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[2].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__6' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 766088f7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 396 ; free virtual = 6214

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 11852cc11

Time (s): cpu = 00:04:07 ; elapsed = 00:01:42 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 386 ; free virtual = 6209

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 11852cc11

Time (s): cpu = 00:04:07 ; elapsed = 00:01:43 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 386 ; free virtual = 6209
Phase 1 Placer Initialization | Checksum: 11852cc11

Time (s): cpu = 00:04:08 ; elapsed = 00:01:43 . Memory (MB): peak = 2947.020 ; gain = 0.000 ; free physical = 385 ; free virtual = 6208

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17cafcfee

Time (s): cpu = 00:06:03 ; elapsed = 00:02:47 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 577 ; free virtual = 6402

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17cafcfee

Time (s): cpu = 00:06:05 ; elapsed = 00:02:48 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 577 ; free virtual = 6402

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 145a78bf9

Time (s): cpu = 00:06:36 ; elapsed = 00:03:05 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 570 ; free virtual = 6402

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 113b40116

Time (s): cpu = 00:06:38 ; elapsed = 00:03:06 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 571 ; free virtual = 6402

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f923681a

Time (s): cpu = 00:06:39 ; elapsed = 00:03:06 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 571 ; free virtual = 6402

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: a8d96ba0

Time (s): cpu = 00:06:48 ; elapsed = 00:03:10 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 570 ; free virtual = 6402

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 868fed72

Time (s): cpu = 00:07:06 ; elapsed = 00:03:27 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 570 ; free virtual = 6402

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 16a1e81fa

Time (s): cpu = 00:07:32 ; elapsed = 00:03:53 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 566 ; free virtual = 6401

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: eb5965f7

Time (s): cpu = 00:07:36 ; elapsed = 00:03:56 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 566 ; free virtual = 6401

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 77dce27d

Time (s): cpu = 00:07:37 ; elapsed = 00:03:57 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 566 ; free virtual = 6401

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11b47c393

Time (s): cpu = 00:08:05 ; elapsed = 00:04:15 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 566 ; free virtual = 6402
Phase 3 Detail Placement | Checksum: 11b47c393

Time (s): cpu = 00:08:06 ; elapsed = 00:04:16 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 566 ; free virtual = 6402

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.257. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 155d6711b

Time (s): cpu = 00:09:57 ; elapsed = 00:05:44 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 563 ; free virtual = 6399
Phase 4.1 Post Commit Optimization | Checksum: 155d6711b

Time (s): cpu = 00:09:59 ; elapsed = 00:05:45 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 563 ; free virtual = 6399

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 155d6711b

Time (s): cpu = 00:10:01 ; elapsed = 00:05:46 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 563 ; free virtual = 6399

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 155d6711b

Time (s): cpu = 00:10:02 ; elapsed = 00:05:47 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 563 ; free virtual = 6399

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15d1e3913

Time (s): cpu = 00:10:02 ; elapsed = 00:05:48 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 563 ; free virtual = 6399
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15d1e3913

Time (s): cpu = 00:10:03 ; elapsed = 00:05:48 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 563 ; free virtual = 6399
Ending Placer Task | Checksum: 131b1c49f

Time (s): cpu = 00:10:03 ; elapsed = 00:05:48 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 563 ; free virtual = 6399
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:19 ; elapsed = 00:05:57 . Memory (MB): peak = 2963.027 ; gain = 16.008 ; free physical = 563 ; free virtual = 6399
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 489 ; free virtual = 6400
INFO: [Common 17-1381] The checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 544 ; free virtual = 6399
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 542 ; free virtual = 6397
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 542 ; free virtual = 6397
report_control_sets: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 541 ; free virtual = 6397
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 75839d3a ConstDB: 0 ShapeSum: bc2e2765 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f6ac22f1

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 485 ; free virtual = 6343

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f6ac22f1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 484 ; free virtual = 6343

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f6ac22f1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:38 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 478 ; free virtual = 6339

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f6ac22f1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:38 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 478 ; free virtual = 6339
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fc03f6c8

Time (s): cpu = 00:02:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 437 ; free virtual = 6298
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.286 | TNS=-1368.502| WHS=-0.485 | THS=-2027.822|

Phase 2 Router Initialization | Checksum: 20dd207d8

Time (s): cpu = 00:02:33 ; elapsed = 00:01:15 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 437 ; free virtual = 6298

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 181cbee77

Time (s): cpu = 00:06:14 ; elapsed = 00:02:28 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 339 ; free virtual = 6200

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3735
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ef101f88

Time (s): cpu = 00:18:27 ; elapsed = 00:11:43 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 334 ; free virtual = 6198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.926 | TNS=-3753.974| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1aedb5666

Time (s): cpu = 00:18:30 ; elapsed = 00:11:45 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 333 ; free virtual = 6198

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1cfa4b85c

Time (s): cpu = 00:18:34 ; elapsed = 00:11:49 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 333 ; free virtual = 6197
Phase 4.1.2 GlobIterForTiming | Checksum: 13c9be7fc

Time (s): cpu = 00:18:35 ; elapsed = 00:11:51 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 333 ; free virtual = 6197
Phase 4.1 Global Iteration 0 | Checksum: 13c9be7fc

Time (s): cpu = 00:18:36 ; elapsed = 00:11:51 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 333 ; free virtual = 6197

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: dd6836b0

Time (s): cpu = 00:18:47 ; elapsed = 00:12:01 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 334 ; free virtual = 6198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.852 | TNS=-3760.264| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1869669a5

Time (s): cpu = 00:18:50 ; elapsed = 00:12:03 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 333 ; free virtual = 6198

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1a36fc8dc

Time (s): cpu = 00:18:54 ; elapsed = 00:12:07 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 333 ; free virtual = 6198
Phase 4.2.2 GlobIterForTiming | Checksum: eda68ef2

Time (s): cpu = 00:18:56 ; elapsed = 00:12:08 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 333 ; free virtual = 6198
Phase 4.2 Global Iteration 1 | Checksum: eda68ef2

Time (s): cpu = 00:18:56 ; elapsed = 00:12:09 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 333 ; free virtual = 6198

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 17c28be4f

Time (s): cpu = 00:19:03 ; elapsed = 00:12:15 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6216
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.855 | TNS=-3763.392| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: a9ea7590

Time (s): cpu = 00:19:04 ; elapsed = 00:12:15 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6216
Phase 4 Rip-up And Reroute | Checksum: a9ea7590

Time (s): cpu = 00:19:04 ; elapsed = 00:12:16 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6216

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 6ffbabc9

Time (s): cpu = 00:19:11 ; elapsed = 00:12:19 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6216
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.836 | TNS=-3654.177| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bcca03f3

Time (s): cpu = 00:19:24 ; elapsed = 00:12:23 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6216

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bcca03f3

Time (s): cpu = 00:19:24 ; elapsed = 00:12:23 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6216
Phase 5 Delay and Skew Optimization | Checksum: 1bcca03f3

Time (s): cpu = 00:19:25 ; elapsed = 00:12:23 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6216

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19cb89b12

Time (s): cpu = 00:19:35 ; elapsed = 00:12:28 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6217
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.836 | TNS=-3588.159| WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19269504f

Time (s): cpu = 00:19:35 ; elapsed = 00:12:28 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6217
Phase 6 Post Hold Fix | Checksum: 19269504f

Time (s): cpu = 00:19:35 ; elapsed = 00:12:28 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6217

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.1186 %
  Global Horizontal Routing Utilization  = 6.39576 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X79Y91 -> INT_R_X79Y91
   INT_R_X79Y84 -> INT_R_X79Y84
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
Phase 7 Route finalize | Checksum: 19523194a

Time (s): cpu = 00:19:37 ; elapsed = 00:12:29 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6217

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19523194a

Time (s): cpu = 00:19:37 ; elapsed = 00:12:29 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6217

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y7/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y1/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y6/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y5/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y4/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y3/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y0/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y2/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y1/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y0/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 1060ae483

Time (s): cpu = 00:19:44 ; elapsed = 00:12:36 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6216

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.836 | TNS=-3588.159| WHS=0.027  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1060ae483

Time (s): cpu = 00:19:44 ; elapsed = 00:12:36 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 352 ; free virtual = 6216
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:19:53 ; elapsed = 00:12:39 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 351 ; free virtual = 6216

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:20:09 ; elapsed = 00:12:47 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 351 ; free virtual = 6216
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 255 ; free virtual = 6215
INFO: [Common 17-1381] The checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2963.027 ; gain = 0.000 ; free physical = 326 ; free virtual = 6215
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 2965.871 ; gain = 2.844 ; free physical = 323 ; free virtual = 6213
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:01:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2987.867 ; gain = 21.996 ; free physical = 211 ; free virtual = 6106
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3025.539 ; gain = 37.672 ; free physical = 183 ; free virtual = 6073
Command: report_power -file KC705_Gen2x8If128_power_routed.rpt -pb KC705_Gen2x8If128_power_summary_routed.pb -rpx KC705_Gen2x8If128_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
122 Infos, 33 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3100.578 ; gain = 75.039 ; free physical = 185 ; free virtual = 6007
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3100.578 ; gain = 0.000 ; free physical = 186 ; free virtual = 6009
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 20:16:07 2018...
