\section*{Conclusion}
We have demonstrated a minimal-mask integration of FeFETs into a 0.18\,\si{\micro\meter} CMOS flow, achieving verified endurance and retention characteristics. Future work will address array-level yield optimization and co-design of the sense path.
