int\r\nF_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 , T_1 V_5 )\r\n{\r\nreturn F_2 ( V_2 -> V_6 . V_7 -> V_8 , V_4 ,\r\nV_2 -> V_6 . V_9 . V_10 , - 9 , V_5 ,\r\nV_2 -> V_6 . V_9 . V_10 << 27 | 0x00000001 ) ;\r\n}\r\nvoid\r\nF_3 ( struct V_1 * V_2 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_6 . V_7 -> V_12 ;\r\nstruct V_13 * V_14 = & V_12 -> V_6 . V_15 . V_14 ;\r\nstruct V_16 * V_17 = V_14 -> V_17 ;\r\nint V_18 = V_2 -> V_6 . V_9 . V_18 ;\r\nint V_10 = V_2 -> V_6 . V_9 . V_10 ;\r\nF_4 ( V_17 , 0x610490 + ( V_18 * 0x0010 ) , 0x00001010 , 0x00001000 ) ;\r\nF_4 ( V_17 , 0x610490 + ( V_18 * 0x0010 ) , 0x00000003 , 0x00000000 ) ;\r\nif ( F_5 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x610490 + (ctrl * 0x10)) & 0x001e0000))\r\nbreak;\r\n) < 0 ) {\r\nF_6 ( V_14 , L_1 , V_10 ,\r\nF_7 ( V_17 , 0x610490 + ( V_18 * 0x10 ) ) ) ;\r\n}\r\nF_4 ( V_17 , 0x610090 , 0x00000001 << V_10 , 0x00000000 ) ;\r\nF_4 ( V_17 , 0x6100a0 , 0x00000001 << V_10 , 0x00000000 ) ;\r\n}\r\nstatic int\r\nF_8 ( struct V_1 * V_2 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_6 . V_7 -> V_12 ;\r\nstruct V_13 * V_14 = & V_12 -> V_6 . V_15 . V_14 ;\r\nstruct V_16 * V_17 = V_14 -> V_17 ;\r\nint V_18 = V_2 -> V_6 . V_9 . V_18 ;\r\nint V_10 = V_2 -> V_6 . V_9 . V_10 ;\r\nF_4 ( V_17 , 0x6100a0 , 0x00000001 << V_10 , 0x00000001 << V_10 ) ;\r\nF_9 ( V_17 , 0x610494 + ( V_18 * 0x0010 ) , V_2 -> V_19 ) ;\r\nF_9 ( V_17 , 0x610498 + ( V_18 * 0x0010 ) , 0x00010000 ) ;\r\nF_9 ( V_17 , 0x61049c + ( V_18 * 0x0010 ) , 0x00000001 ) ;\r\nF_4 ( V_17 , 0x610490 + ( V_18 * 0x0010 ) , 0x00000010 , 0x00000010 ) ;\r\nF_9 ( V_17 , 0x640000 + ( V_18 * 0x1000 ) , 0x00000000 ) ;\r\nF_9 ( V_17 , 0x610490 + ( V_18 * 0x0010 ) , 0x00000013 ) ;\r\nif ( F_5 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x610490 + (ctrl * 0x10)) & 0x80000000))\r\nbreak;\r\n) < 0 ) {\r\nF_6 ( V_14 , L_2 , V_10 ,\r\nF_7 ( V_17 , 0x610490 + ( V_18 * 0x10 ) ) ) ;\r\nreturn - V_20 ;\r\n}\r\nreturn 0 ;\r\n}
