
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `./script.ys' --

1. Executing Verilog-2005 frontend: ../verilog/prince_top.v
Parsing Verilog input from `../verilog/prince_top.v' to AST representation.
Generating RTLIL representation for module `\prince_top'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../verilog/prince_core.v
Parsing Verilog input from `../verilog/prince_core.v' to AST representation.
Generating RTLIL representation for module `\prince_core'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../verilog/sbox.v
Parsing Verilog input from `../verilog/sbox.v' to AST representation.
Generating RTLIL representation for module `\sbox'.
Note: Assuming pure combinatorial block at ../verilog/sbox.v:8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../verilog/sbox_inv.v
Parsing Verilog input from `../verilog/sbox_inv.v' to AST representation.
Generating RTLIL representation for module `\sbox_inv'.
Note: Assuming pure combinatorial block at ../verilog/sbox_inv.v:8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../verilog/linear_m_inv.v
Parsing Verilog input from `../verilog/linear_m_inv.v' to AST representation.
Generating RTLIL representation for module `\linear_m_inv'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../verilog/linear_mprime.v
Parsing Verilog input from `../verilog/linear_mprime.v' to AST representation.
Generating RTLIL representation for module `\linear_mprime'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../verilog/linear_m.v
Parsing Verilog input from `../verilog/linear_m.v' to AST representation.
Generating RTLIL representation for module `\linear_m'.
Successfully finished Verilog frontend.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \prince_top
Used module:     \prince_core
Used module:         \sbox_inv
Used module:         \linear_m_inv
Used module:             \linear_mprime
Used module:         \sbox
Used module:         \linear_m

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\prince_core'.
Parameter \TEXT_SIZE = 64
Parameter \KEY_SIZE = 128
Parameter \SBOX_NUMBER = 16
Generating RTLIL representation for module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.

8.3. Analyzing design hierarchy..
Top module:  \prince_top
Used module:     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16
Used module:         \sbox_inv
Used module:         \linear_m_inv
Used module:             \linear_mprime
Used module:         \sbox
Used module:         \linear_m

8.4. Analyzing design hierarchy..
Top module:  \prince_top
Used module:     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16
Used module:         \sbox_inv
Used module:         \linear_m_inv
Used module:             \linear_mprime
Used module:         \sbox
Used module:         \linear_m
Removing unused module `\prince_core'.
Removed 1 unused modules.

9. Executing PROC pass (convert processes to netlists).

9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$../verilog/sbox_inv.v:8$1300 in module sbox_inv.
Marked 1 switch rules as full_case in process $proc$../verilog/sbox_inv.v:8$1300 in module sbox_inv.
Removed 1 dead cases from process $proc$../verilog/sbox.v:8$1299 in module sbox.
Marked 1 switch rules as full_case in process $proc$../verilog/sbox.v:8$1299 in module sbox.
Removed 1 dead cases from process $proc$../verilog/prince_top.v:27$1 in module prince_top.
Marked 1 switch rules as full_case in process $proc$../verilog/prince_top.v:27$1 in module prince_top.
Removed a total of 3 dead cases.

9.3. Executing PROC_INIT pass (extract init attributes).

9.4. Executing PROC_ARST pass (detect async resets in processes).

9.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sbox_inv.$proc$../verilog/sbox_inv.v:8$1300'.
     1/1: $0\data_out[3:0]
Creating decoders for process `\sbox.$proc$../verilog/sbox.v:8$1299'.
     1/1: $0\data_out[3:0]
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
     1/23: $0\m_in[10][63:0]
     2/23: $0\m_in[9][63:0]
     3/23: $0\m_in[8][63:0]
     4/23: $0\m_in[7][63:0]
     5/23: $0\m_in[6][63:0]
     6/23: $0\ims[5][63:0]
     7/23: $0\ims[4][63:0]
     8/23: $0\ims[3][63:0]
     9/23: $0\ims[2][63:0]
    10/23: $0\ims[1][63:0]
    11/23: $0\ims[0][63:0]
    12/23: $0\rcs[11][63:0]
    13/23: $0\rcs[10][63:0]
    14/23: $0\rcs[9][63:0]
    15/23: $0\rcs[8][63:0]
    16/23: $0\rcs[7][63:0]
    17/23: $0\rcs[6][63:0]
    18/23: $0\rcs[5][63:0]
    19/23: $0\rcs[4][63:0]
    20/23: $0\rcs[3][63:0]
    21/23: $0\rcs[2][63:0]
    22/23: $0\rcs[1][63:0]
    23/23: $0\rcs[0][63:0]
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2690'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1982[63:0]$2691
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2688'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1981[63:0]$2689
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2686'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1979[63:0]$2687
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2684'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1978[63:0]$2685
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2682'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1976[63:0]$2683
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2680'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1975[63:0]$2681
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2678'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1973[63:0]$2679
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2676'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1972[63:0]$2677
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2674'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1970[63:0]$2675
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2672'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1969[63:0]$2673
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2670'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1967[63:0]$2671
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2668'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1966[63:0]$2669
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2666'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1964[63:0]$2667
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2664'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1963[63:0]$2665
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2662'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1961[63:0]$2663
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2660'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1960[63:0]$2661
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2658'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1958[63:0]$2659
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2656'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1957[63:0]$2657
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2654'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1955[63:0]$2655
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2652'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1954[63:0]$2653
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2650'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1952[63:0]$2651
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2648'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1951[63:0]$2649
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2646'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1949[63:0]$2647
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2644'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1948[63:0]$2645
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2642'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1946[63:0]$2643
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2640'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1945[63:0]$2641
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2638'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1943[63:0]$2639
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2636'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1942[63:0]$2637
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2634'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1940[63:0]$2635
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2632'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1939[63:0]$2633
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2630'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:195$1937[63:0]$2631
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2628'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:194$1936[63:0]$2629
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2626'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1934[63:0]$2627
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2624'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1933[63:0]$2625
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2622'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1931[63:0]$2623
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2620'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1930[63:0]$2621
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2618'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1928[63:0]$2619
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2616'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1927[63:0]$2617
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2614'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1925[63:0]$2615
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2612'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1924[63:0]$2613
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2610'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1922[63:0]$2611
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2608'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1921[63:0]$2609
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2606'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1919[63:0]$2607
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2604'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1918[63:0]$2605
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2602'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1916[63:0]$2603
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2600'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1915[63:0]$2601
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2598'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1913[63:0]$2599
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2596'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1912[63:0]$2597
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2594'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1910[63:0]$2595
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2592'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1909[63:0]$2593
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2590'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1907[63:0]$2591
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2588'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1906[63:0]$2589
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2586'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1904[63:0]$2587
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2584'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1903[63:0]$2585
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2582'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1901[63:0]$2583
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2580'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1900[63:0]$2581
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2578'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1898[63:0]$2579
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2576'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1897[63:0]$2577
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2574'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1895[63:0]$2575
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2572'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1894[63:0]$2573
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2570'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1892[63:0]$2571
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2568'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1891[63:0]$2569
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2566'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:186$1889[63:0]$2567
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2564'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:185$1888[63:0]$2565
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2562'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1886[63:0]$2563
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2560'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1885[63:0]$2561
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2558'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1883[63:0]$2559
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2556'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1882[63:0]$2557
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2554'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1880[63:0]$2555
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2552'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1879[63:0]$2553
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2550'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1877[63:0]$2551
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2548'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1876[63:0]$2549
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2546'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1874[63:0]$2547
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2544'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1873[63:0]$2545
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2542'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1871[63:0]$2543
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2540'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1870[63:0]$2541
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2538'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1868[63:0]$2539
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2536'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1867[63:0]$2537
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2534'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1865[63:0]$2535
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2532'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1864[63:0]$2533
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2530'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1862[63:0]$2531
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2528'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1861[63:0]$2529
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2526'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1859[63:0]$2527
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2524'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1858[63:0]$2525
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2522'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1856[63:0]$2523
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2520'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1855[63:0]$2521
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2518'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1853[63:0]$2519
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2516'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1852[63:0]$2517
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2514'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1850[63:0]$2515
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2512'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1849[63:0]$2513
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2510'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1847[63:0]$2511
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2508'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1846[63:0]$2509
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2506'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1844[63:0]$2507
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2504'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1843[63:0]$2505
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2502'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:177$1841[63:0]$2503
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2500'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:176$1840[63:0]$2501
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2498'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1838[63:0]$2499
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2496'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1837[63:0]$2497
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2494'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1835[63:0]$2495
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2492'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1834[63:0]$2493
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2490'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1832[63:0]$2491
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2488'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1831[63:0]$2489
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2486'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1829[63:0]$2487
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2484'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1828[63:0]$2485
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2482'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1826[63:0]$2483
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2480'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1825[63:0]$2481
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2478'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1823[63:0]$2479
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2476'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1822[63:0]$2477
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2474'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1820[63:0]$2475
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2472'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1819[63:0]$2473
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2470'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1817[63:0]$2471
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2468'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1816[63:0]$2469
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2466'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1814[63:0]$2467
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2464'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1813[63:0]$2465
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2462'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1811[63:0]$2463
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2460'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1810[63:0]$2461
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2458'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1808[63:0]$2459
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2456'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1807[63:0]$2457
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2454'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1805[63:0]$2455
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2452'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1804[63:0]$2453
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2450'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1802[63:0]$2451
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2448'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1801[63:0]$2449
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2446'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1799[63:0]$2447
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2444'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1798[63:0]$2445
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2442'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1796[63:0]$2443
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2440'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1795[63:0]$2441
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2438'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:168$1793[63:0]$2439
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2436'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:167$1792[63:0]$2437
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2434'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1790[63:0]$2435
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2432'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1789[63:0]$2433
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2430'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1787[63:0]$2431
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2428'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1786[63:0]$2429
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2426'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1784[63:0]$2427
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2424'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1783[63:0]$2425
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2422'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1781[63:0]$2423
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2420'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1780[63:0]$2421
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2418'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1778[63:0]$2419
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2416'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1777[63:0]$2417
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2414'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1775[63:0]$2415
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2412'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1774[63:0]$2413
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2410'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1772[63:0]$2411
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2408'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1771[63:0]$2409
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2406'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1769[63:0]$2407
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2404'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1768[63:0]$2405
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2402'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1766[63:0]$2403
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2400'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1765[63:0]$2401
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2398'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1763[63:0]$2399
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2396'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1762[63:0]$2397
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2394'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1760[63:0]$2395
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2392'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1759[63:0]$2393
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2390'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1757[63:0]$2391
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2388'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1756[63:0]$2389
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2386'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1754[63:0]$2387
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2384'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1753[63:0]$2385
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2382'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1751[63:0]$2383
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2380'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1750[63:0]$2381
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2378'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1748[63:0]$2379
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2376'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1747[63:0]$2377
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2374'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:159$1745[63:0]$2375
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2372'.
     1/1: $0$mem2bits$\sb_in$../verilog/prince_core.v:158$1744[63:0]$2373
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2370'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1737[63:0]$2371
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2368'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1735[63:0]$2369
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2366'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1733[63:0]$2367
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2364'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1731[63:0]$2365
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2362'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1729[63:0]$2363
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2360'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1727[63:0]$2361
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2358'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1725[63:0]$2359
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2356'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1723[63:0]$2357
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2354'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1721[63:0]$2355
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2352'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1719[63:0]$2353
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2350'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1717[63:0]$2351
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2348'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1715[63:0]$2349
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2346'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1713[63:0]$2347
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2344'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1711[63:0]$2345
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2342'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1709[63:0]$2343
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2340'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:132$1707[63:0]$2341
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2338'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1705[63:0]$2339
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2336'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1703[63:0]$2337
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2334'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1701[63:0]$2335
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2332'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1699[63:0]$2333
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2330'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1697[63:0]$2331
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2328'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1695[63:0]$2329
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2326'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1693[63:0]$2327
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2324'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1691[63:0]$2325
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2322'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1689[63:0]$2323
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2320'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1687[63:0]$2321
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2318'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1685[63:0]$2319
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2316'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1683[63:0]$2317
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2314'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1681[63:0]$2315
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2312'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1679[63:0]$2313
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2310'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1677[63:0]$2311
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2308'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:115$1675[63:0]$2309
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2306'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1668[63:0]$2307
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2304'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1667[63:0]$2305
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2302'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1665[63:0]$2303
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2300'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1664[63:0]$2301
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2298'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1662[63:0]$2299
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2296'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1661[63:0]$2297
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2294'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1659[63:0]$2295
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2292'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1658[63:0]$2293
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2290'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1656[63:0]$2291
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2288'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1655[63:0]$2289
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2286'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1653[63:0]$2287
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2284'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1652[63:0]$2285
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2282'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1650[63:0]$2283
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2280'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1649[63:0]$2281
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2278'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1647[63:0]$2279
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2276'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1646[63:0]$2277
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2274'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1644[63:0]$2275
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2272'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1643[63:0]$2273
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2270'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1641[63:0]$2271
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2268'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1640[63:0]$2269
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2266'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1638[63:0]$2267
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2264'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1637[63:0]$2265
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2262'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1635[63:0]$2263
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2260'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1634[63:0]$2261
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2258'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1632[63:0]$2259
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2256'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1631[63:0]$2257
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2254'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1629[63:0]$2255
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2252'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1628[63:0]$2253
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2250'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1626[63:0]$2251
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2248'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1625[63:0]$2249
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2246'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:88$1623[63:0]$2247
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2244'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:87$1622[63:0]$2245
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2242'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1620[63:0]$2243
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2240'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1619[63:0]$2241
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2238'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1617[63:0]$2239
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2236'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1616[63:0]$2237
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2234'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1614[63:0]$2235
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2232'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1613[63:0]$2233
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2230'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1611[63:0]$2231
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2228'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1610[63:0]$2229
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2226'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1608[63:0]$2227
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2224'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1607[63:0]$2225
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2222'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1605[63:0]$2223
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2220'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1604[63:0]$2221
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2218'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1602[63:0]$2219
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2216'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1601[63:0]$2217
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2214'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1599[63:0]$2215
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2212'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1598[63:0]$2213
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2210'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1596[63:0]$2211
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2208'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1595[63:0]$2209
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2206'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1593[63:0]$2207
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2204'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1592[63:0]$2205
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2202'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1590[63:0]$2203
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2200'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1589[63:0]$2201
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2198'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1587[63:0]$2199
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2196'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1586[63:0]$2197
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2194'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1584[63:0]$2195
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2192'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1583[63:0]$2193
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2190'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1581[63:0]$2191
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2188'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1580[63:0]$2189
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2186'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1578[63:0]$2187
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2184'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1577[63:0]$2185
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2182'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:79$1575[63:0]$2183
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2180'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:78$1574[63:0]$2181
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2178'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1572[63:0]$2179
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2176'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1571[63:0]$2177
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2174'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1569[63:0]$2175
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2172'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1568[63:0]$2173
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2170'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1566[63:0]$2171
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2168'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1565[63:0]$2169
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2166'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1563[63:0]$2167
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2164'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1562[63:0]$2165
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2162'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1560[63:0]$2163
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2160'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1559[63:0]$2161
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2158'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1557[63:0]$2159
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2156'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1556[63:0]$2157
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2154'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1554[63:0]$2155
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2152'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1553[63:0]$2153
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2150'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1551[63:0]$2151
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2148'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1550[63:0]$2149
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2146'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1548[63:0]$2147
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2144'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1547[63:0]$2145
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2142'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1545[63:0]$2143
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2140'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1544[63:0]$2141
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2138'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1542[63:0]$2139
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2136'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1541[63:0]$2137
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2134'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1539[63:0]$2135
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2132'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1538[63:0]$2133
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2130'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1536[63:0]$2131
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2128'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1535[63:0]$2129
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2126'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1533[63:0]$2127
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2124'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1532[63:0]$2125
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2122'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1530[63:0]$2123
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2120'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1529[63:0]$2121
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2118'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:70$1527[63:0]$2119
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2116'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:69$1526[63:0]$2117
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2114'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1524[63:0]$2115
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2112'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1523[63:0]$2113
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2110'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1521[63:0]$2111
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2108'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1520[63:0]$2109
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2106'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1518[63:0]$2107
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2104'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1517[63:0]$2105
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2102'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1515[63:0]$2103
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2100'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1514[63:0]$2101
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2098'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1512[63:0]$2099
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2096'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1511[63:0]$2097
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2094'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1509[63:0]$2095
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2092'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1508[63:0]$2093
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2090'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1506[63:0]$2091
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2088'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1505[63:0]$2089
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2086'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1503[63:0]$2087
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2084'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1502[63:0]$2085
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2082'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1500[63:0]$2083
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2080'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1499[63:0]$2081
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2078'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1497[63:0]$2079
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2076'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1496[63:0]$2077
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2074'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1494[63:0]$2075
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2072'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1493[63:0]$2073
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2070'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1491[63:0]$2071
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2068'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1490[63:0]$2069
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2066'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1488[63:0]$2067
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2064'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1487[63:0]$2065
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2062'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1485[63:0]$2063
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2060'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1484[63:0]$2061
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2058'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1482[63:0]$2059
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2056'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1481[63:0]$2057
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2054'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:61$1479[63:0]$2055
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2052'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:60$1478[63:0]$2053
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2050'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1476[63:0]$2051
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2048'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1475[63:0]$2049
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2046'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1473[63:0]$2047
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2044'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1472[63:0]$2045
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2042'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1470[63:0]$2043
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2040'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1469[63:0]$2041
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2038'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1467[63:0]$2039
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2036'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1466[63:0]$2037
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2034'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1464[63:0]$2035
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2032'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1463[63:0]$2033
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2030'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1461[63:0]$2031
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2028'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1460[63:0]$2029
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2026'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1458[63:0]$2027
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2024'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1457[63:0]$2025
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2022'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1455[63:0]$2023
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2020'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1454[63:0]$2021
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2018'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1452[63:0]$2019
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2016'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1451[63:0]$2017
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2014'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1449[63:0]$2015
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2012'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1448[63:0]$2013
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2010'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1446[63:0]$2011
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2008'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1445[63:0]$2009
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2006'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1443[63:0]$2007
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2004'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1442[63:0]$2005
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2002'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1440[63:0]$2003
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2000'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1439[63:0]$2001
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$1998'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1437[63:0]$1999
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$1996'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1436[63:0]$1997
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$1994'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1434[63:0]$1995
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$1992'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1433[63:0]$1993
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$1990'.
     1/1: $0$mem2bits$\sb_out$../verilog/prince_core.v:52$1431[63:0]$1991
Creating decoders for process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$1988'.
     1/1: $0$mem2bits$\ims$../verilog/prince_core.v:51$1430[63:0]$1989
Creating decoders for process `\prince_top.$proc$../verilog/prince_top.v:27$1'.
     1/6: $1\k1[63:0]
     2/6: $1\k0_prime[63:0]
     3/6: $1\k0[63:0]
     4/6: $0\k0[63:0]
     5/6: $0\k1[63:0]
     6/6: $0\k0_prime[63:0]

9.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\sbox_inv.\data_out' from process `\sbox_inv.$proc$../verilog/sbox_inv.v:8$1300'.
No latch inferred for signal `\sbox.\data_out' from process `\sbox.$proc$../verilog/sbox.v:8$1299'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[0]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[1]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[2]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[3]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[4]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[5]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[6]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[7]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[8]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[9]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[10]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\rcs[11]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\ims[0]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\ims[1]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\ims[2]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\ims[3]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\ims[4]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\ims[5]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\m_in[6]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\m_in[7]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\m_in[8]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\m_in[9]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.\m_in[10]' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1982' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2690'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1981' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2688'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1979' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2686'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1978' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2684'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1976' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2682'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1975' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2680'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1973' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2678'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1972' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2676'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1970' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2674'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1969' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2672'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1967' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2670'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1966' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2668'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1964' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2666'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1963' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2664'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1961' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2662'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1960' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2660'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1958' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2658'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1957' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2656'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1955' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2654'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1954' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2652'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1952' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2650'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1951' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2648'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1949' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2646'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1948' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2644'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1946' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2642'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1945' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2640'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1943' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2638'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1942' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2636'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1940' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2634'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1939' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2632'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:195$1937' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2630'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:194$1936' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2628'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1934' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2626'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1933' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2624'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1931' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2622'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1930' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2620'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1928' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2618'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1927' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2616'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1925' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2614'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1924' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2612'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1922' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2610'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1921' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2608'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1919' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2606'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1918' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2604'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1916' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2602'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1915' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2600'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1913' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2598'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1912' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2596'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1910' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2594'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1909' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2592'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1907' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2590'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1906' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2588'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1904' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2586'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1903' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2584'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1901' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2582'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1900' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2580'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1898' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2578'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1897' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2576'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1895' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2574'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1894' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2572'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1892' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2570'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1891' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2568'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:186$1889' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2566'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:185$1888' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2564'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1886' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2562'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1885' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2560'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1883' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2558'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1882' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2556'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1880' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2554'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1879' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2552'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1877' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2550'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1876' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2548'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1874' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2546'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1873' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2544'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1871' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2542'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1870' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2540'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1868' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2538'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1867' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2536'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1865' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2534'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1864' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2532'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1862' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2530'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1861' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2528'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1859' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2526'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1858' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2524'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1856' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2522'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1855' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2520'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1853' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2518'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1852' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2516'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1850' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2514'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1849' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2512'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1847' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2510'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1846' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2508'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1844' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2506'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1843' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2504'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:177$1841' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2502'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:176$1840' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2500'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1838' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2498'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1837' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2496'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1835' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2494'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1834' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2492'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1832' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2490'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1831' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2488'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1829' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2486'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1828' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2484'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1826' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2482'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1825' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2480'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1823' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2478'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1822' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2476'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1820' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2474'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1819' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2472'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1817' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2470'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1816' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2468'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1814' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2466'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1813' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2464'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1811' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2462'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1810' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2460'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1808' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2458'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1807' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2456'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1805' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2454'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1804' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2452'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1802' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2450'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1801' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2448'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1799' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2446'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1798' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2444'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1796' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2442'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1795' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2440'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:168$1793' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2438'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:167$1792' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2436'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1790' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2434'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1789' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2432'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1787' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2430'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1786' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2428'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1784' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2426'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1783' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2424'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1781' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2422'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1780' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2420'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1778' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2418'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1777' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2416'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1775' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2414'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1774' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2412'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1772' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2410'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1771' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2408'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1769' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2406'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1768' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2404'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1766' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2402'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1765' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2400'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1763' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2398'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1762' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2396'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1760' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2394'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1759' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2392'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1757' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2390'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1756' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2388'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1754' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2386'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1753' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2384'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1751' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2382'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1750' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2380'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1748' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2378'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1747' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2376'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:159$1745' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2374'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_in$../verilog/prince_core.v:158$1744' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2372'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1737' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2370'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1735' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2368'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1733' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2366'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1731' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2364'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1729' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2362'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1727' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2360'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1725' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2358'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1723' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2356'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1721' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2354'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1719' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2352'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1717' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2350'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1715' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2348'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1713' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2346'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1711' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2344'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1709' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2342'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:132$1707' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2340'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1705' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2338'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1703' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2336'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1701' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2334'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1699' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2332'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1697' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2330'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1695' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2328'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1693' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2326'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1691' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2324'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1689' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2322'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1687' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2320'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1685' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2318'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1683' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2316'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1681' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2314'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1679' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2312'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1677' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2310'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:115$1675' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2308'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1668' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2306'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1667' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2304'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1665' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2302'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1664' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2300'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1662' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2298'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1661' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2296'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1659' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2294'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1658' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2292'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1656' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2290'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1655' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2288'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1653' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2286'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1652' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2284'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1650' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2282'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1649' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2280'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1647' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2278'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1646' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2276'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1644' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2274'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1643' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2272'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1641' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2270'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1640' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2268'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1638' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2266'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1637' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2264'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1635' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2262'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1634' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2260'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1632' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2258'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1631' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2256'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1629' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2254'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1628' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2252'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1626' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2250'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1625' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2248'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:88$1623' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2246'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:87$1622' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2244'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1620' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2242'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1619' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2240'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1617' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2238'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1616' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2236'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1614' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2234'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1613' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2232'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1611' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2230'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1610' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2228'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1608' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2226'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1607' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2224'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1605' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2222'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1604' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2220'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1602' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2218'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1601' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2216'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1599' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2214'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1598' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2212'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1596' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2210'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1595' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2208'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1593' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2206'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1592' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2204'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1590' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2202'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1589' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2200'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1587' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2198'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1586' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2196'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1584' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2194'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1583' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2192'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1581' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2190'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1580' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2188'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1578' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2186'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1577' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2184'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:79$1575' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2182'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:78$1574' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2180'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1572' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2178'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1571' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2176'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1569' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2174'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1568' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2172'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1566' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2170'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1565' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2168'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1563' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2166'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1562' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2164'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1560' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2162'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1559' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2160'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1557' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2158'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1556' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2156'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1554' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2154'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1553' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2152'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1551' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2150'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1550' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2148'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1548' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2146'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1547' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2144'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1545' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2142'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1544' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2140'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1542' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2138'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1541' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2136'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1539' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2134'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1538' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2132'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1536' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2130'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1535' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2128'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1533' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2126'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1532' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2124'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1530' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2122'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1529' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2120'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:70$1527' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2118'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:69$1526' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2116'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1524' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2114'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1523' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2112'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1521' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2110'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1520' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2108'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1518' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2106'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1517' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2104'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1515' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2102'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1514' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2100'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1512' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2098'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1511' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2096'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1509' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2094'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1508' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2092'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1506' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2090'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1505' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2088'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1503' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2086'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1502' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2084'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1500' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2082'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1499' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2080'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1497' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2078'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1496' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2076'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1494' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2074'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1493' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2072'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1491' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2070'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1490' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2068'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1488' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2066'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1487' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2064'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1485' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2062'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1484' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2060'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1482' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2058'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1481' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2056'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:61$1479' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2054'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:60$1478' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2052'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1476' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2050'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1475' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2048'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1473' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2046'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1472' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2044'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1470' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2042'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1469' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2040'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1467' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2038'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1466' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2036'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1464' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2034'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1463' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2032'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1461' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2030'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1460' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2028'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1458' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2026'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1457' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2024'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1455' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2022'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1454' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2020'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1452' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2018'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1451' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2016'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1449' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2014'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1448' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2012'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1446' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2010'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1445' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2008'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1443' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2006'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1442' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2004'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1440' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2002'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1439' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2000'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1437' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$1998'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1436' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$1996'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1434' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$1994'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1433' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$1992'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\sb_out$../verilog/prince_core.v:52$1431' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$1990'.
No latch inferred for signal `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$mem2bits$\ims$../verilog/prince_core.v:51$1430' from process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$1988'.
No latch inferred for signal `\prince_top.\k0_prime' from process `\prince_top.$proc$../verilog/prince_top.v:27$1'.
No latch inferred for signal `\prince_top.\k1' from process `\prince_top.$proc$../verilog/prince_top.v:27$1'.
No latch inferred for signal `\prince_top.\k0' from process `\prince_top.$proc$../verilog/prince_top.v:27$1'.

9.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\sbox_inv.$proc$../verilog/sbox_inv.v:8$1300'.
Removing empty process `sbox_inv.$proc$../verilog/sbox_inv.v:8$1300'.
Found and cleaned up 1 empty switch in `\sbox.$proc$../verilog/sbox.v:8$1299'.
Removing empty process `sbox.$proc$../verilog/sbox.v:8$1299'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:1$2692'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2690'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2688'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2686'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2684'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2682'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2680'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2678'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2676'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2674'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2672'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2670'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2668'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2666'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2664'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2662'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2660'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2658'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2656'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2654'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2652'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2650'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2648'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2646'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2644'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2642'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2640'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2638'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2636'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2634'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2632'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:195$2630'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:194$2628'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2626'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2624'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2622'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2620'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2618'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2616'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2614'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2612'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2610'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2608'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2606'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2604'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2602'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2600'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2598'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2596'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2594'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2592'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2590'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2588'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2586'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2584'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2582'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2580'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2578'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2576'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2574'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2572'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2570'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2568'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:186$2566'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:185$2564'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2562'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2560'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2558'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2556'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2554'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2552'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2550'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2548'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2546'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2544'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2542'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2540'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2538'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2536'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2534'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2532'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2530'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2528'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2526'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2524'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2522'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2520'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2518'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2516'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2514'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2512'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2510'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2508'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2506'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2504'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:177$2502'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:176$2500'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2498'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2496'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2494'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2492'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2490'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2488'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2486'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2484'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2482'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2480'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2478'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2476'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2474'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2472'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2470'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2468'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2466'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2464'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2462'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2460'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2458'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2456'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2454'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2452'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2450'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2448'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2446'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2444'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2442'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2440'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:168$2438'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:167$2436'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2434'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2432'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2430'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2428'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2426'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2424'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2422'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2420'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2418'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2416'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2414'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2412'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2410'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2408'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2406'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2404'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2402'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2400'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2398'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2396'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2394'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2392'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2390'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2388'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2386'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2384'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2382'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2380'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2378'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2376'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:159$2374'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:158$2372'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2370'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2368'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2366'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2364'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2362'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2360'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2358'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2356'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2354'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2352'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2350'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2348'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2346'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2344'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2342'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:132$2340'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2338'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2336'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2334'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2332'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2330'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2328'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2326'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2324'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2322'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2320'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2318'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2316'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2314'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2312'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2310'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:115$2308'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2306'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2304'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2302'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2300'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2298'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2296'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2294'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2292'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2290'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2288'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2286'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2284'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2282'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2280'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2278'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2276'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2274'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2272'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2270'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2268'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2266'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2264'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2262'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2260'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2258'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2256'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2254'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2252'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2250'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2248'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:88$2246'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:87$2244'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2242'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2240'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2238'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2236'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2234'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2232'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2230'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2228'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2226'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2224'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2222'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2220'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2218'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2216'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2214'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2212'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2210'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2208'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2206'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2204'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2202'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2200'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2198'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2196'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2194'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2192'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2190'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2188'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2186'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2184'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:79$2182'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:78$2180'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2178'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2176'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2174'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2172'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2170'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2168'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2166'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2164'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2162'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2160'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2158'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2156'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2154'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2152'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2150'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2148'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2146'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2144'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2142'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2140'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2138'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2136'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2134'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2132'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2130'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2128'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2126'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2124'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2122'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2120'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:70$2118'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:69$2116'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2114'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2112'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2110'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2108'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2106'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2104'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2102'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2100'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2098'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2096'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2094'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2092'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2090'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2088'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2086'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2084'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2082'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2080'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2078'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2076'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2074'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2072'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2070'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2068'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2066'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2064'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2062'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2060'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2058'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2056'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:61$2054'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:60$2052'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2050'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2048'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2046'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2044'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2042'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2040'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2038'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2036'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2034'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2032'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2030'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2028'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2026'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2024'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2022'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2020'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2018'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2016'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2014'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2012'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2010'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2008'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2006'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2004'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$2002'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$2000'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$1998'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$1996'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$1994'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$1992'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:52$1990'.
Removing empty process `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.$proc$../verilog/prince_core.v:51$1988'.
Found and cleaned up 1 empty switch in `\prince_top.$proc$../verilog/prince_top.v:27$1'.
Removing empty process `prince_top.$proc$../verilog/prince_top.v:27$1'.
Cleaned up 3 empty switches.

10. Executing FSM pass (extract and optimize FSM).

10.1. Executing FSM_DETECT pass (finding FSMs in design).

10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \sbox_inv..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \prince_top..
Removed 0 unused cells and 841 unused wires.
<suppressed ~19 debug messages>

10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
<suppressed ~2 debug messages>
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
<suppressed ~3 debug messages>
Optimizing module sbox.
<suppressed ~1 debug messages>
Optimizing module sbox_inv.
<suppressed ~1 debug messages>

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
<suppressed ~48 debug messages>
Finding identical cells in module `\prince_top'.
<suppressed ~6 debug messages>
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 18 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_mprime..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prince_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sbox..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sbox_inv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
  Optimizing cells in module \linear_m.
  Optimizing cells in module \linear_m_inv.
  Optimizing cells in module \linear_mprime.
  Optimizing cells in module \prince_top.
  Optimizing cells in module \sbox.
  Optimizing cells in module \sbox_inv.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

11.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..
Removed 0 unused cells and 19 unused wires.
<suppressed ~5 debug messages>

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_mprime..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prince_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sbox..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sbox_inv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
  Optimizing cells in module \linear_m.
  Optimizing cells in module \linear_m_inv.
  Optimizing cells in module \linear_mprime.
  Optimizing cells in module \prince_top.
  Optimizing cells in module \sbox.
  Optimizing cells in module \sbox_inv.
Performed a total of 0 changes.

11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

11.13. Executing OPT_RMDFF pass (remove dff with constant values).

11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

11.16. Finished OPT passes. (There is nothing left to do.)

12. Executing MEMORY pass.

12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

12.5. Executing MEMORY_COLLECT pass (generating $mem cells).

12.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_mprime..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prince_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sbox..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sbox_inv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
  Optimizing cells in module \linear_m.
  Optimizing cells in module \linear_m_inv.
  Optimizing cells in module \linear_mprime.
  Optimizing cells in module \prince_top.
  Optimizing cells in module \sbox.
  Optimizing cells in module \sbox_inv.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

13.6. Executing OPT_RMDFF pass (remove dff with constant values).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

13.9. Finished OPT passes. (There is nothing left to do.)

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

14.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_pmux\WIDTH=64\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=16 for cells of type $pmux.
No more expansions possible.
<suppressed ~456 debug messages>

15. Executing OPT pass (performing simple optimizations).

15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
<suppressed ~360 debug messages>
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
<suppressed ~258 debug messages>
Optimizing module sbox.
<suppressed ~124 debug messages>
Optimizing module sbox_inv.
<suppressed ~124 debug messages>

15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
<suppressed ~129 debug messages>
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
<suppressed ~567 debug messages>
Finding identical cells in module `\sbox'.
<suppressed ~192 debug messages>
Finding identical cells in module `\sbox_inv'.
<suppressed ~189 debug messages>
Removed a total of 359 cells.

15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_mprime..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prince_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
  Optimizing cells in module \linear_m.
  Optimizing cells in module \linear_m_inv.
  Optimizing cells in module \linear_mprime.
  Optimizing cells in module \prince_top.
  Optimizing cells in module \sbox.
  Optimizing cells in module \sbox_inv.
Performed a total of 0 changes.

15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

15.6. Executing OPT_RMDFF pass (remove dff with constant values).

15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..
Removed 0 unused cells and 778 unused wires.
<suppressed ~3 debug messages>

15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

15.9. Finished OPT passes. (There is nothing left to do.)

16. Executing SYNTH pass.

16.1. Executing HIERARCHY pass (managing design hierarchy).

16.1.1. Analyzing design hierarchy..
Top module:  \prince_top
Used module:     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16
Used module:         \sbox
Used module:         \sbox_inv
Used module:         \linear_m_inv
Used module:             \linear_mprime
Used module:         \linear_m

16.1.2. Analyzing design hierarchy..
Top module:  \prince_top
Used module:     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16
Used module:         \sbox
Used module:         \sbox_inv
Used module:         \linear_m_inv
Used module:             \linear_mprime
Used module:         \linear_m
Removed 0 unused modules.

16.2. Executing PROC pass (convert processes to netlists).

16.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

16.2.3. Executing PROC_INIT pass (extract init attributes).

16.2.4. Executing PROC_ARST pass (detect async resets in processes).

16.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

16.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

16.2.7. Executing PROC_DFF pass (convert process syncs to FFs).

16.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.5. Executing CHECK pass (checking for obvious problems).
checking module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
checking module linear_m..
checking module linear_m_inv..
checking module linear_mprime..
checking module prince_top..
checking module sbox..
checking module sbox_inv..
found and reported 0 problems.

16.6. Executing OPT pass (performing simple optimizations).

16.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

16.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_mprime..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prince_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
  Optimizing cells in module \linear_m.
  Optimizing cells in module \linear_m_inv.
  Optimizing cells in module \linear_mprime.
  Optimizing cells in module \prince_top.
  Optimizing cells in module \sbox.
  Optimizing cells in module \sbox_inv.
Performed a total of 0 changes.

16.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

16.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.6.9. Finished OPT passes. (There is nothing left to do.)

16.7. Executing WREDUCE pass (reducing word size of cells).

16.8. Executing PEEPOPT pass (run peephole optimizers).

16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.10. Executing TECHMAP pass (map to technology primitives).

16.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

16.10.2. Continuing TECHMAP pass.
No more expansions possible.

16.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module linear_m:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module linear_m_inv:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module linear_mprime:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module prince_top:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sbox:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sbox_inv:
  created 0 $alu and 0 $macc cells.

16.12. Executing SHARE pass (SAT-based resource sharing).

16.13. Executing OPT pass (performing simple optimizations).

16.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

16.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_mprime..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prince_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
  Optimizing cells in module \linear_m.
  Optimizing cells in module \linear_m_inv.
  Optimizing cells in module \linear_mprime.
  Optimizing cells in module \prince_top.
  Optimizing cells in module \sbox.
  Optimizing cells in module \sbox_inv.
Performed a total of 0 changes.

16.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

16.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.13.9. Finished OPT passes. (There is nothing left to do.)

16.14. Executing FSM pass (extract and optimize FSM).

16.14.1. Executing FSM_DETECT pass (finding FSMs in design).

16.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

16.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

16.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

16.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

16.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

16.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

16.15. Executing OPT pass (performing simple optimizations).

16.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

16.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.15.5. Finished fast OPT passes.

16.16. Executing MEMORY pass.

16.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

16.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

16.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).

16.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.18. Executing OPT pass (performing simple optimizations).

16.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
<suppressed ~4 debug messages>
Optimizing module sbox_inv.
<suppressed ~4 debug messages>

16.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

16.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..
Removed 17 unused cells and 12 unused wires.
<suppressed ~19 debug messages>

16.18.5. Finished fast OPT passes.

16.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

16.20. Executing OPT pass (performing simple optimizations).

16.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

16.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_mprime..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prince_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
  Optimizing cells in module \linear_m.
  Optimizing cells in module \linear_m_inv.
  Optimizing cells in module \linear_mprime.
  Optimizing cells in module \prince_top.
  Optimizing cells in module \sbox.
  Optimizing cells in module \sbox_inv.
Performed a total of 0 changes.

16.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

16.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.20.9. Finished OPT passes. (There is nothing left to do.)

16.21. Executing TECHMAP pass (map to technology primitives).

16.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

16.21.2. Continuing TECHMAP pass.
No more expansions possible.

16.22. Executing OPT pass (performing simple optimizations).

16.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

16.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..

16.22.5. Finished fast OPT passes.

16.23. Executing ABC pass (technology mapping using ABC).

16.23.1. Extracting gate netlist of module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16' to `<abc-temp-dir>/input.blif'..
Extracted 1581 gates and 2734 wires to a netlist network with 1152 inputs and 896 outputs.

16.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       88
ABC RESULTS:              XNOR cells:      487
ABC RESULTS:               XOR cells:      857
ABC RESULTS:        internal signals:      686
ABC RESULTS:           input signals:     1152
ABC RESULTS:          output signals:      896
Removing temp directory.

16.23.2. Extracting gate netlist of module `\linear_m' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16.23.3. Extracting gate netlist of module `\linear_m_inv' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16.23.4. Extracting gate netlist of module `\linear_mprime' to `<abc-temp-dir>/input.blif'..
Extracted 112 gates and 176 wires to a netlist network with 64 inputs and 64 outputs.

16.23.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.4.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       16
ABC RESULTS:              XNOR cells:       64
ABC RESULTS:               XOR cells:       48
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       64
Removing temp directory.

16.23.5. Extracting gate netlist of module `\prince_top' to `<abc-temp-dir>/input.blif'..
Extracted 519 gates and 713 wires to a netlist network with 193 inputs and 192 outputs.

16.23.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:            ANDNOT cells:       63
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       31
ABC RESULTS:                OR cells:       32
ABC RESULTS:             ORNOT cells:       31
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:      129
ABC RESULTS:        internal signals:      328
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:      192
Removing temp directory.

16.23.6. Extracting gate netlist of module `\sbox' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 72 wires to a netlist network with 4 inputs and 4 outputs.

16.23.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              AOI3 cells:        6
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              OAI3 cells:        5
ABC RESULTS:                OR cells:       11
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

16.23.7. Extracting gate netlist of module `\sbox_inv' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 72 wires to a netlist network with 4 inputs and 4 outputs.

16.23.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

16.23.7.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              AOI3 cells:        8
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              OAI3 cells:        2
ABC RESULTS:                OR cells:       12
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

16.24. Executing OPT pass (performing simple optimizations).

16.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

16.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
<suppressed ~6 debug messages>
Finding identical cells in module `\sbox_inv'.
<suppressed ~6 debug messages>
Removed a total of 4 cells.

16.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..
Removed 0 unused cells and 2662 unused wires.
<suppressed ~5 debug messages>

16.24.5. Finished fast OPT passes.

16.25. Executing HIERARCHY pass (managing design hierarchy).

16.25.1. Analyzing design hierarchy..
Top module:  \prince_top
Used module:     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16
Used module:         \sbox
Used module:         \sbox_inv
Used module:         \linear_m_inv
Used module:             \linear_mprime
Used module:         \linear_m

16.25.2. Analyzing design hierarchy..
Top module:  \prince_top
Used module:     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16
Used module:         \sbox
Used module:         \sbox_inv
Used module:         \linear_m_inv
Used module:             \linear_mprime
Used module:         \linear_m
Removed 0 unused modules.

16.26. Printing statistics.

=== $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16 ===

   Number of wires:                653
   Number of wire bits:           3992
   Number of public wires:          53
   Number of public wire bits:    3392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1635
     $_NOT_                         88
     $_XNOR_                       487
     $_XOR_                        857
     linear_m                        5
     linear_m_inv                    5
     linear_mprime                   1
     sbox                           96
     sbox_inv                       96

=== linear_m ===

   Number of wires:                  3
   Number of wire bits:            192
   Number of public wires:           3
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     linear_mprime                   1

=== linear_m_inv ===

   Number of wires:                  3
   Number of wire bits:            192
   Number of public wires:           3
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     linear_mprime                   1

=== linear_mprime ===

   Number of wires:                 66
   Number of wire bits:            192
   Number of public wires:           2
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_NOT_                         16
     $_XNOR_                        64
     $_XOR_                         48

=== prince_top ===

   Number of wires:                140
   Number of wire bits:            834
   Number of public wires:          11
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                322
     $_ANDNOT_                      63
     $_AND_                         32
     $_MUX_                          1
     $_NAND_                        31
     $_ORNOT_                       31
     $_OR_                          32
     $_XNOR_                         2
     $_XOR_                        129
     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16      1

=== sbox ===

   Number of wires:                 29
   Number of wire bits:             35
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $_ANDNOT_                       3
     $_AND_                          1
     $_AOI3_                         6
     $_NAND_                         1
     $_NOR_                          1
     $_OAI3_                         5
     $_ORNOT_                        4
     $_OR_                          10

=== sbox_inv ===

   Number of wires:                 30
   Number of wire bits:             36
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_ANDNOT_                       3
     $_AOI3_                         8
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          1
     $_OAI3_                         2
     $_ORNOT_                        4
     $_OR_                          11

=== design hierarchy ===

   prince_top                        1
     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16      1
       linear_m                      5
         linear_mprime               1
       linear_m_inv                  5
         linear_mprime               1
       linear_mprime                 1
       sbox                         96
       sbox_inv                     96

   Number of wires:               7213
   Number of wire bits:          15674
   Number of public wires:         500
   Number of public wire bits:    8961
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9209
     $_ANDNOT_                     639
     $_AND_                        128
     $_AOI3_                      1344
     $_MUX_                          1
     $_NAND_                       319
     $_NOR_                        192
     $_NOT_                        360
     $_OAI3_                       672
     $_ORNOT_                      799
     $_OR_                        2048
     $_XNOR_                      1193
     $_XOR_                       1514

16.27. Executing CHECK pass (checking for obvious problems).
checking module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
checking module linear_m..
checking module linear_m_inv..
checking module linear_mprime..
checking module prince_top..
checking module sbox..
checking module sbox_inv..
found and reported 0 problems.

17. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=18.00) is a direct match for cell type $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNN_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_NN1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_NP0_ (.C(~C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_NP1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFFSR_NNN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_NNP_ (.C(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPP_ (.C(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNN_ (.C( C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNP_ (.C( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPN_ (.C( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPP_ (.C( C), .D( D), .Q( Q), .R( R), .S( S));
Mapping DFF cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16':
Mapping DFF cells in module `\linear_m':
Mapping DFF cells in module `\linear_m_inv':
Mapping DFF cells in module `\linear_mprime':
Mapping DFF cells in module `\prince_top':
Mapping DFF cells in module `\sbox':
Mapping DFF cells in module `\sbox_inv':

18. Executing ABC pass (technology mapping using ABC).

18.1. Extracting gate netlist of module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16' to `<abc-temp-dir>/input.blif'..
Extracted 1432 gates and 2584 wires to a netlist network with 1152 inputs and 896 outputs.

18.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/bruno/projects/princev2/synth/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/bruno/projects/princev2/synth/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

18.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:     1916
ABC RESULTS:               NOR cells:     1492
ABC RESULTS:               NOT cells:     1204
ABC RESULTS:        internal signals:      536
ABC RESULTS:           input signals:     1152
ABC RESULTS:          output signals:      896
Removing temp directory.

18.2. Extracting gate netlist of module `\linear_m' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

18.3. Extracting gate netlist of module `\linear_m_inv' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

18.4. Extracting gate netlist of module `\linear_mprime' to `<abc-temp-dir>/input.blif'..
Extracted 128 gates and 192 wires to a netlist network with 64 inputs and 64 outputs.

18.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/bruno/projects/princev2/synth/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/bruno/projects/princev2/synth/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

18.4.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:      208
ABC RESULTS:               NOR cells:      136
ABC RESULTS:               NOT cells:      128
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       64
Removing temp directory.

18.5. Extracting gate netlist of module `\prince_top' to `<abc-temp-dir>/input.blif'..
Extracted 321 gates and 514 wires to a netlist network with 193 inputs and 192 outputs.

18.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/bruno/projects/princev2/synth/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/bruno/projects/princev2/synth/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

18.5.2. Re-integrating ABC results.
ABC RESULTS:               BUF cells:       63
ABC RESULTS:              NAND cells:      134
ABC RESULTS:               NOR cells:      257
ABC RESULTS:               NOT cells:      163
ABC RESULTS:        internal signals:      129
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:      192
Removing temp directory.

18.6. Extracting gate netlist of module `\sbox' to `<abc-temp-dir>/input.blif'..
Extracted 31 gates and 35 wires to a netlist network with 4 inputs and 4 outputs.

18.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/bruno/projects/princev2/synth/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/bruno/projects/princev2/synth/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

18.6.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:       12
ABC RESULTS:               NOT cells:        7
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

18.7. Extracting gate netlist of module `\sbox_inv' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 36 wires to a netlist network with 4 inputs and 4 outputs.

18.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/bruno/projects/princev2/synth/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/bruno/projects/princev2/synth/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

18.7.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:       15
ABC RESULTS:               NOT cells:        4
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_m_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \linear_mprime..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prince_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sbox_inv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
  Optimizing cells in module \linear_m.
  Optimizing cells in module \linear_m_inv.
  Optimizing cells in module \linear_mprime.
  Optimizing cells in module \prince_top.
  Optimizing cells in module \sbox.
  Optimizing cells in module \sbox_inv.
Performed a total of 0 changes.

19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Finding identical cells in module `\linear_m'.
Finding identical cells in module `\linear_m_inv'.
Finding identical cells in module `\linear_mprime'.
Finding identical cells in module `\prince_top'.
Finding identical cells in module `\sbox'.
Finding identical cells in module `\sbox_inv'.
Removed a total of 0 cells.

19.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16..
Finding unused cells or wires in module \linear_m..
Finding unused cells or wires in module \linear_m_inv..
Finding unused cells or wires in module \linear_mprime..
Finding unused cells or wires in module \prince_top..
Finding unused cells or wires in module \sbox..
Finding unused cells or wires in module \sbox_inv..
Removed 0 unused cells and 3361 unused wires.
<suppressed ~5 debug messages>

19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Optimizing module linear_m.
Optimizing module linear_m_inv.
Optimizing module linear_mprime.
Optimizing module prince_top.
Optimizing module sbox.
Optimizing module sbox_inv.

19.9. Finished OPT passes. (There is nothing left to do.)

20. Printing statistics.

=== $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16 ===

   Number of wires:               3833
   Number of wire bits:           7172
   Number of public wires:          53
   Number of public wire bits:    3392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4815
     NAND                         1916
     NOR                          1492
     NOT                          1204
     linear_m                        5
     linear_m_inv                    5
     linear_mprime                   1
     sbox                           96
     sbox_inv                       96

=== linear_m ===

   Number of wires:                  3
   Number of wire bits:            192
   Number of public wires:           3
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     linear_mprime                   1

=== linear_m_inv ===

   Number of wires:                  3
   Number of wire bits:            192
   Number of public wires:           3
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     linear_mprime                   1

=== linear_mprime ===

   Number of wires:                410
   Number of wire bits:            536
   Number of public wires:           2
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                472
     NAND                          208
     NOR                           136
     NOT                           128

=== prince_top ===

   Number of wires:                436
   Number of wire bits:           1130
   Number of public wires:          11
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                618
     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16      1
     BUF                            63
     NAND                          134
     NOR                           257
     NOT                           163

=== sbox ===

   Number of wires:                 24
   Number of wire bits:             30
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     NAND                            7
     NOR                            12
     NOT                             7

=== sbox_inv ===

   Number of wires:                 25
   Number of wire bits:             31
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     NAND                            8
     NOR                            15
     NOT                             4

=== design hierarchy ===

   prince_top                        1
     $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16      1
       linear_m                      5
         linear_mprime               1
       linear_m_inv                  5
         linear_mprime               1
       linear_mprime                 1
       sbox                         96
       sbox_inv                     96

   Number of wires:              13513
   Number of wire bits:          21974
   Number of public wires:         500
   Number of public wire bits:    8961
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15509
     BUF                            63
     NAND                         5778
     NOR                          5837
     NOT                          3831

21. Executing Verilog backend.
Dumping module `$paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16'.
Dumping module `\linear_m'.
Dumping module `\linear_m_inv'.
Dumping module `\linear_mprime'.
Dumping module `\prince_top'.
Dumping module `\sbox'.
Dumping module `\sbox_inv'.

22. Executing FLATTEN pass (flatten design).
Using template $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16 for cells of type $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Using template sbox for cells of type sbox.
Using template linear_mprime for cells of type linear_mprime.
Using template linear_m for cells of type linear_m.
Using template linear_m_inv for cells of type linear_m_inv.
Using template sbox_inv for cells of type sbox_inv.
<suppressed ~214 debug messages>
No more expansions possible.
Deleting now unused module $paramod\prince_core\TEXT_SIZE=64\KEY_SIZE=128\SBOX_NUMBER=16.
Deleting now unused module linear_m.
Deleting now unused module linear_m_inv.
Deleting now unused module linear_mprime.
Deleting now unused module sbox.
Deleting now unused module sbox_inv.

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module prince_top.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prince_top'.
Removed a total of 0 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prince_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prince_top.
Performed a total of 0 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prince_top'.
Removed a total of 0 cells.

23.6. Executing OPT_RMDFF pass (remove dff with constant values).

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prince_top..
Removed 0 unused cells and 498 unused wires.
<suppressed ~1 debug messages>

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module prince_top.

23.9. Finished OPT passes. (There is nothing left to do.)

24. Printing statistics.

=== prince_top ===

   Number of wires:              13015
   Number of wire bits:          17174
   Number of public wires:          66
   Number of public wire bits:    4225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15509
     BUF                            63
     NAND                         5778
     NOR                          5837
     NOT                          3831

25. Executing Verilog backend.
Dumping module `\prince_top'.

End of script. Logfile hash: 2d53f96afd
CPU: user 5.87s system 0.05s, MEM: 62.44 MB total, 51.20 MB resident
Yosys 0.9 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 31% 4x write_verilog (1 sec), 20% 22x opt_clean (1 sec), ...
