
RobonAUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009558  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  08009728  08009728  00019728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a54  08009a54  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08009a54  08009a54  00019a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a5c  08009a5c  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a5c  08009a5c  00019a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a60  08009a60  00019a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08009a64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a8  20000090  08009af0  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000638  08009af0  00020638  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016e47  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a4d  00000000  00000000  00036f03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  00039950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001228  00000000  00000000  0003ac70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002635e  00000000  00000000  0003be98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bcbe  00000000  00000000  000621f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb938  00000000  00000000  0007deb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001697ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055e4  00000000  00000000  00169840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009710 	.word	0x08009710

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	08009710 	.word	0x08009710

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b96e 	b.w	8000d90 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	468c      	mov	ip, r1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	f040 8083 	bne.w	8000be2 <__udivmoddi4+0x116>
 8000adc:	428a      	cmp	r2, r1
 8000ade:	4617      	mov	r7, r2
 8000ae0:	d947      	bls.n	8000b72 <__udivmoddi4+0xa6>
 8000ae2:	fab2 f282 	clz	r2, r2
 8000ae6:	b142      	cbz	r2, 8000afa <__udivmoddi4+0x2e>
 8000ae8:	f1c2 0020 	rsb	r0, r2, #32
 8000aec:	fa24 f000 	lsr.w	r0, r4, r0
 8000af0:	4091      	lsls	r1, r2
 8000af2:	4097      	lsls	r7, r2
 8000af4:	ea40 0c01 	orr.w	ip, r0, r1
 8000af8:	4094      	lsls	r4, r2
 8000afa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000afe:	0c23      	lsrs	r3, r4, #16
 8000b00:	fbbc f6f8 	udiv	r6, ip, r8
 8000b04:	fa1f fe87 	uxth.w	lr, r7
 8000b08:	fb08 c116 	mls	r1, r8, r6, ip
 8000b0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b10:	fb06 f10e 	mul.w	r1, r6, lr
 8000b14:	4299      	cmp	r1, r3
 8000b16:	d909      	bls.n	8000b2c <__udivmoddi4+0x60>
 8000b18:	18fb      	adds	r3, r7, r3
 8000b1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b1e:	f080 8119 	bcs.w	8000d54 <__udivmoddi4+0x288>
 8000b22:	4299      	cmp	r1, r3
 8000b24:	f240 8116 	bls.w	8000d54 <__udivmoddi4+0x288>
 8000b28:	3e02      	subs	r6, #2
 8000b2a:	443b      	add	r3, r7
 8000b2c:	1a5b      	subs	r3, r3, r1
 8000b2e:	b2a4      	uxth	r4, r4
 8000b30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b34:	fb08 3310 	mls	r3, r8, r0, r3
 8000b38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b40:	45a6      	cmp	lr, r4
 8000b42:	d909      	bls.n	8000b58 <__udivmoddi4+0x8c>
 8000b44:	193c      	adds	r4, r7, r4
 8000b46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b4a:	f080 8105 	bcs.w	8000d58 <__udivmoddi4+0x28c>
 8000b4e:	45a6      	cmp	lr, r4
 8000b50:	f240 8102 	bls.w	8000d58 <__udivmoddi4+0x28c>
 8000b54:	3802      	subs	r0, #2
 8000b56:	443c      	add	r4, r7
 8000b58:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b5c:	eba4 040e 	sub.w	r4, r4, lr
 8000b60:	2600      	movs	r6, #0
 8000b62:	b11d      	cbz	r5, 8000b6c <__udivmoddi4+0xa0>
 8000b64:	40d4      	lsrs	r4, r2
 8000b66:	2300      	movs	r3, #0
 8000b68:	e9c5 4300 	strd	r4, r3, [r5]
 8000b6c:	4631      	mov	r1, r6
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	b902      	cbnz	r2, 8000b76 <__udivmoddi4+0xaa>
 8000b74:	deff      	udf	#255	; 0xff
 8000b76:	fab2 f282 	clz	r2, r2
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	d150      	bne.n	8000c20 <__udivmoddi4+0x154>
 8000b7e:	1bcb      	subs	r3, r1, r7
 8000b80:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b84:	fa1f f887 	uxth.w	r8, r7
 8000b88:	2601      	movs	r6, #1
 8000b8a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b8e:	0c21      	lsrs	r1, r4, #16
 8000b90:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b98:	fb08 f30c 	mul.w	r3, r8, ip
 8000b9c:	428b      	cmp	r3, r1
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0xe4>
 8000ba0:	1879      	adds	r1, r7, r1
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0xe2>
 8000ba8:	428b      	cmp	r3, r1
 8000baa:	f200 80e9 	bhi.w	8000d80 <__udivmoddi4+0x2b4>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1ac9      	subs	r1, r1, r3
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bbc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x10c>
 8000bc8:	193c      	adds	r4, r7, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x10a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80d9 	bhi.w	8000d88 <__udivmoddi4+0x2bc>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e7bf      	b.n	8000b62 <__udivmoddi4+0x96>
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d909      	bls.n	8000bfa <__udivmoddi4+0x12e>
 8000be6:	2d00      	cmp	r5, #0
 8000be8:	f000 80b1 	beq.w	8000d4e <__udivmoddi4+0x282>
 8000bec:	2600      	movs	r6, #0
 8000bee:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf2:	4630      	mov	r0, r6
 8000bf4:	4631      	mov	r1, r6
 8000bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfa:	fab3 f683 	clz	r6, r3
 8000bfe:	2e00      	cmp	r6, #0
 8000c00:	d14a      	bne.n	8000c98 <__udivmoddi4+0x1cc>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0x140>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 80b8 	bhi.w	8000d7c <__udivmoddi4+0x2b0>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	468c      	mov	ip, r1
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d0a8      	beq.n	8000b6c <__udivmoddi4+0xa0>
 8000c1a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c1e:	e7a5      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000c20:	f1c2 0320 	rsb	r3, r2, #32
 8000c24:	fa20 f603 	lsr.w	r6, r0, r3
 8000c28:	4097      	lsls	r7, r2
 8000c2a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c2e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c32:	40d9      	lsrs	r1, r3
 8000c34:	4330      	orrs	r0, r6
 8000c36:	0c03      	lsrs	r3, r0, #16
 8000c38:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c3c:	fa1f f887 	uxth.w	r8, r7
 8000c40:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c48:	fb06 f108 	mul.w	r1, r6, r8
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x19c>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c5a:	f080 808d 	bcs.w	8000d78 <__udivmoddi4+0x2ac>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 808a 	bls.w	8000d78 <__udivmoddi4+0x2ac>
 8000c64:	3e02      	subs	r6, #2
 8000c66:	443b      	add	r3, r7
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b281      	uxth	r1, r0
 8000c6c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c70:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c78:	fb00 f308 	mul.w	r3, r0, r8
 8000c7c:	428b      	cmp	r3, r1
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x1c4>
 8000c80:	1879      	adds	r1, r7, r1
 8000c82:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c86:	d273      	bcs.n	8000d70 <__udivmoddi4+0x2a4>
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d971      	bls.n	8000d70 <__udivmoddi4+0x2a4>
 8000c8c:	3802      	subs	r0, #2
 8000c8e:	4439      	add	r1, r7
 8000c90:	1acb      	subs	r3, r1, r3
 8000c92:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c96:	e778      	b.n	8000b8a <__udivmoddi4+0xbe>
 8000c98:	f1c6 0c20 	rsb	ip, r6, #32
 8000c9c:	fa03 f406 	lsl.w	r4, r3, r6
 8000ca0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ca4:	431c      	orrs	r4, r3
 8000ca6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000caa:	fa01 f306 	lsl.w	r3, r1, r6
 8000cae:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cb2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cb6:	431f      	orrs	r7, r3
 8000cb8:	0c3b      	lsrs	r3, r7, #16
 8000cba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cbe:	fa1f f884 	uxth.w	r8, r4
 8000cc2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cc6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cca:	fb09 fa08 	mul.w	sl, r9, r8
 8000cce:	458a      	cmp	sl, r1
 8000cd0:	fa02 f206 	lsl.w	r2, r2, r6
 8000cd4:	fa00 f306 	lsl.w	r3, r0, r6
 8000cd8:	d908      	bls.n	8000cec <__udivmoddi4+0x220>
 8000cda:	1861      	adds	r1, r4, r1
 8000cdc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce0:	d248      	bcs.n	8000d74 <__udivmoddi4+0x2a8>
 8000ce2:	458a      	cmp	sl, r1
 8000ce4:	d946      	bls.n	8000d74 <__udivmoddi4+0x2a8>
 8000ce6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cea:	4421      	add	r1, r4
 8000cec:	eba1 010a 	sub.w	r1, r1, sl
 8000cf0:	b2bf      	uxth	r7, r7
 8000cf2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cfa:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000cfe:	fb00 f808 	mul.w	r8, r0, r8
 8000d02:	45b8      	cmp	r8, r7
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x24a>
 8000d06:	19e7      	adds	r7, r4, r7
 8000d08:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0c:	d22e      	bcs.n	8000d6c <__udivmoddi4+0x2a0>
 8000d0e:	45b8      	cmp	r8, r7
 8000d10:	d92c      	bls.n	8000d6c <__udivmoddi4+0x2a0>
 8000d12:	3802      	subs	r0, #2
 8000d14:	4427      	add	r7, r4
 8000d16:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d1a:	eba7 0708 	sub.w	r7, r7, r8
 8000d1e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d22:	454f      	cmp	r7, r9
 8000d24:	46c6      	mov	lr, r8
 8000d26:	4649      	mov	r1, r9
 8000d28:	d31a      	bcc.n	8000d60 <__udivmoddi4+0x294>
 8000d2a:	d017      	beq.n	8000d5c <__udivmoddi4+0x290>
 8000d2c:	b15d      	cbz	r5, 8000d46 <__udivmoddi4+0x27a>
 8000d2e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d32:	eb67 0701 	sbc.w	r7, r7, r1
 8000d36:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d3a:	40f2      	lsrs	r2, r6
 8000d3c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d40:	40f7      	lsrs	r7, r6
 8000d42:	e9c5 2700 	strd	r2, r7, [r5]
 8000d46:	2600      	movs	r6, #0
 8000d48:	4631      	mov	r1, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	462e      	mov	r6, r5
 8000d50:	4628      	mov	r0, r5
 8000d52:	e70b      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000d54:	4606      	mov	r6, r0
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0x60>
 8000d58:	4618      	mov	r0, r3
 8000d5a:	e6fd      	b.n	8000b58 <__udivmoddi4+0x8c>
 8000d5c:	4543      	cmp	r3, r8
 8000d5e:	d2e5      	bcs.n	8000d2c <__udivmoddi4+0x260>
 8000d60:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d64:	eb69 0104 	sbc.w	r1, r9, r4
 8000d68:	3801      	subs	r0, #1
 8000d6a:	e7df      	b.n	8000d2c <__udivmoddi4+0x260>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	e7d2      	b.n	8000d16 <__udivmoddi4+0x24a>
 8000d70:	4660      	mov	r0, ip
 8000d72:	e78d      	b.n	8000c90 <__udivmoddi4+0x1c4>
 8000d74:	4681      	mov	r9, r0
 8000d76:	e7b9      	b.n	8000cec <__udivmoddi4+0x220>
 8000d78:	4666      	mov	r6, ip
 8000d7a:	e775      	b.n	8000c68 <__udivmoddi4+0x19c>
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e74a      	b.n	8000c16 <__udivmoddi4+0x14a>
 8000d80:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d84:	4439      	add	r1, r7
 8000d86:	e713      	b.n	8000bb0 <__udivmoddi4+0xe4>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	e724      	b.n	8000bd8 <__udivmoddi4+0x10c>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_idiv0>:
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <SERVO_Init>:

static SERVO_info gs_SERVO_info[SERVO_NUM] = {0};


void SERVO_Init(uint16_t au16_SERVO_Instance)
{
 8000d94:	b5b0      	push	{r4, r5, r7, lr}
 8000d96:	b0a8      	sub	sp, #160	; 0xa0
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	80fb      	strh	r3, [r7, #6]
	//GPIO_InitTypeDef GPIO_InitStruct = {0};
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d9e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dac:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000db6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]
 8000dc6:	615a      	str	r2, [r3, #20]
 8000dc8:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    uint32_t ARR_Value = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    DWT_Delay_Init();
 8000dd6:	f008 f80b 	bl	8008df0 <DWT_Delay_Init>
	HAL_GPIO_Init(SERVO_CfgParam[au16_SERVO_Instance].SERVO_GPIO, &GPIO_InitStruct);
*/
	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	PSC_Value = (uint32_t) (SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / 3276800.0);
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	4aaa      	ldr	r2, [pc, #680]	; (8001088 <SERVO_Init+0x2f4>)
 8000dde:	015b      	lsls	r3, r3, #5
 8000de0:	4413      	add	r3, r2
 8000de2:	3314      	adds	r3, #20
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff fbac 	bl	8000544 <__aeabi_ui2d>
 8000dec:	f04f 0200 	mov.w	r2, #0
 8000df0:	4ba6      	ldr	r3, [pc, #664]	; (800108c <SERVO_Init+0x2f8>)
 8000df2:	f7ff fd4b 	bl	800088c <__aeabi_ddiv>
 8000df6:	4602      	mov	r2, r0
 8000df8:	460b      	mov	r3, r1
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f7ff fe2d 	bl	8000a5c <__aeabi_d2uiz>
 8000e02:	4603      	mov	r3, r0
 8000e04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = (uint32_t) ((SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / (50.0*(PSC_Value+1.0)))-1.0);
 8000e08:	88fb      	ldrh	r3, [r7, #6]
 8000e0a:	4a9f      	ldr	r2, [pc, #636]	; (8001088 <SERVO_Init+0x2f4>)
 8000e0c:	015b      	lsls	r3, r3, #5
 8000e0e:	4413      	add	r3, r2
 8000e10:	3314      	adds	r3, #20
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fb95 	bl	8000544 <__aeabi_ui2d>
 8000e1a:	4604      	mov	r4, r0
 8000e1c:	460d      	mov	r5, r1
 8000e1e:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000e22:	f7ff fb8f 	bl	8000544 <__aeabi_ui2d>
 8000e26:	f04f 0200 	mov.w	r2, #0
 8000e2a:	4b99      	ldr	r3, [pc, #612]	; (8001090 <SERVO_Init+0x2fc>)
 8000e2c:	f7ff fa4e 	bl	80002cc <__adddf3>
 8000e30:	4602      	mov	r2, r0
 8000e32:	460b      	mov	r3, r1
 8000e34:	4610      	mov	r0, r2
 8000e36:	4619      	mov	r1, r3
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	4b95      	ldr	r3, [pc, #596]	; (8001094 <SERVO_Init+0x300>)
 8000e3e:	f7ff fbfb 	bl	8000638 <__aeabi_dmul>
 8000e42:	4602      	mov	r2, r0
 8000e44:	460b      	mov	r3, r1
 8000e46:	4620      	mov	r0, r4
 8000e48:	4629      	mov	r1, r5
 8000e4a:	f7ff fd1f 	bl	800088c <__aeabi_ddiv>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	460b      	mov	r3, r1
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	f04f 0200 	mov.w	r2, #0
 8000e5a:	4b8d      	ldr	r3, [pc, #564]	; (8001090 <SERVO_Init+0x2fc>)
 8000e5c:	f7ff fa34 	bl	80002c8 <__aeabi_dsub>
 8000e60:	4602      	mov	r2, r0
 8000e62:	460b      	mov	r3, r1
 8000e64:	4610      	mov	r0, r2
 8000e66:	4619      	mov	r1, r3
 8000e68:	f7ff fdf8 	bl	8000a5c <__aeabi_d2uiz>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	PSC_Value = 19;
 8000e72:	2313      	movs	r3, #19
 8000e74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = 49999;
 8000e78:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8000e7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM12)
 8000e80:	88fb      	ldrh	r3, [r7, #6]
 8000e82:	4a81      	ldr	r2, [pc, #516]	; (8001088 <SERVO_Init+0x2f4>)
 8000e84:	015b      	lsls	r3, r3, #5
 8000e86:	4413      	add	r3, r2
 8000e88:	3308      	adds	r3, #8
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a82      	ldr	r2, [pc, #520]	; (8001098 <SERVO_Init+0x304>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d10e      	bne.n	8000eb0 <SERVO_Init+0x11c>
	{
		__HAL_RCC_TIM12_CLK_ENABLE();
 8000e92:	2300      	movs	r3, #0
 8000e94:	61bb      	str	r3, [r7, #24]
 8000e96:	4b81      	ldr	r3, [pc, #516]	; (800109c <SERVO_Init+0x308>)
 8000e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9a:	4a80      	ldr	r2, [pc, #512]	; (800109c <SERVO_Init+0x308>)
 8000e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ea2:	4b7e      	ldr	r3, [pc, #504]	; (800109c <SERVO_Init+0x308>)
 8000ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000eaa:	61bb      	str	r3, [r7, #24]
 8000eac:	69bb      	ldr	r3, [r7, #24]
 8000eae:	e046      	b.n	8000f3e <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM2)
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	4a75      	ldr	r2, [pc, #468]	; (8001088 <SERVO_Init+0x2f4>)
 8000eb4:	015b      	lsls	r3, r3, #5
 8000eb6:	4413      	add	r3, r2
 8000eb8:	3308      	adds	r3, #8
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ec0:	d10e      	bne.n	8000ee0 <SERVO_Init+0x14c>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
 8000ec6:	4b75      	ldr	r3, [pc, #468]	; (800109c <SERVO_Init+0x308>)
 8000ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eca:	4a74      	ldr	r2, [pc, #464]	; (800109c <SERVO_Init+0x308>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ed2:	4b72      	ldr	r3, [pc, #456]	; (800109c <SERVO_Init+0x308>)
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	e02e      	b.n	8000f3e <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM3)
 8000ee0:	88fb      	ldrh	r3, [r7, #6]
 8000ee2:	4a69      	ldr	r2, [pc, #420]	; (8001088 <SERVO_Init+0x2f4>)
 8000ee4:	015b      	lsls	r3, r3, #5
 8000ee6:	4413      	add	r3, r2
 8000ee8:	3308      	adds	r3, #8
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a6c      	ldr	r2, [pc, #432]	; (80010a0 <SERVO_Init+0x30c>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d10e      	bne.n	8000f10 <SERVO_Init+0x17c>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	4b69      	ldr	r3, [pc, #420]	; (800109c <SERVO_Init+0x308>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efa:	4a68      	ldr	r2, [pc, #416]	; (800109c <SERVO_Init+0x308>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	6413      	str	r3, [r2, #64]	; 0x40
 8000f02:	4b66      	ldr	r3, [pc, #408]	; (800109c <SERVO_Init+0x308>)
 8000f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	e016      	b.n	8000f3e <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM4)
 8000f10:	88fb      	ldrh	r3, [r7, #6]
 8000f12:	4a5d      	ldr	r2, [pc, #372]	; (8001088 <SERVO_Init+0x2f4>)
 8000f14:	015b      	lsls	r3, r3, #5
 8000f16:	4413      	add	r3, r2
 8000f18:	3308      	adds	r3, #8
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a61      	ldr	r2, [pc, #388]	; (80010a4 <SERVO_Init+0x310>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d10d      	bne.n	8000f3e <SERVO_Init+0x1aa>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	4b5d      	ldr	r3, [pc, #372]	; (800109c <SERVO_Init+0x308>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2a:	4a5c      	ldr	r2, [pc, #368]	; (800109c <SERVO_Init+0x308>)
 8000f2c:	f043 0304 	orr.w	r3, r3, #4
 8000f30:	6413      	str	r3, [r2, #64]	; 0x40
 8000f32:	4b5a      	ldr	r3, [pc, #360]	; (800109c <SERVO_Init+0x308>)
 8000f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f36:	f003 0304 	and.w	r3, r3, #4
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
	}

	htim.Instance = SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance;
 8000f3e:	88fb      	ldrh	r3, [r7, #6]
 8000f40:	4a51      	ldr	r2, [pc, #324]	; (8001088 <SERVO_Init+0x2f4>)
 8000f42:	015b      	lsls	r3, r3, #5
 8000f44:	4413      	add	r3, r2
 8000f46:	3308      	adds	r3, #8
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	61fb      	str	r3, [r7, #28]
	htim.Init.Prescaler = PSC_Value;
 8000f4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000f50:	623b      	str	r3, [r7, #32]
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f52:	2300      	movs	r3, #0
 8000f54:	627b      	str	r3, [r7, #36]	; 0x24
	htim.Init.Period = ARR_Value;
 8000f56:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000f5a:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f60:	2380      	movs	r3, #128	; 0x80
 8000f62:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_Base_Init(&htim);
 8000f64:	f107 031c 	add.w	r3, r7, #28
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f004 fc09 	bl	8005780 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f72:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 8000f76:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000f7a:	f107 031c 	add.w	r3, r7, #28
 8000f7e:	4611      	mov	r1, r2
 8000f80:	4618      	mov	r0, r3
 8000f82:	f005 fcb3 	bl	80068ec <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 8000f86:	f107 031c 	add.w	r3, r7, #28
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f004 fdae 	bl	8005aec <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f90:	2300      	movs	r3, #0
 8000f92:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8000f9c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8000fa0:	f107 031c 	add.w	r3, r7, #28
 8000fa4:	4611      	mov	r1, r2
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f006 fc40 	bl	800782c <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fac:	2360      	movs	r3, #96	; 0x60
 8000fae:	667b      	str	r3, [r7, #100]	; 0x64
	sConfigOC.Pulse = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	66bb      	str	r3, [r7, #104]	; 0x68
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	66fb      	str	r3, [r7, #108]	; 0x6c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 8000fbc:	88fb      	ldrh	r3, [r7, #6]
 8000fbe:	4a32      	ldr	r2, [pc, #200]	; (8001088 <SERVO_Init+0x2f4>)
 8000fc0:	015b      	lsls	r3, r3, #5
 8000fc2:	4413      	add	r3, r2
 8000fc4:	3310      	adds	r3, #16
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8000fcc:	f107 031c 	add.w	r3, r7, #28
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f005 fab3 	bl	800653c <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	gs_SERVO_info[au16_SERVO_Instance].Period_Min = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MinPulse/20.0));
 8000fd6:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8000fda:	f7ff fab3 	bl	8000544 <__aeabi_ui2d>
 8000fde:	4604      	mov	r4, r0
 8000fe0:	460d      	mov	r5, r1
 8000fe2:	88fb      	ldrh	r3, [r7, #6]
 8000fe4:	4a28      	ldr	r2, [pc, #160]	; (8001088 <SERVO_Init+0x2f4>)
 8000fe6:	015b      	lsls	r3, r3, #5
 8000fe8:	4413      	add	r3, r2
 8000fea:	3318      	adds	r3, #24
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff faca 	bl	8000588 <__aeabi_f2d>
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	4b2b      	ldr	r3, [pc, #172]	; (80010a8 <SERVO_Init+0x314>)
 8000ffa:	f7ff fc47 	bl	800088c <__aeabi_ddiv>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4620      	mov	r0, r4
 8001004:	4629      	mov	r1, r5
 8001006:	f7ff fb17 	bl	8000638 <__aeabi_dmul>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	88fc      	ldrh	r4, [r7, #6]
 8001010:	4610      	mov	r0, r2
 8001012:	4619      	mov	r1, r3
 8001014:	f7ff fd22 	bl	8000a5c <__aeabi_d2uiz>
 8001018:	4603      	mov	r3, r0
 800101a:	b29a      	uxth	r2, r3
 800101c:	4b23      	ldr	r3, [pc, #140]	; (80010ac <SERVO_Init+0x318>)
 800101e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
	gs_SERVO_info[au16_SERVO_Instance].Period_Max = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MaxPulse/20.0));
 8001022:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001026:	f7ff fa8d 	bl	8000544 <__aeabi_ui2d>
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	4b20      	ldr	r3, [pc, #128]	; (80010b0 <SERVO_Init+0x31c>)
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff faa9 	bl	8000588 <__aeabi_f2d>
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <SERVO_Init+0x314>)
 800103c:	f7ff fc26 	bl	800088c <__aeabi_ddiv>
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	4620      	mov	r0, r4
 8001046:	4629      	mov	r1, r5
 8001048:	f7ff faf6 	bl	8000638 <__aeabi_dmul>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	88fc      	ldrh	r4, [r7, #6]
 8001052:	4610      	mov	r0, r2
 8001054:	4619      	mov	r1, r3
 8001056:	f7ff fd01 	bl	8000a5c <__aeabi_d2uiz>
 800105a:	4603      	mov	r3, r0
 800105c:	b299      	uxth	r1, r3
 800105e:	4a13      	ldr	r2, [pc, #76]	; (80010ac <SERVO_Init+0x318>)
 8001060:	00a3      	lsls	r3, r4, #2
 8001062:	4413      	add	r3, r2
 8001064:	460a      	mov	r2, r1
 8001066:	805a      	strh	r2, [r3, #2]

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 8001068:	88fb      	ldrh	r3, [r7, #6]
 800106a:	4a07      	ldr	r2, [pc, #28]	; (8001088 <SERVO_Init+0x2f4>)
 800106c:	015b      	lsls	r3, r3, #5
 800106e:	4413      	add	r3, r2
 8001070:	3310      	adds	r3, #16
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	f107 031c 	add.w	r3, r7, #28
 8001078:	4611      	mov	r1, r2
 800107a:	4618      	mov	r0, r3
 800107c:	f004 fe26 	bl	8005ccc <HAL_TIM_PWM_Start>

}
 8001080:	bf00      	nop
 8001082:	37a0      	adds	r7, #160	; 0xa0
 8001084:	46bd      	mov	sp, r7
 8001086:	bdb0      	pop	{r4, r5, r7, pc}
 8001088:	080099b8 	.word	0x080099b8
 800108c:	41490000 	.word	0x41490000
 8001090:	3ff00000 	.word	0x3ff00000
 8001094:	40490000 	.word	0x40490000
 8001098:	40001800 	.word	0x40001800
 800109c:	40023800 	.word	0x40023800
 80010a0:	40000400 	.word	0x40000400
 80010a4:	40000800 	.word	0x40000800
 80010a8:	40340000 	.word	0x40340000
 80010ac:	200000ac 	.word	0x200000ac
 80010b0:	40066666 	.word	0x40066666

080010b4 <SERVO_MoveTo>:

/* Moves A Specific Motor To A Specific Degree That Can Be Float Number */
void SERVO_MoveTo(uint16_t au16_SERVO_Instance, float af_Angle)
{
 80010b4:	b5b0      	push	{r4, r5, r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	ed87 0a00 	vstr	s0, [r7]
 80010c0:	80fb      	strh	r3, [r7, #6]
	uint16_t au16_Pulse = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	81fb      	strh	r3, [r7, #14]

	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 80010c6:	88fb      	ldrh	r3, [r7, #6]
 80010c8:	4a1f      	ldr	r2, [pc, #124]	; (8001148 <SERVO_MoveTo+0x94>)
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	4413      	add	r3, r2
 80010ce:	885b      	ldrh	r3, [r3, #2]
 80010d0:	4619      	mov	r1, r3
 80010d2:	88fb      	ldrh	r3, [r7, #6]
 80010d4:	4a1c      	ldr	r2, [pc, #112]	; (8001148 <SERVO_MoveTo+0x94>)
 80010d6:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80010da:	1acb      	subs	r3, r1, r3
 80010dc:	ee07 3a90 	vmov	s15, r3
 80010e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010e4:	edd7 7a00 	vldr	s15, [r7]
 80010e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ec:	ee17 0a90 	vmov	r0, s15
 80010f0:	f7ff fa4a 	bl	8000588 <__aeabi_f2d>
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	4b14      	ldr	r3, [pc, #80]	; (800114c <SERVO_MoveTo+0x98>)
 80010fa:	f7ff fbc7 	bl	800088c <__aeabi_ddiv>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	4614      	mov	r4, r2
 8001104:	461d      	mov	r5, r3
			+ gs_SERVO_info[au16_SERVO_Instance].Period_Min;
 8001106:	88fb      	ldrh	r3, [r7, #6]
 8001108:	4a0f      	ldr	r2, [pc, #60]	; (8001148 <SERVO_MoveTo+0x94>)
 800110a:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fa28 	bl	8000564 <__aeabi_i2d>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4620      	mov	r0, r4
 800111a:	4629      	mov	r1, r5
 800111c:	f7ff f8d6 	bl	80002cc <__adddf3>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	f7ff fc98 	bl	8000a5c <__aeabi_d2uiz>
 800112c:	4603      	mov	r3, r0
 800112e:	81fb      	strh	r3, [r7, #14]

	*(SERVO_CfgParam[au16_SERVO_Instance].TIM_CCRx) = au16_Pulse;
 8001130:	88fb      	ldrh	r3, [r7, #6]
 8001132:	4a07      	ldr	r2, [pc, #28]	; (8001150 <SERVO_MoveTo+0x9c>)
 8001134:	015b      	lsls	r3, r3, #5
 8001136:	4413      	add	r3, r2
 8001138:	330c      	adds	r3, #12
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	89fa      	ldrh	r2, [r7, #14]
 800113e:	601a      	str	r2, [r3, #0]
}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bdb0      	pop	{r4, r5, r7, pc}
 8001148:	200000ac 	.word	0x200000ac
 800114c:	40668000 	.word	0x40668000
 8001150:	080099b8 	.word	0x080099b8

08001154 <HAL_UART_RxCpltCallback>:
void Vonalszenzor_meres_kiolvasas(uint8_t chanel, uint8_t* eredmeny);	//aktualisan chip selectelt adc-bol parameterben adott chanelen olvas; ret: [0, 3]
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a0f      	ldr	r2, [pc, #60]	; (800119c <HAL_UART_RxCpltCallback+0x48>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d111      	bne.n	8001188 <HAL_UART_RxCpltCallback+0x34>
		//erosen kerdeses
		if (bluetooth_rx == 0x0A)
 8001164:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <HAL_UART_RxCpltCallback+0x4c>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b0a      	cmp	r3, #10
 800116a:	d102      	bne.n	8001172 <HAL_UART_RxCpltCallback+0x1e>
			bluetooth_flag = 1;
 800116c:	4b0d      	ldr	r3, [pc, #52]	; (80011a4 <HAL_UART_RxCpltCallback+0x50>)
 800116e:	2201      	movs	r2, #1
 8001170:	601a      	str	r2, [r3, #0]
		bluetooth_str1[bluetooth_a] = bluetooth_rx;
 8001172:	4b0d      	ldr	r3, [pc, #52]	; (80011a8 <HAL_UART_RxCpltCallback+0x54>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <HAL_UART_RxCpltCallback+0x4c>)
 8001178:	7811      	ldrb	r1, [r2, #0]
 800117a:	4a0c      	ldr	r2, [pc, #48]	; (80011ac <HAL_UART_RxCpltCallback+0x58>)
 800117c:	54d1      	strb	r1, [r2, r3]
		bluetooth_a++;
 800117e:	4b0a      	ldr	r3, [pc, #40]	; (80011a8 <HAL_UART_RxCpltCallback+0x54>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	3301      	adds	r3, #1
 8001184:	4a08      	ldr	r2, [pc, #32]	; (80011a8 <HAL_UART_RxCpltCallback+0x54>)
 8001186:	6013      	str	r3, [r2, #0]
	}
	HAL_UART_Receive_IT(&huart2, &bluetooth_rx, 1);
 8001188:	2201      	movs	r2, #1
 800118a:	4905      	ldr	r1, [pc, #20]	; (80011a0 <HAL_UART_RxCpltCallback+0x4c>)
 800118c:	4803      	ldr	r0, [pc, #12]	; (800119c <HAL_UART_RxCpltCallback+0x48>)
 800118e:	f006 fde5 	bl	8007d5c <HAL_UART_Receive_IT>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000598 	.word	0x20000598
 80011a0:	20000170 	.word	0x20000170
 80011a4:	200000b4 	.word	0x200000b4
 80011a8:	200000b8 	.word	0x200000b8
 80011ac:	200000bc 	.word	0x200000bc

080011b0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af02      	add	r7, sp, #8
 80011b6:	6078      	str	r0, [r7, #4]

	if (htim == &htim2) {
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a11      	ldr	r2, [pc, #68]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d11a      	bne.n	80011f6 <HAL_TIM_PeriodElapsedCallback+0x46>
		//itt kell kiirni amire kivancsiak vagyunk a stringben
		sprintf(bluetooth_buffer,
 80011c0:	4b10      	ldr	r3, [pc, #64]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4b10      	ldr	r3, [pc, #64]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4910      	ldr	r1, [pc, #64]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80011ca:	7809      	ldrb	r1, [r1, #0]
 80011cc:	4608      	mov	r0, r1
 80011ce:	4910      	ldr	r1, [pc, #64]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80011d0:	7809      	ldrb	r1, [r1, #0]
 80011d2:	9101      	str	r1, [sp, #4]
 80011d4:	9000      	str	r0, [sp, #0]
 80011d6:	490f      	ldr	r1, [pc, #60]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80011d8:	480f      	ldr	r0, [pc, #60]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80011da:	f007 fe79 	bl	8008ed0 <siprintf>
				"%i -edik uzenet \t kivant sebesseg: %i \t allapot: %c kanyar/egyenes: %c \r\n",
				bluetooth_i, kivant_sebesseg, sc_vagy_gyorskor,
				kanyarban_vagy_egyenes);
		bluetooth_i++;
 80011de:	4b09      	ldr	r3, [pc, #36]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	4a07      	ldr	r2, [pc, #28]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80011e6:	6013      	str	r3, [r2, #0]
		bluetooth_len = strlen(bluetooth_buffer);
 80011e8:	480b      	ldr	r0, [pc, #44]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80011ea:	f7ff f811 	bl	8000210 <strlen>
 80011ee:	4603      	mov	r3, r0
 80011f0:	461a      	mov	r2, r3
 80011f2:	4b0a      	ldr	r3, [pc, #40]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80011f4:	601a      	str	r2, [r3, #0]
		//HAL_UART_Transmit(&huart2, bluetooth_buffer, bluetooth_len, 100);
	}
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000550 	.word	0x20000550
 8001204:	20000160 	.word	0x20000160
 8001208:	20000014 	.word	0x20000014
 800120c:	20000019 	.word	0x20000019
 8001210:	20000018 	.word	0x20000018
 8001214:	08009728 	.word	0x08009728
 8001218:	200000fc 	.word	0x200000fc
 800121c:	200000f8 	.word	0x200000f8

08001220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t eredmeny_16bit[] = {0b1111111, 0b1111111};
 8001226:	f647 737f 	movw	r3, #32639	; 0x7f7f
 800122a:	80bb      	strh	r3, [r7, #4]
	eredmeny_0 = 10.0;
 800122c:	4955      	ldr	r1, [pc, #340]	; (8001384 <main+0x164>)
 800122e:	f04f 0200 	mov.w	r2, #0
 8001232:	4b55      	ldr	r3, [pc, #340]	; (8001388 <main+0x168>)
 8001234:	e9c1 2300 	strd	r2, r3, [r1]
	eredmeny_1 = 10.0;
 8001238:	4954      	ldr	r1, [pc, #336]	; (800138c <main+0x16c>)
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	4b52      	ldr	r3, [pc, #328]	; (8001388 <main+0x168>)
 8001240:	e9c1 2300 	strd	r2, r3, [r1]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001244:	f001 fbbe 	bl	80029c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001248:	f000 f8ba 	bl	80013c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800124c:	f000 fd0c 	bl	8001c68 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001250:	f000 fcc0 	bl	8001bd4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001254:	f000 f926 	bl	80014a4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001258:	f000 f952 	bl	8001500 <MX_I2C2_Init>
  MX_SPI2_Init();
 800125c:	f000 f9e2 	bl	8001624 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001260:	f000 fa16 	bl	8001690 <MX_SPI3_Init>
  MX_TIM3_Init();
 8001264:	f000 fa98 	bl	8001798 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001268:	f000 faf0 	bl	800184c <MX_TIM4_Init>
  MX_UART4_Init();
 800126c:	f000 fc5e 	bl	8001b2c <MX_UART4_Init>
  MX_TIM8_Init();
 8001270:	f000 fb40 	bl	80018f4 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8001274:	f000 fc84 	bl	8001b80 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 8001278:	f000 f970 	bl	800155c <MX_I2C3_Init>
  MX_TIM12_Init();
 800127c:	f000 fbe6 	bl	8001a4c <MX_TIM12_Init>
  MX_DMA_Init();
 8001280:	f000 fcd2 	bl	8001c28 <MX_DMA_Init>
  MX_TIM2_Init();
 8001284:	f000 fa3a 	bl	80016fc <MX_TIM2_Init>
  MX_SPI1_Init();
 8001288:	f000 f996 	bl	80015b8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	SERVO_Init(SZERVO);
 800128c:	2000      	movs	r0, #0
 800128e:	f7ff fd81 	bl	8000d94 <SERVO_Init>
	DC_MOTOR_Init(DC_MOTOR_PWM1);
 8001292:	2000      	movs	r0, #0
 8001294:	f007 fc1e 	bl	8008ad4 <DC_MOTOR_Init>
	DC_MOTOR_Init(DC_MOTOR_PWM2);
 8001298:	2001      	movs	r0, #1
 800129a:	f007 fc1b 	bl	8008ad4 <DC_MOTOR_Init>
	DC_MOTOR_Start(DC_MOTOR_PWM1, 0);
 800129e:	2100      	movs	r1, #0
 80012a0:	2000      	movs	r0, #0
 80012a2:	f007 fced 	bl	8008c80 <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR_PWM2, 0);
 80012a6:	2100      	movs	r1, #0
 80012a8:	2001      	movs	r0, #1
 80012aa:	f007 fce9 	bl	8008c80 <DC_MOTOR_Start>

	HAL_UART_Receive_IT(&huart2, &bluetooth_rx, 1);
 80012ae:	2201      	movs	r2, #1
 80012b0:	4937      	ldr	r1, [pc, #220]	; (8001390 <main+0x170>)
 80012b2:	4838      	ldr	r0, [pc, #224]	; (8001394 <main+0x174>)
 80012b4:	f006 fd52 	bl	8007d5c <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 80012b8:	4837      	ldr	r0, [pc, #220]	; (8001398 <main+0x178>)
 80012ba:	f004 fb51 	bl	8005960 <HAL_TIM_Base_Start_IT>

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);   //PWM jel start
 80012be:	2104      	movs	r1, #4
 80012c0:	4836      	ldr	r0, [pc, #216]	; (800139c <main+0x17c>)
 80012c2:	f004 fd03 	bl	8005ccc <HAL_TIM_PWM_Start>

	//Vonalszenzor init
	Vonalszenzor_Init();
 80012c6:	f000 fd99 	bl	8001dfc <Vonalszenzor_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	/*HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	// PCB2: Von_OE1  0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);	// PCB2: Von_OE2  0*/
	Vonalszenzor_minta_kuldes(leszed);
 80012ca:	4835      	ldr	r0, [pc, #212]	; (80013a0 <main+0x180>)
 80012cc:	f000 fda8 	bl	8001e20 <Vonalszenzor_minta_kuldes>
	HAL_Delay(1);
 80012d0:	2001      	movs	r0, #1
 80012d2:	f001 fbe9 	bl	8002aa8 <HAL_Delay>
	Vonalszenzor_minta_kuldes(minta0);
 80012d6:	4833      	ldr	r0, [pc, #204]	; (80013a4 <main+0x184>)
 80012d8:	f000 fda2 	bl	8001e20 <Vonalszenzor_minta_kuldes>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		//Szervo
		if (btnEnable == 1) {
 80012dc:	4b32      	ldr	r3, [pc, #200]	; (80013a8 <main+0x188>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d141      	bne.n	8001368 <main+0x148>
			if (szervoEnable == 1) {
 80012e4:	4b31      	ldr	r3, [pc, #196]	; (80013ac <main+0x18c>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d11a      	bne.n	8001322 <main+0x102>
				SERVO_MoveTo(SZERVO, 0);
 80012ec:	ed9f 0a30 	vldr	s0, [pc, #192]	; 80013b0 <main+0x190>
 80012f0:	2000      	movs	r0, #0
 80012f2:	f7ff fedf 	bl	80010b4 <SERVO_MoveTo>
				HAL_Delay(1000);
 80012f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012fa:	f001 fbd5 	bl	8002aa8 <HAL_Delay>
				SERVO_MoveTo(SZERVO, 90);
 80012fe:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 80013b4 <main+0x194>
 8001302:	2000      	movs	r0, #0
 8001304:	f7ff fed6 	bl	80010b4 <SERVO_MoveTo>
				HAL_Delay(1000);
 8001308:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800130c:	f001 fbcc 	bl	8002aa8 <HAL_Delay>
				SERVO_MoveTo(SZERVO, 180);
 8001310:	ed9f 0a29 	vldr	s0, [pc, #164]	; 80013b8 <main+0x198>
 8001314:	2000      	movs	r0, #0
 8001316:	f7ff fecd 	bl	80010b4 <SERVO_MoveTo>
				HAL_Delay(1000);
 800131a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800131e:	f001 fbc3 	bl	8002aa8 <HAL_Delay>
			}

			if (motvezEnable == 1) {
 8001322:	4b26      	ldr	r3, [pc, #152]	; (80013bc <main+0x19c>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d1d8      	bne.n	80012dc <main+0xbc>
				int d = 1024;
 800132a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800132e:	60fb      	str	r3, [r7, #12]
				int k = 300;
 8001330:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001334:	60bb      	str	r3, [r7, #8]
				if (k < d / 2) {
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	0fda      	lsrs	r2, r3, #31
 800133a:	4413      	add	r3, r2
 800133c:	105b      	asrs	r3, r3, #1
 800133e:	461a      	mov	r2, r3
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	4293      	cmp	r3, r2
 8001344:	daca      	bge.n	80012dc <main+0xbc>
					DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, k); //ha pwm1 nagyobb, előremenet
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	b29b      	uxth	r3, r3
 800134a:	4619      	mov	r1, r3
 800134c:	2000      	movs	r0, #0
 800134e:	f007 fcf3 	bl	8008d38 <DC_MOTOR_Set_Speed>
					DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, d - k);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	b29a      	uxth	r2, r3
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	b29b      	uxth	r3, r3
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	b29b      	uxth	r3, r3
 800135e:	4619      	mov	r1, r3
 8001360:	2001      	movs	r0, #1
 8001362:	f007 fce9 	bl	8008d38 <DC_MOTOR_Set_Speed>
 8001366:	e7b9      	b.n	80012dc <main+0xbc>
				}
			}
		} else {
			SERVO_MoveTo(SZERVO, 90);
 8001368:	ed9f 0a12 	vldr	s0, [pc, #72]	; 80013b4 <main+0x194>
 800136c:	2000      	movs	r0, #0
 800136e:	f7ff fea1 	bl	80010b4 <SERVO_MoveTo>
			DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, 0);//ez nem egeszen megallas, csak a jel kisimitasa. megallni k = d -vel kell
 8001372:	2100      	movs	r1, #0
 8001374:	2000      	movs	r0, #0
 8001376:	f007 fcdf 	bl	8008d38 <DC_MOTOR_Set_Speed>
			DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, 0);
 800137a:	2100      	movs	r1, #0
 800137c:	2001      	movs	r0, #1
 800137e:	f007 fcdb 	bl	8008d38 <DC_MOTOR_Set_Speed>
	while (1) {
 8001382:	e7ab      	b.n	80012dc <main+0xbc>
 8001384:	20000178 	.word	0x20000178
 8001388:	40240000 	.word	0x40240000
 800138c:	20000468 	.word	0x20000468
 8001390:	20000170 	.word	0x20000170
 8001394:	20000598 	.word	0x20000598
 8001398:	20000550 	.word	0x20000550
 800139c:	200005dc 	.word	0x200005dc
 80013a0:	20000004 	.word	0x20000004
 80013a4:	2000000c 	.word	0x2000000c
 80013a8:	200000b0 	.word	0x200000b0
 80013ac:	20000000 	.word	0x20000000
 80013b0:	00000000 	.word	0x00000000
 80013b4:	42b40000 	.word	0x42b40000
 80013b8:	43340000 	.word	0x43340000
 80013bc:	200000b1 	.word	0x200000b1

080013c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b094      	sub	sp, #80	; 0x50
 80013c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c6:	f107 031c 	add.w	r3, r7, #28
 80013ca:	2234      	movs	r2, #52	; 0x34
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f007 fd76 	bl	8008ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d4:	f107 0308 	add.w	r3, r7, #8
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e4:	2300      	movs	r3, #0
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	4b2c      	ldr	r3, [pc, #176]	; (800149c <SystemClock_Config+0xdc>)
 80013ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ec:	4a2b      	ldr	r2, [pc, #172]	; (800149c <SystemClock_Config+0xdc>)
 80013ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013f2:	6413      	str	r3, [r2, #64]	; 0x40
 80013f4:	4b29      	ldr	r3, [pc, #164]	; (800149c <SystemClock_Config+0xdc>)
 80013f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001400:	2300      	movs	r3, #0
 8001402:	603b      	str	r3, [r7, #0]
 8001404:	4b26      	ldr	r3, [pc, #152]	; (80014a0 <SystemClock_Config+0xe0>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a25      	ldr	r2, [pc, #148]	; (80014a0 <SystemClock_Config+0xe0>)
 800140a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800140e:	6013      	str	r3, [r2, #0]
 8001410:	4b23      	ldr	r3, [pc, #140]	; (80014a0 <SystemClock_Config+0xe0>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001418:	603b      	str	r3, [r7, #0]
 800141a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800141c:	2301      	movs	r3, #1
 800141e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001420:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001424:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001426:	2302      	movs	r3, #2
 8001428:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800142a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800142e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001430:	2304      	movs	r3, #4
 8001432:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001434:	23b4      	movs	r3, #180	; 0xb4
 8001436:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001438:	2302      	movs	r3, #2
 800143a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800143c:	2302      	movs	r3, #2
 800143e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001440:	2302      	movs	r3, #2
 8001442:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001444:	f107 031c 	add.w	r3, r7, #28
 8001448:	4618      	mov	r0, r3
 800144a:	f003 fa91 	bl	8004970 <HAL_RCC_OscConfig>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001454:	f000 fd28 	bl	8001ea8 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001458:	f002 feae 	bl	80041b8 <HAL_PWREx_EnableOverDrive>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001462:	f000 fd21 	bl	8001ea8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001466:	230f      	movs	r3, #15
 8001468:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146a:	2302      	movs	r3, #2
 800146c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001472:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001476:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001478:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800147c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	2105      	movs	r1, #5
 8001484:	4618      	mov	r0, r3
 8001486:	f002 fee7 	bl	8004258 <HAL_RCC_ClockConfig>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001490:	f000 fd0a 	bl	8001ea8 <Error_Handler>
  }
}
 8001494:	bf00      	nop
 8001496:	3750      	adds	r7, #80	; 0x50
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40023800 	.word	0x40023800
 80014a0:	40007000 	.word	0x40007000

080014a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014a8:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014aa:	4a13      	ldr	r2, [pc, #76]	; (80014f8 <MX_I2C1_Init+0x54>)
 80014ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014ae:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014b0:	4a12      	ldr	r2, [pc, #72]	; (80014fc <MX_I2C1_Init+0x58>)
 80014b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014b4:	4b0f      	ldr	r3, [pc, #60]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014ba:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014bc:	2200      	movs	r2, #0
 80014be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014c0:	4b0c      	ldr	r3, [pc, #48]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014c8:	4b0a      	ldr	r3, [pc, #40]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014ce:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014d4:	4b07      	ldr	r3, [pc, #28]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014da:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014dc:	2200      	movs	r2, #0
 80014de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014e0:	4804      	ldr	r0, [pc, #16]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014e2:	f002 fc9d 	bl	8003e20 <HAL_I2C_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014ec:	f000 fcdc 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	200002bc 	.word	0x200002bc
 80014f8:	40005400 	.word	0x40005400
 80014fc:	000186a0 	.word	0x000186a0

08001500 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001504:	4b12      	ldr	r3, [pc, #72]	; (8001550 <MX_I2C2_Init+0x50>)
 8001506:	4a13      	ldr	r2, [pc, #76]	; (8001554 <MX_I2C2_Init+0x54>)
 8001508:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <MX_I2C2_Init+0x50>)
 800150c:	4a12      	ldr	r2, [pc, #72]	; (8001558 <MX_I2C2_Init+0x58>)
 800150e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001510:	4b0f      	ldr	r3, [pc, #60]	; (8001550 <MX_I2C2_Init+0x50>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <MX_I2C2_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800151c:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <MX_I2C2_Init+0x50>)
 800151e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001522:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <MX_I2C2_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800152a:	4b09      	ldr	r3, [pc, #36]	; (8001550 <MX_I2C2_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <MX_I2C2_Init+0x50>)
 8001532:	2200      	movs	r2, #0
 8001534:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <MX_I2C2_Init+0x50>)
 8001538:	2200      	movs	r2, #0
 800153a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800153c:	4804      	ldr	r0, [pc, #16]	; (8001550 <MX_I2C2_Init+0x50>)
 800153e:	f002 fc6f 	bl	8003e20 <HAL_I2C_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001548:	f000 fcae 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000310 	.word	0x20000310
 8001554:	40005800 	.word	0x40005800
 8001558:	000186a0 	.word	0x000186a0

0800155c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001560:	4b12      	ldr	r3, [pc, #72]	; (80015ac <MX_I2C3_Init+0x50>)
 8001562:	4a13      	ldr	r2, [pc, #76]	; (80015b0 <MX_I2C3_Init+0x54>)
 8001564:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001566:	4b11      	ldr	r3, [pc, #68]	; (80015ac <MX_I2C3_Init+0x50>)
 8001568:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <MX_I2C3_Init+0x58>)
 800156a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800156c:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <MX_I2C3_Init+0x50>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001572:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <MX_I2C3_Init+0x50>)
 8001574:	2200      	movs	r2, #0
 8001576:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001578:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <MX_I2C3_Init+0x50>)
 800157a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800157e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001580:	4b0a      	ldr	r3, [pc, #40]	; (80015ac <MX_I2C3_Init+0x50>)
 8001582:	2200      	movs	r2, #0
 8001584:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001586:	4b09      	ldr	r3, [pc, #36]	; (80015ac <MX_I2C3_Init+0x50>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800158c:	4b07      	ldr	r3, [pc, #28]	; (80015ac <MX_I2C3_Init+0x50>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001592:	4b06      	ldr	r3, [pc, #24]	; (80015ac <MX_I2C3_Init+0x50>)
 8001594:	2200      	movs	r2, #0
 8001596:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001598:	4804      	ldr	r0, [pc, #16]	; (80015ac <MX_I2C3_Init+0x50>)
 800159a:	f002 fc41 	bl	8003e20 <HAL_I2C_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80015a4:	f000 fc80 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000180 	.word	0x20000180
 80015b0:	40005c00 	.word	0x40005c00
 80015b4:	000186a0 	.word	0x000186a0

080015b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015bc:	4b17      	ldr	r3, [pc, #92]	; (800161c <MX_SPI1_Init+0x64>)
 80015be:	4a18      	ldr	r2, [pc, #96]	; (8001620 <MX_SPI1_Init+0x68>)
 80015c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015c2:	4b16      	ldr	r3, [pc, #88]	; (800161c <MX_SPI1_Init+0x64>)
 80015c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015ca:	4b14      	ldr	r3, [pc, #80]	; (800161c <MX_SPI1_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015d0:	4b12      	ldr	r3, [pc, #72]	; (800161c <MX_SPI1_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <MX_SPI1_Init+0x64>)
 80015d8:	2200      	movs	r2, #0
 80015da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015dc:	4b0f      	ldr	r3, [pc, #60]	; (800161c <MX_SPI1_Init+0x64>)
 80015de:	2200      	movs	r2, #0
 80015e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015e2:	4b0e      	ldr	r3, [pc, #56]	; (800161c <MX_SPI1_Init+0x64>)
 80015e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015ea:	4b0c      	ldr	r3, [pc, #48]	; (800161c <MX_SPI1_Init+0x64>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015f0:	4b0a      	ldr	r3, [pc, #40]	; (800161c <MX_SPI1_Init+0x64>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015f6:	4b09      	ldr	r3, [pc, #36]	; (800161c <MX_SPI1_Init+0x64>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015fc:	4b07      	ldr	r3, [pc, #28]	; (800161c <MX_SPI1_Init+0x64>)
 80015fe:	2200      	movs	r2, #0
 8001600:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001602:	4b06      	ldr	r3, [pc, #24]	; (800161c <MX_SPI1_Init+0x64>)
 8001604:	220a      	movs	r2, #10
 8001606:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001608:	4804      	ldr	r0, [pc, #16]	; (800161c <MX_SPI1_Init+0x64>)
 800160a:	f003 fd0f 	bl	800502c <HAL_SPI_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001614:	f000 fc48 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}
 800161c:	200004f8 	.word	0x200004f8
 8001620:	40013000 	.word	0x40013000

08001624 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001628:	4b17      	ldr	r3, [pc, #92]	; (8001688 <MX_SPI2_Init+0x64>)
 800162a:	4a18      	ldr	r2, [pc, #96]	; (800168c <MX_SPI2_Init+0x68>)
 800162c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800162e:	4b16      	ldr	r3, [pc, #88]	; (8001688 <MX_SPI2_Init+0x64>)
 8001630:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001634:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001636:	4b14      	ldr	r3, [pc, #80]	; (8001688 <MX_SPI2_Init+0x64>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <MX_SPI2_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001642:	4b11      	ldr	r3, [pc, #68]	; (8001688 <MX_SPI2_Init+0x64>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001648:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <MX_SPI2_Init+0x64>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <MX_SPI2_Init+0x64>)
 8001650:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001654:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001656:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <MX_SPI2_Init+0x64>)
 8001658:	2238      	movs	r2, #56	; 0x38
 800165a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800165c:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <MX_SPI2_Init+0x64>)
 800165e:	2200      	movs	r2, #0
 8001660:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001662:	4b09      	ldr	r3, [pc, #36]	; (8001688 <MX_SPI2_Init+0x64>)
 8001664:	2200      	movs	r2, #0
 8001666:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001668:	4b07      	ldr	r3, [pc, #28]	; (8001688 <MX_SPI2_Init+0x64>)
 800166a:	2200      	movs	r2, #0
 800166c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800166e:	4b06      	ldr	r3, [pc, #24]	; (8001688 <MX_SPI2_Init+0x64>)
 8001670:	220a      	movs	r2, #10
 8001672:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001674:	4804      	ldr	r0, [pc, #16]	; (8001688 <MX_SPI2_Init+0x64>)
 8001676:	f003 fcd9 	bl	800502c <HAL_SPI_Init>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001680:	f000 fc12 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001684:	bf00      	nop
 8001686:	bd80      	pop	{r7, pc}
 8001688:	200001d4 	.word	0x200001d4
 800168c:	40003800 	.word	0x40003800

08001690 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001694:	4b17      	ldr	r3, [pc, #92]	; (80016f4 <MX_SPI3_Init+0x64>)
 8001696:	4a18      	ldr	r2, [pc, #96]	; (80016f8 <MX_SPI3_Init+0x68>)
 8001698:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800169a:	4b16      	ldr	r3, [pc, #88]	; (80016f4 <MX_SPI3_Init+0x64>)
 800169c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016a0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80016a2:	4b14      	ldr	r3, [pc, #80]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016ae:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016b4:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80016ba:	4b0e      	ldr	r3, [pc, #56]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016bc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80016c0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016c2:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016c8:	4b0a      	ldr	r3, [pc, #40]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016ce:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016d4:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016dc:	220a      	movs	r2, #10
 80016de:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80016e0:	4804      	ldr	r0, [pc, #16]	; (80016f4 <MX_SPI3_Init+0x64>)
 80016e2:	f003 fca3 	bl	800502c <HAL_SPI_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80016ec:	f000 fbdc 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	200003ac 	.word	0x200003ac
 80016f8:	40003c00 	.word	0x40003c00

080016fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001702:	f107 0308 	add.w	r3, r7, #8
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001710:	463b      	mov	r3, r7
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001718:	4b1e      	ldr	r3, [pc, #120]	; (8001794 <MX_TIM2_Init+0x98>)
 800171a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800171e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 8001720:	4b1c      	ldr	r3, [pc, #112]	; (8001794 <MX_TIM2_Init+0x98>)
 8001722:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001726:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001728:	4b1a      	ldr	r3, [pc, #104]	; (8001794 <MX_TIM2_Init+0x98>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 800172e:	4b19      	ldr	r3, [pc, #100]	; (8001794 <MX_TIM2_Init+0x98>)
 8001730:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001734:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001736:	4b17      	ldr	r3, [pc, #92]	; (8001794 <MX_TIM2_Init+0x98>)
 8001738:	2200      	movs	r2, #0
 800173a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800173c:	4b15      	ldr	r3, [pc, #84]	; (8001794 <MX_TIM2_Init+0x98>)
 800173e:	2280      	movs	r2, #128	; 0x80
 8001740:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001742:	4814      	ldr	r0, [pc, #80]	; (8001794 <MX_TIM2_Init+0x98>)
 8001744:	f004 f81c 	bl	8005780 <HAL_TIM_Base_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800174e:	f000 fbab 	bl	8001ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001756:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001758:	f107 0308 	add.w	r3, r7, #8
 800175c:	4619      	mov	r1, r3
 800175e:	480d      	ldr	r0, [pc, #52]	; (8001794 <MX_TIM2_Init+0x98>)
 8001760:	f005 f8c4 	bl	80068ec <HAL_TIM_ConfigClockSource>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800176a:	f000 fb9d 	bl	8001ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800176e:	2300      	movs	r3, #0
 8001770:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001776:	463b      	mov	r3, r7
 8001778:	4619      	mov	r1, r3
 800177a:	4806      	ldr	r0, [pc, #24]	; (8001794 <MX_TIM2_Init+0x98>)
 800177c:	f006 f856 	bl	800782c <HAL_TIMEx_MasterConfigSynchronization>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001786:	f000 fb8f 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800178a:	bf00      	nop
 800178c:	3718      	adds	r7, #24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000550 	.word	0x20000550

08001798 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800179e:	f107 0320 	add.w	r3, r7, #32
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
 80017b4:	611a      	str	r2, [r3, #16]
 80017b6:	615a      	str	r2, [r3, #20]
 80017b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017ba:	4b22      	ldr	r3, [pc, #136]	; (8001844 <MX_TIM3_Init+0xac>)
 80017bc:	4a22      	ldr	r2, [pc, #136]	; (8001848 <MX_TIM3_Init+0xb0>)
 80017be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017c0:	4b20      	ldr	r3, [pc, #128]	; (8001844 <MX_TIM3_Init+0xac>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c6:	4b1f      	ldr	r3, [pc, #124]	; (8001844 <MX_TIM3_Init+0xac>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017cc:	4b1d      	ldr	r3, [pc, #116]	; (8001844 <MX_TIM3_Init+0xac>)
 80017ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d4:	4b1b      	ldr	r3, [pc, #108]	; (8001844 <MX_TIM3_Init+0xac>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017da:	4b1a      	ldr	r3, [pc, #104]	; (8001844 <MX_TIM3_Init+0xac>)
 80017dc:	2200      	movs	r2, #0
 80017de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017e0:	4818      	ldr	r0, [pc, #96]	; (8001844 <MX_TIM3_Init+0xac>)
 80017e2:	f004 f983 	bl	8005aec <HAL_TIM_PWM_Init>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80017ec:	f000 fb5c 	bl	8001ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f0:	2300      	movs	r3, #0
 80017f2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017f4:	2300      	movs	r3, #0
 80017f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017f8:	f107 0320 	add.w	r3, r7, #32
 80017fc:	4619      	mov	r1, r3
 80017fe:	4811      	ldr	r0, [pc, #68]	; (8001844 <MX_TIM3_Init+0xac>)
 8001800:	f006 f814 	bl	800782c <HAL_TIMEx_MasterConfigSynchronization>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800180a:	f000 fb4d 	bl	8001ea8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800180e:	2360      	movs	r3, #96	; 0x60
 8001810:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001812:	2300      	movs	r3, #0
 8001814:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800181e:	1d3b      	adds	r3, r7, #4
 8001820:	2200      	movs	r2, #0
 8001822:	4619      	mov	r1, r3
 8001824:	4807      	ldr	r0, [pc, #28]	; (8001844 <MX_TIM3_Init+0xac>)
 8001826:	f004 fe89 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001830:	f000 fb3a 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001834:	4803      	ldr	r0, [pc, #12]	; (8001844 <MX_TIM3_Init+0xac>)
 8001836:	f000 fe87 	bl	8002548 <HAL_TIM_MspPostInit>

}
 800183a:	bf00      	nop
 800183c:	3728      	adds	r7, #40	; 0x28
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000364 	.word	0x20000364
 8001848:	40000400 	.word	0x40000400

0800184c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b08c      	sub	sp, #48	; 0x30
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	2224      	movs	r2, #36	; 0x24
 8001858:	2100      	movs	r1, #0
 800185a:	4618      	mov	r0, r3
 800185c:	f007 fb30 	bl	8008ec0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001860:	1d3b      	adds	r3, r7, #4
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001868:	4b20      	ldr	r3, [pc, #128]	; (80018ec <MX_TIM4_Init+0xa0>)
 800186a:	4a21      	ldr	r2, [pc, #132]	; (80018f0 <MX_TIM4_Init+0xa4>)
 800186c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800186e:	4b1f      	ldr	r3, [pc, #124]	; (80018ec <MX_TIM4_Init+0xa0>)
 8001870:	2200      	movs	r2, #0
 8001872:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001874:	4b1d      	ldr	r3, [pc, #116]	; (80018ec <MX_TIM4_Init+0xa0>)
 8001876:	2200      	movs	r2, #0
 8001878:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800187a:	4b1c      	ldr	r3, [pc, #112]	; (80018ec <MX_TIM4_Init+0xa0>)
 800187c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001880:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001882:	4b1a      	ldr	r3, [pc, #104]	; (80018ec <MX_TIM4_Init+0xa0>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001888:	4b18      	ldr	r3, [pc, #96]	; (80018ec <MX_TIM4_Init+0xa0>)
 800188a:	2280      	movs	r2, #128	; 0x80
 800188c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800188e:	2301      	movs	r3, #1
 8001890:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001892:	2300      	movs	r3, #0
 8001894:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001896:	2301      	movs	r3, #1
 8001898:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800189a:	2300      	movs	r3, #0
 800189c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018a6:	2301      	movs	r3, #1
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	4619      	mov	r1, r3
 80018b8:	480c      	ldr	r0, [pc, #48]	; (80018ec <MX_TIM4_Init+0xa0>)
 80018ba:	f004 fb8f 	bl	8005fdc <HAL_TIM_Encoder_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80018c4:	f000 faf0 	bl	8001ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c8:	2300      	movs	r3, #0
 80018ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018d0:	1d3b      	adds	r3, r7, #4
 80018d2:	4619      	mov	r1, r3
 80018d4:	4805      	ldr	r0, [pc, #20]	; (80018ec <MX_TIM4_Init+0xa0>)
 80018d6:	f005 ffa9 	bl	800782c <HAL_TIMEx_MasterConfigSynchronization>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80018e0:	f000 fae2 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80018e4:	bf00      	nop
 80018e6:	3730      	adds	r7, #48	; 0x30
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000274 	.word	0x20000274
 80018f0:	40000800 	.word	0x40000800

080018f4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b096      	sub	sp, #88	; 0x58
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001908:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001912:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	609a      	str	r2, [r3, #8]
 800191e:	60da      	str	r2, [r3, #12]
 8001920:	611a      	str	r2, [r3, #16]
 8001922:	615a      	str	r2, [r3, #20]
 8001924:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001926:	1d3b      	adds	r3, r7, #4
 8001928:	2220      	movs	r2, #32
 800192a:	2100      	movs	r1, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f007 fac7 	bl	8008ec0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001932:	4b44      	ldr	r3, [pc, #272]	; (8001a44 <MX_TIM8_Init+0x150>)
 8001934:	4a44      	ldr	r2, [pc, #272]	; (8001a48 <MX_TIM8_Init+0x154>)
 8001936:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001938:	4b42      	ldr	r3, [pc, #264]	; (8001a44 <MX_TIM8_Init+0x150>)
 800193a:	2200      	movs	r2, #0
 800193c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 800193e:	4b41      	ldr	r3, [pc, #260]	; (8001a44 <MX_TIM8_Init+0x150>)
 8001940:	2260      	movs	r2, #96	; 0x60
 8001942:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001944:	4b3f      	ldr	r3, [pc, #252]	; (8001a44 <MX_TIM8_Init+0x150>)
 8001946:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800194a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800194c:	4b3d      	ldr	r3, [pc, #244]	; (8001a44 <MX_TIM8_Init+0x150>)
 800194e:	2200      	movs	r2, #0
 8001950:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 8001952:	4b3c      	ldr	r3, [pc, #240]	; (8001a44 <MX_TIM8_Init+0x150>)
 8001954:	2201      	movs	r2, #1
 8001956:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001958:	4b3a      	ldr	r3, [pc, #232]	; (8001a44 <MX_TIM8_Init+0x150>)
 800195a:	2200      	movs	r2, #0
 800195c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800195e:	4839      	ldr	r0, [pc, #228]	; (8001a44 <MX_TIM8_Init+0x150>)
 8001960:	f003 ff0e 	bl	8005780 <HAL_TIM_Base_Init>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800196a:	f000 fa9d 	bl	8001ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800196e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001972:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001974:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001978:	4619      	mov	r1, r3
 800197a:	4832      	ldr	r0, [pc, #200]	; (8001a44 <MX_TIM8_Init+0x150>)
 800197c:	f004 ffb6 	bl	80068ec <HAL_TIM_ConfigClockSource>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001986:	f000 fa8f 	bl	8001ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800198a:	482e      	ldr	r0, [pc, #184]	; (8001a44 <MX_TIM8_Init+0x150>)
 800198c:	f004 f8ae 	bl	8005aec <HAL_TIM_PWM_Init>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001996:	f000 fa87 	bl	8001ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199a:	2300      	movs	r3, #0
 800199c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800199e:	2300      	movs	r3, #0
 80019a0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80019a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019a6:	4619      	mov	r1, r3
 80019a8:	4826      	ldr	r0, [pc, #152]	; (8001a44 <MX_TIM8_Init+0x150>)
 80019aa:	f005 ff3f 	bl	800782c <HAL_TIMEx_MasterConfigSynchronization>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80019b4:	f000 fa78 	bl	8001ea8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019b8:	2360      	movs	r3, #96	; 0x60
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019c4:	2300      	movs	r3, #0
 80019c6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c8:	2300      	movs	r3, #0
 80019ca:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019cc:	2300      	movs	r3, #0
 80019ce:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019d0:	2300      	movs	r3, #0
 80019d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019d8:	2204      	movs	r2, #4
 80019da:	4619      	mov	r1, r3
 80019dc:	4819      	ldr	r0, [pc, #100]	; (8001a44 <MX_TIM8_Init+0x150>)
 80019de:	f004 fdad 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80019e8:	f000 fa5e 	bl	8001ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f0:	2208      	movs	r2, #8
 80019f2:	4619      	mov	r1, r3
 80019f4:	4813      	ldr	r0, [pc, #76]	; (8001a44 <MX_TIM8_Init+0x150>)
 80019f6:	f004 fda1 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001a00:	f000 fa52 	bl	8001ea8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a04:	2300      	movs	r3, #0
 8001a06:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a1c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001a22:	1d3b      	adds	r3, r7, #4
 8001a24:	4619      	mov	r1, r3
 8001a26:	4807      	ldr	r0, [pc, #28]	; (8001a44 <MX_TIM8_Init+0x150>)
 8001a28:	f005 ffde 	bl	80079e8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001a32:	f000 fa39 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

	//Itt kell megivni a DC_MOTOR_Init() -et
  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001a36:	4803      	ldr	r0, [pc, #12]	; (8001a44 <MX_TIM8_Init+0x150>)
 8001a38:	f000 fd86 	bl	8002548 <HAL_TIM_MspPostInit>

}
 8001a3c:	bf00      	nop
 8001a3e:	3758      	adds	r7, #88	; 0x58
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	2000022c 	.word	0x2000022c
 8001a48:	40010400 	.word	0x40010400

08001a4c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08c      	sub	sp, #48	; 0x30
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a52:	f107 0320 	add.w	r3, r7, #32
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
 8001a6c:	611a      	str	r2, [r3, #16]
 8001a6e:	615a      	str	r2, [r3, #20]
 8001a70:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001a72:	4b2c      	ldr	r3, [pc, #176]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001a74:	4a2c      	ldr	r2, [pc, #176]	; (8001b28 <MX_TIM12_Init+0xdc>)
 8001a76:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 19;
 8001a78:	4b2a      	ldr	r3, [pc, #168]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001a7a:	2213      	movs	r2, #19
 8001a7c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a7e:	4b29      	ldr	r3, [pc, #164]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 44999;
 8001a84:	4b27      	ldr	r3, [pc, #156]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001a86:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8001a8a:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a8c:	4b25      	ldr	r3, [pc, #148]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a92:	4b24      	ldr	r3, [pc, #144]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001a94:	2280      	movs	r2, #128	; 0x80
 8001a96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001a98:	4822      	ldr	r0, [pc, #136]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001a9a:	f003 fe71 	bl	8005780 <HAL_TIM_Base_Init>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001aa4:	f000 fa00 	bl	8001ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aac:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001aae:	f107 0320 	add.w	r3, r7, #32
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	481b      	ldr	r0, [pc, #108]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001ab6:	f004 ff19 	bl	80068ec <HAL_TIM_ConfigClockSource>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001ac0:	f000 f9f2 	bl	8001ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001ac4:	4817      	ldr	r0, [pc, #92]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001ac6:	f004 f811 	bl	8005aec <HAL_TIM_PWM_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001ad0:	f000 f9ea 	bl	8001ea8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ad4:	2360      	movs	r3, #96	; 0x60
 8001ad6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	4619      	mov	r1, r3
 8001aea:	480e      	ldr	r0, [pc, #56]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001aec:	f004 fd26 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001af6:	f000 f9d7 	bl	8001ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	2204      	movs	r2, #4
 8001afe:	4619      	mov	r1, r3
 8001b00:	4808      	ldr	r0, [pc, #32]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001b02:	f004 fd1b 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001b0c:	f000 f9cc 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */
	HAL_TIM_Base_Start_IT(&htim12);
 8001b10:	4804      	ldr	r0, [pc, #16]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001b12:	f003 ff25 	bl	8005960 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001b16:	4803      	ldr	r0, [pc, #12]	; (8001b24 <MX_TIM12_Init+0xd8>)
 8001b18:	f000 fd16 	bl	8002548 <HAL_TIM_MspPostInit>

}
 8001b1c:	bf00      	nop
 8001b1e:	3730      	adds	r7, #48	; 0x30
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	200005dc 	.word	0x200005dc
 8001b28:	40001800 	.word	0x40001800

08001b2c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001b30:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <MX_UART4_Init+0x4c>)
 8001b32:	4a12      	ldr	r2, [pc, #72]	; (8001b7c <MX_UART4_Init+0x50>)
 8001b34:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001b36:	4b10      	ldr	r3, [pc, #64]	; (8001b78 <MX_UART4_Init+0x4c>)
 8001b38:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b3c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	; (8001b78 <MX_UART4_Init+0x4c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001b44:	4b0c      	ldr	r3, [pc, #48]	; (8001b78 <MX_UART4_Init+0x4c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <MX_UART4_Init+0x4c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001b50:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <MX_UART4_Init+0x4c>)
 8001b52:	220c      	movs	r2, #12
 8001b54:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b56:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <MX_UART4_Init+0x4c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b5c:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <MX_UART4_Init+0x4c>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001b62:	4805      	ldr	r0, [pc, #20]	; (8001b78 <MX_UART4_Init+0x4c>)
 8001b64:	f006 f820 	bl	8007ba8 <HAL_UART_Init>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001b6e:	f000 f99b 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	200004b4 	.word	0x200004b4
 8001b7c:	40004c00 	.word	0x40004c00

08001b80 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b84:	4b11      	ldr	r3, [pc, #68]	; (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001b86:	4a12      	ldr	r2, [pc, #72]	; (8001bd0 <MX_USART1_UART_Init+0x50>)
 8001b88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b8a:	4b10      	ldr	r3, [pc, #64]	; (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001b8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b92:	4b0e      	ldr	r3, [pc, #56]	; (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b98:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b9e:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001ba4:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001ba6:	2204      	movs	r2, #4
 8001ba8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001baa:	4b08      	ldr	r3, [pc, #32]	; (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb0:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bb6:	4805      	ldr	r0, [pc, #20]	; (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001bb8:	f005 fff6 	bl	8007ba8 <HAL_UART_Init>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bc2:	f000 f971 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000470 	.word	0x20000470
 8001bd0:	40011000 	.word	0x40011000

08001bd4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <MX_USART2_UART_Init+0x4c>)
 8001bda:	4a12      	ldr	r2, [pc, #72]	; (8001c24 <MX_USART2_UART_Init+0x50>)
 8001bdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bde:	4b10      	ldr	r3, [pc, #64]	; (8001c20 <MX_USART2_UART_Init+0x4c>)
 8001be0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001be4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <MX_USART2_UART_Init+0x4c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bec:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <MX_USART2_UART_Init+0x4c>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bf2:	4b0b      	ldr	r3, [pc, #44]	; (8001c20 <MX_USART2_UART_Init+0x4c>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <MX_USART2_UART_Init+0x4c>)
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <MX_USART2_UART_Init+0x4c>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c04:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <MX_USART2_UART_Init+0x4c>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c0a:	4805      	ldr	r0, [pc, #20]	; (8001c20 <MX_USART2_UART_Init+0x4c>)
 8001c0c:	f005 ffcc 	bl	8007ba8 <HAL_UART_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c16:	f000 f947 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20000598 	.word	0x20000598
 8001c24:	40004400 	.word	0x40004400

08001c28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	607b      	str	r3, [r7, #4]
 8001c32:	4b0c      	ldr	r3, [pc, #48]	; (8001c64 <MX_DMA_Init+0x3c>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a0b      	ldr	r2, [pc, #44]	; (8001c64 <MX_DMA_Init+0x3c>)
 8001c38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <MX_DMA_Init+0x3c>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	2010      	movs	r0, #16
 8001c50:	f001 f83e 	bl	8002cd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c54:	2010      	movs	r0, #16
 8001c56:	f001 f867 	bl	8002d28 <HAL_NVIC_EnableIRQ>

}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40023800 	.word	0x40023800

08001c68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08a      	sub	sp, #40	; 0x28
 8001c6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6e:	f107 0314 	add.w	r3, r7, #20
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	609a      	str	r2, [r3, #8]
 8001c7a:	60da      	str	r2, [r3, #12]
 8001c7c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	4b59      	ldr	r3, [pc, #356]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	4a58      	ldr	r2, [pc, #352]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001c88:	f043 0304 	orr.w	r3, r3, #4
 8001c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8e:	4b56      	ldr	r3, [pc, #344]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	f003 0304 	and.w	r3, r3, #4
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	4b52      	ldr	r3, [pc, #328]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a51      	ldr	r2, [pc, #324]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001ca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b4f      	ldr	r3, [pc, #316]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	4b4b      	ldr	r3, [pc, #300]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	4a4a      	ldr	r2, [pc, #296]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc6:	4b48      	ldr	r3, [pc, #288]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	4b44      	ldr	r3, [pc, #272]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	4a43      	ldr	r2, [pc, #268]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001cdc:	f043 0302 	orr.w	r3, r3, #2
 8001ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce2:	4b41      	ldr	r3, [pc, #260]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	603b      	str	r3, [r7, #0]
 8001cf2:	4b3d      	ldr	r3, [pc, #244]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	4a3c      	ldr	r2, [pc, #240]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001cf8:	f043 0308 	orr.w	r3, r3, #8
 8001cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfe:	4b3a      	ldr	r3, [pc, #232]	; (8001de8 <MX_GPIO_Init+0x180>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	f003 0308 	and.w	r3, r3, #8
 8001d06:	603b      	str	r3, [r7, #0]
 8001d08:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	213d      	movs	r1, #61	; 0x3d
 8001d0e:	4837      	ldr	r0, [pc, #220]	; (8001dec <MX_GPIO_Init+0x184>)
 8001d10:	f002 f83c 	bl	8003d8c <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001d14:	2200      	movs	r2, #0
 8001d16:	f641 0102 	movw	r1, #6146	; 0x1802
 8001d1a:	4835      	ldr	r0, [pc, #212]	; (8001df0 <MX_GPIO_Init+0x188>)
 8001d1c:	f002 f836 	bl	8003d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5, GPIO_PIN_RESET);
 8001d20:	2200      	movs	r2, #0
 8001d22:	f241 0126 	movw	r1, #4134	; 0x1026
 8001d26:	4833      	ldr	r0, [pc, #204]	; (8001df4 <MX_GPIO_Init+0x18c>)
 8001d28:	f002 f830 	bl	8003d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d32:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d3c:	f107 0314 	add.w	r3, r7, #20
 8001d40:	4619      	mov	r1, r3
 8001d42:	482a      	ldr	r0, [pc, #168]	; (8001dec <MX_GPIO_Init+0x184>)
 8001d44:	f001 fcfe 	bl	8003744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001d48:	233d      	movs	r3, #61	; 0x3d
 8001d4a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2300      	movs	r3, #0
 8001d56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4823      	ldr	r0, [pc, #140]	; (8001dec <MX_GPIO_Init+0x184>)
 8001d60:	f001 fcf0 	bl	8003744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8001d64:	f641 0302 	movw	r3, #6146	; 0x1802
 8001d68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d76:	f107 0314 	add.w	r3, r7, #20
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	481c      	ldr	r0, [pc, #112]	; (8001df0 <MX_GPIO_Init+0x188>)
 8001d7e:	f001 fce1 	bl	8003744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d82:	2310      	movs	r3, #16
 8001d84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d86:	2300      	movs	r3, #0
 8001d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8e:	f107 0314 	add.w	r3, r7, #20
 8001d92:	4619      	mov	r1, r3
 8001d94:	4816      	ldr	r0, [pc, #88]	; (8001df0 <MX_GPIO_Init+0x188>)
 8001d96:	f001 fcd5 	bl	8003744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5;
 8001d9a:	f241 0326 	movw	r3, #4134	; 0x1026
 8001d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da0:	2301      	movs	r3, #1
 8001da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da8:	2300      	movs	r3, #0
 8001daa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	4810      	ldr	r0, [pc, #64]	; (8001df4 <MX_GPIO_Init+0x18c>)
 8001db4:	f001 fcc6 	bl	8003744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001db8:	2304      	movs	r3, #4
 8001dba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dc4:	f107 0314 	add.w	r3, r7, #20
 8001dc8:	4619      	mov	r1, r3
 8001dca:	480b      	ldr	r0, [pc, #44]	; (8001df8 <MX_GPIO_Init+0x190>)
 8001dcc:	f001 fcba 	bl	8003744 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 1);
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	2028      	movs	r0, #40	; 0x28
 8001dd6:	f000 ff7b 	bl	8002cd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dda:	2028      	movs	r0, #40	; 0x28
 8001ddc:	f000 ffa4 	bl	8002d28 <HAL_NVIC_EnableIRQ>

}
 8001de0:	bf00      	nop
 8001de2:	3728      	adds	r7, #40	; 0x28
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40020800 	.word	0x40020800
 8001df0:	40020000 	.word	0x40020000
 8001df4:	40020400 	.word	0x40020400
 8001df8:	40020c00 	.word	0x40020c00

08001dfc <Vonalszenzor_Init>:

/* USER CODE BEGIN 4 */
static void Vonalszenzor_Init(void) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	// PCB2: Von_OE1  0
 8001e00:	2200      	movs	r2, #0
 8001e02:	2104      	movs	r1, #4
 8001e04:	4804      	ldr	r0, [pc, #16]	; (8001e18 <Vonalszenzor_Init+0x1c>)
 8001e06:	f001 ffc1 	bl	8003d8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);	// PCB2: Von_OE2  0
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2120      	movs	r1, #32
 8001e0e:	4803      	ldr	r0, [pc, #12]	; (8001e1c <Vonalszenzor_Init+0x20>)
 8001e10:	f001 ffbc 	bl	8003d8c <HAL_GPIO_WritePin>
}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40020400 	.word	0x40020400
 8001e1c:	40020800 	.word	0x40020800

08001e20 <Vonalszenzor_minta_kuldes>:
	Vonalszenzor_minta_kuldes(leszed);

	return eredmeny;
}

void Vonalszenzor_minta_kuldes(uint8_t* minta) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);	// PC4: Von_latch1  0
 8001e28:	2200      	movs	r2, #0
 8001e2a:	2110      	movs	r1, #16
 8001e2c:	480d      	ldr	r0, [pc, #52]	; (8001e64 <Vonalszenzor_minta_kuldes+0x44>)
 8001e2e:	f001 ffad 	bl	8003d8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);	// PB1: Von_latch2  0
 8001e32:	2200      	movs	r2, #0
 8001e34:	2102      	movs	r1, #2
 8001e36:	480c      	ldr	r0, [pc, #48]	; (8001e68 <Vonalszenzor_minta_kuldes+0x48>)
 8001e38:	f001 ffa8 	bl	8003d8c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, minta, 6, 100);				// minta kikuldes
 8001e3c:	2364      	movs	r3, #100	; 0x64
 8001e3e:	2206      	movs	r2, #6
 8001e40:	6879      	ldr	r1, [r7, #4]
 8001e42:	480a      	ldr	r0, [pc, #40]	; (8001e6c <Vonalszenzor_minta_kuldes+0x4c>)
 8001e44:	f003 fa86 	bl	8005354 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		// PC4: Von_latch1  1
 8001e48:	2201      	movs	r2, #1
 8001e4a:	2110      	movs	r1, #16
 8001e4c:	4805      	ldr	r0, [pc, #20]	; (8001e64 <Vonalszenzor_minta_kuldes+0x44>)
 8001e4e:	f001 ff9d 	bl	8003d8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		// PB1: Von_latch2  1
 8001e52:	2201      	movs	r2, #1
 8001e54:	2102      	movs	r1, #2
 8001e56:	4804      	ldr	r0, [pc, #16]	; (8001e68 <Vonalszenzor_minta_kuldes+0x48>)
 8001e58:	f001 ff98 	bl	8003d8c <HAL_GPIO_WritePin>
}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40020800 	.word	0x40020800
 8001e68:	40020400 	.word	0x40020400
 8001e6c:	200001d4 	.word	0x200001d4

08001e70 <HAL_GPIO_EXTI_Callback>:
void Vonalszenzor_meres_kiolvasas(uint8_t chanel, uint8_t* eredmeny) {
	HAL_SPI_Transmit(&hspi1, &chanel, 1, 100);
	HAL_SPI_Receive(&hspi1, eredmeny, 2, 100);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 8001e7a:	88fb      	ldrh	r3, [r7, #6]
 8001e7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e80:	d109      	bne.n	8001e96 <HAL_GPIO_EXTI_Callback+0x26>
		btnEnable = !btnEnable;
 8001e82:	4b08      	ldr	r3, [pc, #32]	; (8001ea4 <HAL_GPIO_EXTI_Callback+0x34>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	bf0c      	ite	eq
 8001e8a:	2301      	moveq	r3, #1
 8001e8c:	2300      	movne	r3, #0
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	461a      	mov	r2, r3
 8001e92:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <HAL_GPIO_EXTI_Callback+0x34>)
 8001e94:	701a      	strb	r2, [r3, #0]
		//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	//LED felvilagitasa
	}
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	200000b0 	.word	0x200000b0

08001ea8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eac:	b672      	cpsid	i
}
 8001eae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001eb0:	e7fe      	b.n	8001eb0 <Error_Handler+0x8>

08001eb2 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
 8001eba:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	607b      	str	r3, [r7, #4]
 8001ed2:	4b10      	ldr	r3, [pc, #64]	; (8001f14 <HAL_MspInit+0x4c>)
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed6:	4a0f      	ldr	r2, [pc, #60]	; (8001f14 <HAL_MspInit+0x4c>)
 8001ed8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001edc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ede:	4b0d      	ldr	r3, [pc, #52]	; (8001f14 <HAL_MspInit+0x4c>)
 8001ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ee6:	607b      	str	r3, [r7, #4]
 8001ee8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	603b      	str	r3, [r7, #0]
 8001eee:	4b09      	ldr	r3, [pc, #36]	; (8001f14 <HAL_MspInit+0x4c>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	4a08      	ldr	r2, [pc, #32]	; (8001f14 <HAL_MspInit+0x4c>)
 8001ef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8001efa:	4b06      	ldr	r3, [pc, #24]	; (8001f14 <HAL_MspInit+0x4c>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f02:	603b      	str	r3, [r7, #0]
 8001f04:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f06:	2007      	movs	r0, #7
 8001f08:	f000 fec2 	bl	8002c90 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f0c:	bf00      	nop
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40023800 	.word	0x40023800

08001f18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b090      	sub	sp, #64	; 0x40
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
 8001f2e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a6b      	ldr	r2, [pc, #428]	; (80020e4 <HAL_I2C_MspInit+0x1cc>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d12d      	bne.n	8001f96 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f3e:	4b6a      	ldr	r3, [pc, #424]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a69      	ldr	r2, [pc, #420]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001f44:	f043 0302 	orr.w	r3, r3, #2
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b67      	ldr	r3, [pc, #412]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f56:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f5c:	2312      	movs	r3, #18
 8001f5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f64:	2303      	movs	r3, #3
 8001f66:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f68:	2304      	movs	r3, #4
 8001f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f70:	4619      	mov	r1, r3
 8001f72:	485e      	ldr	r0, [pc, #376]	; (80020ec <HAL_I2C_MspInit+0x1d4>)
 8001f74:	f001 fbe6 	bl	8003744 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f78:	2300      	movs	r3, #0
 8001f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f7c:	4b5a      	ldr	r3, [pc, #360]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	4a59      	ldr	r2, [pc, #356]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001f82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f86:	6413      	str	r3, [r2, #64]	; 0x40
 8001f88:	4b57      	ldr	r3, [pc, #348]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f90:	627b      	str	r3, [r7, #36]	; 0x24
 8001f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001f94:	e0a2      	b.n	80020dc <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a55      	ldr	r2, [pc, #340]	; (80020f0 <HAL_I2C_MspInit+0x1d8>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d14c      	bne.n	800203a <HAL_I2C_MspInit+0x122>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	623b      	str	r3, [r7, #32]
 8001fa4:	4b50      	ldr	r3, [pc, #320]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa8:	4a4f      	ldr	r2, [pc, #316]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001faa:	f043 0302 	orr.w	r3, r3, #2
 8001fae:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb0:	4b4d      	ldr	r3, [pc, #308]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	623b      	str	r3, [r7, #32]
 8001fba:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	61fb      	str	r3, [r7, #28]
 8001fc0:	4b49      	ldr	r3, [pc, #292]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc4:	4a48      	ldr	r2, [pc, #288]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001fc6:	f043 0304 	orr.w	r3, r3, #4
 8001fca:	6313      	str	r3, [r2, #48]	; 0x30
 8001fcc:	4b46      	ldr	r3, [pc, #280]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8001fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	61fb      	str	r3, [r7, #28]
 8001fd6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fde:	2312      	movs	r3, #18
 8001fe0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001fea:	2304      	movs	r3, #4
 8001fec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	483d      	ldr	r0, [pc, #244]	; (80020ec <HAL_I2C_MspInit+0x1d4>)
 8001ff6:	f001 fba5 	bl	8003744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001ffa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002000:	2312      	movs	r3, #18
 8002002:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002004:	2300      	movs	r3, #0
 8002006:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002008:	2303      	movs	r3, #3
 800200a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800200c:	2304      	movs	r3, #4
 800200e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002010:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002014:	4619      	mov	r1, r3
 8002016:	4837      	ldr	r0, [pc, #220]	; (80020f4 <HAL_I2C_MspInit+0x1dc>)
 8002018:	f001 fb94 	bl	8003744 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800201c:	2300      	movs	r3, #0
 800201e:	61bb      	str	r3, [r7, #24]
 8002020:	4b31      	ldr	r3, [pc, #196]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8002022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002024:	4a30      	ldr	r2, [pc, #192]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8002026:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800202a:	6413      	str	r3, [r2, #64]	; 0x40
 800202c:	4b2e      	ldr	r3, [pc, #184]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 800202e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002030:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002034:	61bb      	str	r3, [r7, #24]
 8002036:	69bb      	ldr	r3, [r7, #24]
}
 8002038:	e050      	b.n	80020dc <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C3)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a2e      	ldr	r2, [pc, #184]	; (80020f8 <HAL_I2C_MspInit+0x1e0>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d14b      	bne.n	80020dc <HAL_I2C_MspInit+0x1c4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	4b27      	ldr	r3, [pc, #156]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	4a26      	ldr	r2, [pc, #152]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 800204e:	f043 0304 	orr.w	r3, r3, #4
 8002052:	6313      	str	r3, [r2, #48]	; 0x30
 8002054:	4b24      	ldr	r3, [pc, #144]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8002056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002060:	2300      	movs	r3, #0
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	4b20      	ldr	r3, [pc, #128]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8002066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002068:	4a1f      	ldr	r2, [pc, #124]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	6313      	str	r3, [r2, #48]	; 0x30
 8002070:	4b1d      	ldr	r3, [pc, #116]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 8002072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800207c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002080:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002082:	2312      	movs	r3, #18
 8002084:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800208a:	2303      	movs	r3, #3
 800208c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800208e:	2304      	movs	r3, #4
 8002090:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002092:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002096:	4619      	mov	r1, r3
 8002098:	4816      	ldr	r0, [pc, #88]	; (80020f4 <HAL_I2C_MspInit+0x1dc>)
 800209a:	f001 fb53 	bl	8003744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800209e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020a4:	2312      	movs	r3, #18
 80020a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ac:	2303      	movs	r3, #3
 80020ae:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020b0:	2304      	movs	r3, #4
 80020b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020b8:	4619      	mov	r1, r3
 80020ba:	4810      	ldr	r0, [pc, #64]	; (80020fc <HAL_I2C_MspInit+0x1e4>)
 80020bc:	f001 fb42 	bl	8003744 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	4b08      	ldr	r3, [pc, #32]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	4a07      	ldr	r2, [pc, #28]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 80020ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80020ce:	6413      	str	r3, [r2, #64]	; 0x40
 80020d0:	4b05      	ldr	r3, [pc, #20]	; (80020e8 <HAL_I2C_MspInit+0x1d0>)
 80020d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	68fb      	ldr	r3, [r7, #12]
}
 80020dc:	bf00      	nop
 80020de:	3740      	adds	r7, #64	; 0x40
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40005400 	.word	0x40005400
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40020400 	.word	0x40020400
 80020f0:	40005800 	.word	0x40005800
 80020f4:	40020800 	.word	0x40020800
 80020f8:	40005c00 	.word	0x40005c00
 80020fc:	40020000 	.word	0x40020000

08002100 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b090      	sub	sp, #64	; 0x40
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002108:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a98      	ldr	r2, [pc, #608]	; (8002380 <HAL_SPI_MspInit+0x280>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d12c      	bne.n	800217c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	62bb      	str	r3, [r7, #40]	; 0x28
 8002126:	4b97      	ldr	r3, [pc, #604]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800212a:	4a96      	ldr	r2, [pc, #600]	; (8002384 <HAL_SPI_MspInit+0x284>)
 800212c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002130:	6453      	str	r3, [r2, #68]	; 0x44
 8002132:	4b94      	ldr	r3, [pc, #592]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002136:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28
 800213c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	627b      	str	r3, [r7, #36]	; 0x24
 8002142:	4b90      	ldr	r3, [pc, #576]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	4a8f      	ldr	r2, [pc, #572]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	6313      	str	r3, [r2, #48]	; 0x30
 800214e:	4b8d      	ldr	r3, [pc, #564]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	627b      	str	r3, [r7, #36]	; 0x24
 8002158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800215a:	23e0      	movs	r3, #224	; 0xe0
 800215c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215e:	2302      	movs	r3, #2
 8002160:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002166:	2303      	movs	r3, #3
 8002168:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800216a:	2305      	movs	r3, #5
 800216c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800216e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002172:	4619      	mov	r1, r3
 8002174:	4884      	ldr	r0, [pc, #528]	; (8002388 <HAL_SPI_MspInit+0x288>)
 8002176:	f001 fae5 	bl	8003744 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800217a:	e0fd      	b.n	8002378 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a82      	ldr	r2, [pc, #520]	; (800238c <HAL_SPI_MspInit+0x28c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d14b      	bne.n	800221e <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	623b      	str	r3, [r7, #32]
 800218a:	4b7e      	ldr	r3, [pc, #504]	; (8002384 <HAL_SPI_MspInit+0x284>)
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	4a7d      	ldr	r2, [pc, #500]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002190:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002194:	6413      	str	r3, [r2, #64]	; 0x40
 8002196:	4b7b      	ldr	r3, [pc, #492]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800219e:	623b      	str	r3, [r7, #32]
 80021a0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
 80021a6:	4b77      	ldr	r3, [pc, #476]	; (8002384 <HAL_SPI_MspInit+0x284>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	4a76      	ldr	r2, [pc, #472]	; (8002384 <HAL_SPI_MspInit+0x284>)
 80021ac:	f043 0304 	orr.w	r3, r3, #4
 80021b0:	6313      	str	r3, [r2, #48]	; 0x30
 80021b2:	4b74      	ldr	r3, [pc, #464]	; (8002384 <HAL_SPI_MspInit+0x284>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	61fb      	str	r3, [r7, #28]
 80021bc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	61bb      	str	r3, [r7, #24]
 80021c2:	4b70      	ldr	r3, [pc, #448]	; (8002384 <HAL_SPI_MspInit+0x284>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	4a6f      	ldr	r2, [pc, #444]	; (8002384 <HAL_SPI_MspInit+0x284>)
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	6313      	str	r3, [r2, #48]	; 0x30
 80021ce:	4b6d      	ldr	r3, [pc, #436]	; (8002384 <HAL_SPI_MspInit+0x284>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	61bb      	str	r3, [r7, #24]
 80021d8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021da:	2302      	movs	r3, #2
 80021dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021de:	2302      	movs	r3, #2
 80021e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e6:	2303      	movs	r3, #3
 80021e8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80021ea:	2307      	movs	r3, #7
 80021ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021f2:	4619      	mov	r1, r3
 80021f4:	4866      	ldr	r0, [pc, #408]	; (8002390 <HAL_SPI_MspInit+0x290>)
 80021f6:	f001 faa5 	bl	8003744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80021fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002200:	2302      	movs	r3, #2
 8002202:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002208:	2303      	movs	r3, #3
 800220a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800220c:	2305      	movs	r3, #5
 800220e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002210:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002214:	4619      	mov	r1, r3
 8002216:	485f      	ldr	r0, [pc, #380]	; (8002394 <HAL_SPI_MspInit+0x294>)
 8002218:	f001 fa94 	bl	8003744 <HAL_GPIO_Init>
}
 800221c:	e0ac      	b.n	8002378 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI3)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a5d      	ldr	r2, [pc, #372]	; (8002398 <HAL_SPI_MspInit+0x298>)
 8002224:	4293      	cmp	r3, r2
 8002226:	f040 80a7 	bne.w	8002378 <HAL_SPI_MspInit+0x278>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	4b55      	ldr	r3, [pc, #340]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002232:	4a54      	ldr	r2, [pc, #336]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002234:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002238:	6413      	str	r3, [r2, #64]	; 0x40
 800223a:	4b52      	ldr	r3, [pc, #328]	; (8002384 <HAL_SPI_MspInit+0x284>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
 800224a:	4b4e      	ldr	r3, [pc, #312]	; (8002384 <HAL_SPI_MspInit+0x284>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224e:	4a4d      	ldr	r2, [pc, #308]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002250:	f043 0302 	orr.w	r3, r3, #2
 8002254:	6313      	str	r3, [r2, #48]	; 0x30
 8002256:	4b4b      	ldr	r3, [pc, #300]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	4b47      	ldr	r3, [pc, #284]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226a:	4a46      	ldr	r2, [pc, #280]	; (8002384 <HAL_SPI_MspInit+0x284>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6313      	str	r3, [r2, #48]	; 0x30
 8002272:	4b44      	ldr	r3, [pc, #272]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	4b40      	ldr	r3, [pc, #256]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002286:	4a3f      	ldr	r2, [pc, #252]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002288:	f043 0304 	orr.w	r3, r3, #4
 800228c:	6313      	str	r3, [r2, #48]	; 0x30
 800228e:	4b3d      	ldr	r3, [pc, #244]	; (8002384 <HAL_SPI_MspInit+0x284>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800229a:	2301      	movs	r3, #1
 800229c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229e:	2302      	movs	r3, #2
 80022a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a2:	2300      	movs	r3, #0
 80022a4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a6:	2303      	movs	r3, #3
 80022a8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80022aa:	2307      	movs	r3, #7
 80022ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022b2:	4619      	mov	r1, r3
 80022b4:	4837      	ldr	r0, [pc, #220]	; (8002394 <HAL_SPI_MspInit+0x294>)
 80022b6:	f001 fa45 	bl	8003744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80022ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c0:	2302      	movs	r3, #2
 80022c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c8:	2303      	movs	r3, #3
 80022ca:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80022cc:	2306      	movs	r3, #6
 80022ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022d4:	4619      	mov	r1, r3
 80022d6:	482c      	ldr	r0, [pc, #176]	; (8002388 <HAL_SPI_MspInit+0x288>)
 80022d8:	f001 fa34 	bl	8003744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e2:	2302      	movs	r3, #2
 80022e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e6:	2300      	movs	r3, #0
 80022e8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ea:	2303      	movs	r3, #3
 80022ec:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80022ee:	2306      	movs	r3, #6
 80022f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022f6:	4619      	mov	r1, r3
 80022f8:	4825      	ldr	r0, [pc, #148]	; (8002390 <HAL_SPI_MspInit+0x290>)
 80022fa:	f001 fa23 	bl	8003744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80022fe:	2310      	movs	r3, #16
 8002300:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002302:	2302      	movs	r3, #2
 8002304:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800230a:	2303      	movs	r3, #3
 800230c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800230e:	2306      	movs	r3, #6
 8002310:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002312:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002316:	4619      	mov	r1, r3
 8002318:	481e      	ldr	r0, [pc, #120]	; (8002394 <HAL_SPI_MspInit+0x294>)
 800231a:	f001 fa13 	bl	8003744 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800231e:	4b1f      	ldr	r3, [pc, #124]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002320:	4a1f      	ldr	r2, [pc, #124]	; (80023a0 <HAL_SPI_MspInit+0x2a0>)
 8002322:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002324:	4b1d      	ldr	r3, [pc, #116]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002326:	2200      	movs	r2, #0
 8002328:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800232a:	4b1c      	ldr	r3, [pc, #112]	; (800239c <HAL_SPI_MspInit+0x29c>)
 800232c:	2240      	movs	r2, #64	; 0x40
 800232e:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002330:	4b1a      	ldr	r3, [pc, #104]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002332:	2200      	movs	r2, #0
 8002334:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002336:	4b19      	ldr	r3, [pc, #100]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002338:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800233c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800233e:	4b17      	ldr	r3, [pc, #92]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002340:	2200      	movs	r2, #0
 8002342:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002344:	4b15      	ldr	r3, [pc, #84]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002346:	2200      	movs	r2, #0
 8002348:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800234a:	4b14      	ldr	r3, [pc, #80]	; (800239c <HAL_SPI_MspInit+0x29c>)
 800234c:	2200      	movs	r2, #0
 800234e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002350:	4b12      	ldr	r3, [pc, #72]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002352:	2200      	movs	r2, #0
 8002354:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002356:	4b11      	ldr	r3, [pc, #68]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002358:	2200      	movs	r2, #0
 800235a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800235c:	480f      	ldr	r0, [pc, #60]	; (800239c <HAL_SPI_MspInit+0x29c>)
 800235e:	f000 fd07 	bl	8002d70 <HAL_DMA_Init>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <HAL_SPI_MspInit+0x26c>
      Error_Handler();
 8002368:	f7ff fd9e 	bl	8001ea8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a0b      	ldr	r2, [pc, #44]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002370:	649a      	str	r2, [r3, #72]	; 0x48
 8002372:	4a0a      	ldr	r2, [pc, #40]	; (800239c <HAL_SPI_MspInit+0x29c>)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002378:	bf00      	nop
 800237a:	3740      	adds	r7, #64	; 0x40
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40013000 	.word	0x40013000
 8002384:	40023800 	.word	0x40023800
 8002388:	40020000 	.word	0x40020000
 800238c:	40003800 	.word	0x40003800
 8002390:	40020800 	.word	0x40020800
 8002394:	40020400 	.word	0x40020400
 8002398:	40003c00 	.word	0x40003c00
 800239c:	20000404 	.word	0x20000404
 80023a0:	40026088 	.word	0x40026088

080023a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023b4:	d116      	bne.n	80023e4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	4b28      	ldr	r3, [pc, #160]	; (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	4a27      	ldr	r2, [pc, #156]	; (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6413      	str	r3, [r2, #64]	; 0x40
 80023c6:	4b25      	ldr	r3, [pc, #148]	; (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023d2:	2200      	movs	r2, #0
 80023d4:	2100      	movs	r1, #0
 80023d6:	201c      	movs	r0, #28
 80023d8:	f000 fc7a 	bl	8002cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023dc:	201c      	movs	r0, #28
 80023de:	f000 fca3 	bl	8002d28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80023e2:	e036      	b.n	8002452 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM8)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a1d      	ldr	r2, [pc, #116]	; (8002460 <HAL_TIM_Base_MspInit+0xbc>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d116      	bne.n	800241c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
 80023f2:	4b1a      	ldr	r3, [pc, #104]	; (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f6:	4a19      	ldr	r2, [pc, #100]	; (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023f8:	f043 0302 	orr.w	r3, r3, #2
 80023fc:	6453      	str	r3, [r2, #68]	; 0x44
 80023fe:	4b17      	ldr	r3, [pc, #92]	; (800245c <HAL_TIM_Base_MspInit+0xb8>)
 8002400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	613b      	str	r3, [r7, #16]
 8002408:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 1);
 800240a:	2201      	movs	r2, #1
 800240c:	2100      	movs	r1, #0
 800240e:	202b      	movs	r0, #43	; 0x2b
 8002410:	f000 fc5e 	bl	8002cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002414:	202b      	movs	r0, #43	; 0x2b
 8002416:	f000 fc87 	bl	8002d28 <HAL_NVIC_EnableIRQ>
}
 800241a:	e01a      	b.n	8002452 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM12)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a10      	ldr	r2, [pc, #64]	; (8002464 <HAL_TIM_Base_MspInit+0xc0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d115      	bne.n	8002452 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	4b0c      	ldr	r3, [pc, #48]	; (800245c <HAL_TIM_Base_MspInit+0xb8>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	4a0b      	ldr	r2, [pc, #44]	; (800245c <HAL_TIM_Base_MspInit+0xb8>)
 8002430:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002434:	6413      	str	r3, [r2, #64]	; 0x40
 8002436:	4b09      	ldr	r3, [pc, #36]	; (800245c <HAL_TIM_Base_MspInit+0xb8>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 1);
 8002442:	2201      	movs	r2, #1
 8002444:	2100      	movs	r1, #0
 8002446:	202b      	movs	r0, #43	; 0x2b
 8002448:	f000 fc42 	bl	8002cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800244c:	202b      	movs	r0, #43	; 0x2b
 800244e:	f000 fc6b 	bl	8002d28 <HAL_NVIC_EnableIRQ>
}
 8002452:	bf00      	nop
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40023800 	.word	0x40023800
 8002460:	40010400 	.word	0x40010400
 8002464:	40001800 	.word	0x40001800

08002468 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a0e      	ldr	r2, [pc, #56]	; (80024b0 <HAL_TIM_PWM_MspInit+0x48>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d115      	bne.n	80024a6 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	60fb      	str	r3, [r7, #12]
 800247e:	4b0d      	ldr	r3, [pc, #52]	; (80024b4 <HAL_TIM_PWM_MspInit+0x4c>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002482:	4a0c      	ldr	r2, [pc, #48]	; (80024b4 <HAL_TIM_PWM_MspInit+0x4c>)
 8002484:	f043 0302 	orr.w	r3, r3, #2
 8002488:	6413      	str	r3, [r2, #64]	; 0x40
 800248a:	4b0a      	ldr	r3, [pc, #40]	; (80024b4 <HAL_TIM_PWM_MspInit+0x4c>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002496:	2200      	movs	r2, #0
 8002498:	2100      	movs	r1, #0
 800249a:	201d      	movs	r0, #29
 800249c:	f000 fc18 	bl	8002cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80024a0:	201d      	movs	r0, #29
 80024a2:	f000 fc41 	bl	8002d28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80024a6:	bf00      	nop
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40000400 	.word	0x40000400
 80024b4:	40023800 	.word	0x40023800

080024b8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	; 0x28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c0:	f107 0314 	add.w	r3, r7, #20
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
 80024ce:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a19      	ldr	r2, [pc, #100]	; (800253c <HAL_TIM_Encoder_MspInit+0x84>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d12b      	bne.n	8002532 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	613b      	str	r3, [r7, #16]
 80024de:	4b18      	ldr	r3, [pc, #96]	; (8002540 <HAL_TIM_Encoder_MspInit+0x88>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	4a17      	ldr	r2, [pc, #92]	; (8002540 <HAL_TIM_Encoder_MspInit+0x88>)
 80024e4:	f043 0304 	orr.w	r3, r3, #4
 80024e8:	6413      	str	r3, [r2, #64]	; 0x40
 80024ea:	4b15      	ldr	r3, [pc, #84]	; (8002540 <HAL_TIM_Encoder_MspInit+0x88>)
 80024ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	4b11      	ldr	r3, [pc, #68]	; (8002540 <HAL_TIM_Encoder_MspInit+0x88>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	4a10      	ldr	r2, [pc, #64]	; (8002540 <HAL_TIM_Encoder_MspInit+0x88>)
 8002500:	f043 0302 	orr.w	r3, r3, #2
 8002504:	6313      	str	r3, [r2, #48]	; 0x30
 8002506:	4b0e      	ldr	r3, [pc, #56]	; (8002540 <HAL_TIM_Encoder_MspInit+0x88>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	60fb      	str	r3, [r7, #12]
 8002510:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002512:	23c0      	movs	r3, #192	; 0xc0
 8002514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002516:	2302      	movs	r3, #2
 8002518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251a:	2300      	movs	r3, #0
 800251c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800251e:	2300      	movs	r3, #0
 8002520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002522:	2302      	movs	r3, #2
 8002524:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002526:	f107 0314 	add.w	r3, r7, #20
 800252a:	4619      	mov	r1, r3
 800252c:	4805      	ldr	r0, [pc, #20]	; (8002544 <HAL_TIM_Encoder_MspInit+0x8c>)
 800252e:	f001 f909 	bl	8003744 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002532:	bf00      	nop
 8002534:	3728      	adds	r7, #40	; 0x28
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40000800 	.word	0x40000800
 8002540:	40023800 	.word	0x40023800
 8002544:	40020400 	.word	0x40020400

08002548 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	; 0x28
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a37      	ldr	r2, [pc, #220]	; (8002644 <HAL_TIM_MspPostInit+0xfc>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d11e      	bne.n	80025a8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	4b36      	ldr	r3, [pc, #216]	; (8002648 <HAL_TIM_MspPostInit+0x100>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	4a35      	ldr	r2, [pc, #212]	; (8002648 <HAL_TIM_MspPostInit+0x100>)
 8002574:	f043 0304 	orr.w	r3, r3, #4
 8002578:	6313      	str	r3, [r2, #48]	; 0x30
 800257a:	4b33      	ldr	r3, [pc, #204]	; (8002648 <HAL_TIM_MspPostInit+0x100>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	f003 0304 	and.w	r3, r3, #4
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002586:	2340      	movs	r3, #64	; 0x40
 8002588:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258a:	2302      	movs	r3, #2
 800258c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258e:	2300      	movs	r3, #0
 8002590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002592:	2300      	movs	r3, #0
 8002594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002596:	2302      	movs	r3, #2
 8002598:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800259a:	f107 0314 	add.w	r3, r7, #20
 800259e:	4619      	mov	r1, r3
 80025a0:	482a      	ldr	r0, [pc, #168]	; (800264c <HAL_TIM_MspPostInit+0x104>)
 80025a2:	f001 f8cf 	bl	8003744 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80025a6:	e048      	b.n	800263a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a28      	ldr	r2, [pc, #160]	; (8002650 <HAL_TIM_MspPostInit+0x108>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d11f      	bne.n	80025f2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	4b24      	ldr	r3, [pc, #144]	; (8002648 <HAL_TIM_MspPostInit+0x100>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	4a23      	ldr	r2, [pc, #140]	; (8002648 <HAL_TIM_MspPostInit+0x100>)
 80025bc:	f043 0304 	orr.w	r3, r3, #4
 80025c0:	6313      	str	r3, [r2, #48]	; 0x30
 80025c2:	4b21      	ldr	r3, [pc, #132]	; (8002648 <HAL_TIM_MspPostInit+0x100>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80025ce:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80025d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d4:	2302      	movs	r3, #2
 80025d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025dc:	2300      	movs	r3, #0
 80025de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80025e0:	2303      	movs	r3, #3
 80025e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025e4:	f107 0314 	add.w	r3, r7, #20
 80025e8:	4619      	mov	r1, r3
 80025ea:	4818      	ldr	r0, [pc, #96]	; (800264c <HAL_TIM_MspPostInit+0x104>)
 80025ec:	f001 f8aa 	bl	8003744 <HAL_GPIO_Init>
}
 80025f0:	e023      	b.n	800263a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM12)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a17      	ldr	r2, [pc, #92]	; (8002654 <HAL_TIM_MspPostInit+0x10c>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d11e      	bne.n	800263a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025fc:	2300      	movs	r3, #0
 80025fe:	60bb      	str	r3, [r7, #8]
 8002600:	4b11      	ldr	r3, [pc, #68]	; (8002648 <HAL_TIM_MspPostInit+0x100>)
 8002602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002604:	4a10      	ldr	r2, [pc, #64]	; (8002648 <HAL_TIM_MspPostInit+0x100>)
 8002606:	f043 0302 	orr.w	r3, r3, #2
 800260a:	6313      	str	r3, [r2, #48]	; 0x30
 800260c:	4b0e      	ldr	r3, [pc, #56]	; (8002648 <HAL_TIM_MspPostInit+0x100>)
 800260e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002618:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800261c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261e:	2302      	movs	r3, #2
 8002620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002622:	2300      	movs	r3, #0
 8002624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002626:	2300      	movs	r3, #0
 8002628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800262a:	2309      	movs	r3, #9
 800262c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800262e:	f107 0314 	add.w	r3, r7, #20
 8002632:	4619      	mov	r1, r3
 8002634:	4808      	ldr	r0, [pc, #32]	; (8002658 <HAL_TIM_MspPostInit+0x110>)
 8002636:	f001 f885 	bl	8003744 <HAL_GPIO_Init>
}
 800263a:	bf00      	nop
 800263c:	3728      	adds	r7, #40	; 0x28
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40000400 	.word	0x40000400
 8002648:	40023800 	.word	0x40023800
 800264c:	40020800 	.word	0x40020800
 8002650:	40010400 	.word	0x40010400
 8002654:	40001800 	.word	0x40001800
 8002658:	40020400 	.word	0x40020400

0800265c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08e      	sub	sp, #56	; 0x38
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002664:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	60da      	str	r2, [r3, #12]
 8002672:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a5f      	ldr	r2, [pc, #380]	; (80027f8 <HAL_UART_MspInit+0x19c>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d153      	bne.n	8002726 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	623b      	str	r3, [r7, #32]
 8002682:	4b5e      	ldr	r3, [pc, #376]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	4a5d      	ldr	r2, [pc, #372]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 8002688:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800268c:	6413      	str	r3, [r2, #64]	; 0x40
 800268e:	4b5b      	ldr	r3, [pc, #364]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002696:	623b      	str	r3, [r7, #32]
 8002698:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	4b57      	ldr	r3, [pc, #348]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a2:	4a56      	ldr	r2, [pc, #344]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80026a4:	f043 0301 	orr.w	r3, r3, #1
 80026a8:	6313      	str	r3, [r2, #48]	; 0x30
 80026aa:	4b54      	ldr	r3, [pc, #336]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	61fb      	str	r3, [r7, #28]
 80026b4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	4b50      	ldr	r3, [pc, #320]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	4a4f      	ldr	r2, [pc, #316]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80026c0:	f043 0304 	orr.w	r3, r3, #4
 80026c4:	6313      	str	r3, [r2, #48]	; 0x30
 80026c6:	4b4d      	ldr	r3, [pc, #308]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	f003 0304 	and.w	r3, r3, #4
 80026ce:	61bb      	str	r3, [r7, #24]
 80026d0:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026d2:	2301      	movs	r3, #1
 80026d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d6:	2302      	movs	r3, #2
 80026d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026de:	2303      	movs	r3, #3
 80026e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80026e2:	2308      	movs	r3, #8
 80026e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026ea:	4619      	mov	r1, r3
 80026ec:	4844      	ldr	r0, [pc, #272]	; (8002800 <HAL_UART_MspInit+0x1a4>)
 80026ee:	f001 f829 	bl	8003744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80026f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f8:	2302      	movs	r3, #2
 80026fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026fc:	2301      	movs	r3, #1
 80026fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002700:	2303      	movs	r3, #3
 8002702:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002704:	2308      	movs	r3, #8
 8002706:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800270c:	4619      	mov	r1, r3
 800270e:	483d      	ldr	r0, [pc, #244]	; (8002804 <HAL_UART_MspInit+0x1a8>)
 8002710:	f001 f818 	bl	8003744 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002714:	2200      	movs	r2, #0
 8002716:	2100      	movs	r1, #0
 8002718:	2034      	movs	r0, #52	; 0x34
 800271a:	f000 fad9 	bl	8002cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800271e:	2034      	movs	r0, #52	; 0x34
 8002720:	f000 fb02 	bl	8002d28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002724:	e063      	b.n	80027ee <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART1)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a37      	ldr	r2, [pc, #220]	; (8002808 <HAL_UART_MspInit+0x1ac>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d12d      	bne.n	800278c <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002730:	2300      	movs	r3, #0
 8002732:	617b      	str	r3, [r7, #20]
 8002734:	4b31      	ldr	r3, [pc, #196]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 8002736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002738:	4a30      	ldr	r2, [pc, #192]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 800273a:	f043 0310 	orr.w	r3, r3, #16
 800273e:	6453      	str	r3, [r2, #68]	; 0x44
 8002740:	4b2e      	ldr	r3, [pc, #184]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 8002742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002744:	f003 0310 	and.w	r3, r3, #16
 8002748:	617b      	str	r3, [r7, #20]
 800274a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800274c:	2300      	movs	r3, #0
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	4b2a      	ldr	r3, [pc, #168]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 8002752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002754:	4a29      	ldr	r2, [pc, #164]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	6313      	str	r3, [r2, #48]	; 0x30
 800275c:	4b27      	ldr	r3, [pc, #156]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 800275e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002768:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800276c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276e:	2302      	movs	r3, #2
 8002770:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002772:	2300      	movs	r3, #0
 8002774:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002776:	2303      	movs	r3, #3
 8002778:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800277a:	2307      	movs	r3, #7
 800277c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002782:	4619      	mov	r1, r3
 8002784:	481e      	ldr	r0, [pc, #120]	; (8002800 <HAL_UART_MspInit+0x1a4>)
 8002786:	f000 ffdd 	bl	8003744 <HAL_GPIO_Init>
}
 800278a:	e030      	b.n	80027ee <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART2)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a1e      	ldr	r2, [pc, #120]	; (800280c <HAL_UART_MspInit+0x1b0>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d12b      	bne.n	80027ee <HAL_UART_MspInit+0x192>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	4b18      	ldr	r3, [pc, #96]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	4a17      	ldr	r2, [pc, #92]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80027a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027a4:	6413      	str	r3, [r2, #64]	; 0x40
 80027a6:	4b15      	ldr	r3, [pc, #84]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80027a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	4b11      	ldr	r3, [pc, #68]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ba:	4a10      	ldr	r2, [pc, #64]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80027bc:	f043 0301 	orr.w	r3, r3, #1
 80027c0:	6313      	str	r3, [r2, #48]	; 0x30
 80027c2:	4b0e      	ldr	r3, [pc, #56]	; (80027fc <HAL_UART_MspInit+0x1a0>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	60bb      	str	r3, [r7, #8]
 80027cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80027ce:	230c      	movs	r3, #12
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d2:	2302      	movs	r3, #2
 80027d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d6:	2300      	movs	r3, #0
 80027d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027da:	2303      	movs	r3, #3
 80027dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027de:	2307      	movs	r3, #7
 80027e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027e6:	4619      	mov	r1, r3
 80027e8:	4805      	ldr	r0, [pc, #20]	; (8002800 <HAL_UART_MspInit+0x1a4>)
 80027ea:	f000 ffab 	bl	8003744 <HAL_GPIO_Init>
}
 80027ee:	bf00      	nop
 80027f0:	3738      	adds	r7, #56	; 0x38
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40004c00 	.word	0x40004c00
 80027fc:	40023800 	.word	0x40023800
 8002800:	40020000 	.word	0x40020000
 8002804:	40020800 	.word	0x40020800
 8002808:	40011000 	.word	0x40011000
 800280c:	40004400 	.word	0x40004400

08002810 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002814:	e7fe      	b.n	8002814 <NMI_Handler+0x4>

08002816 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002816:	b480      	push	{r7}
 8002818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800281a:	e7fe      	b.n	800281a <HardFault_Handler+0x4>

0800281c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002820:	e7fe      	b.n	8002820 <MemManage_Handler+0x4>

08002822 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002822:	b480      	push	{r7}
 8002824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002826:	e7fe      	b.n	8002826 <BusFault_Handler+0x4>

08002828 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800282c:	e7fe      	b.n	800282c <UsageFault_Handler+0x4>

0800282e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800282e:	b480      	push	{r7}
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002832:	bf00      	nop
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002840:	bf00      	nop
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800284e:	bf00      	nop
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800285c:	f000 f904 	bl	8002a68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002860:	bf00      	nop
 8002862:	bd80      	pop	{r7, pc}

08002864 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002868:	4802      	ldr	r0, [pc, #8]	; (8002874 <DMA1_Stream5_IRQHandler+0x10>)
 800286a:	f000 fd2f 	bl	80032cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000404 	.word	0x20000404

08002878 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800287c:	4802      	ldr	r0, [pc, #8]	; (8002888 <TIM2_IRQHandler+0x10>)
 800287e:	f003 fd55 	bl	800632c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20000550 	.word	0x20000550

0800288c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002890:	4802      	ldr	r0, [pc, #8]	; (800289c <TIM3_IRQHandler+0x10>)
 8002892:	f003 fd4b 	bl	800632c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20000364 	.word	0x20000364

080028a0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80028a4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80028a8:	f001 faa2 	bl	8003df0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80028ac:	bf00      	nop
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80028b4:	4803      	ldr	r0, [pc, #12]	; (80028c4 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 80028b6:	f003 fd39 	bl	800632c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 80028ba:	4803      	ldr	r0, [pc, #12]	; (80028c8 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 80028bc:	f003 fd36 	bl	800632c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80028c0:	bf00      	nop
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	2000022c 	.word	0x2000022c
 80028c8:	200005dc 	.word	0x200005dc

080028cc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80028d0:	4802      	ldr	r0, [pc, #8]	; (80028dc <UART4_IRQHandler+0x10>)
 80028d2:	f005 fa73 	bl	8007dbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80028d6:	bf00      	nop
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	200004b4 	.word	0x200004b4

080028e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028e8:	4a14      	ldr	r2, [pc, #80]	; (800293c <_sbrk+0x5c>)
 80028ea:	4b15      	ldr	r3, [pc, #84]	; (8002940 <_sbrk+0x60>)
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028f4:	4b13      	ldr	r3, [pc, #76]	; (8002944 <_sbrk+0x64>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d102      	bne.n	8002902 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028fc:	4b11      	ldr	r3, [pc, #68]	; (8002944 <_sbrk+0x64>)
 80028fe:	4a12      	ldr	r2, [pc, #72]	; (8002948 <_sbrk+0x68>)
 8002900:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002902:	4b10      	ldr	r3, [pc, #64]	; (8002944 <_sbrk+0x64>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	429a      	cmp	r2, r3
 800290e:	d207      	bcs.n	8002920 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002910:	f006 fa9e 	bl	8008e50 <__errno>
 8002914:	4603      	mov	r3, r0
 8002916:	220c      	movs	r2, #12
 8002918:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800291a:	f04f 33ff 	mov.w	r3, #4294967295
 800291e:	e009      	b.n	8002934 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002920:	4b08      	ldr	r3, [pc, #32]	; (8002944 <_sbrk+0x64>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002926:	4b07      	ldr	r3, [pc, #28]	; (8002944 <_sbrk+0x64>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4413      	add	r3, r2
 800292e:	4a05      	ldr	r2, [pc, #20]	; (8002944 <_sbrk+0x64>)
 8002930:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002932:	68fb      	ldr	r3, [r7, #12]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20020000 	.word	0x20020000
 8002940:	00000400 	.word	0x00000400
 8002944:	20000164 	.word	0x20000164
 8002948:	20000638 	.word	0x20000638

0800294c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002950:	4b06      	ldr	r3, [pc, #24]	; (800296c <SystemInit+0x20>)
 8002952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002956:	4a05      	ldr	r2, [pc, #20]	; (800296c <SystemInit+0x20>)
 8002958:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800295c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	e000ed00 	.word	0xe000ed00

08002970 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002970:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002974:	480d      	ldr	r0, [pc, #52]	; (80029ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002976:	490e      	ldr	r1, [pc, #56]	; (80029b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002978:	4a0e      	ldr	r2, [pc, #56]	; (80029b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800297a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800297c:	e002      	b.n	8002984 <LoopCopyDataInit>

0800297e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800297e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002982:	3304      	adds	r3, #4

08002984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002988:	d3f9      	bcc.n	800297e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800298a:	4a0b      	ldr	r2, [pc, #44]	; (80029b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800298c:	4c0b      	ldr	r4, [pc, #44]	; (80029bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800298e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002990:	e001      	b.n	8002996 <LoopFillZerobss>

08002992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002994:	3204      	adds	r2, #4

08002996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002998:	d3fb      	bcc.n	8002992 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800299a:	f7ff ffd7 	bl	800294c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800299e:	f006 fa5d 	bl	8008e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029a2:	f7fe fc3d 	bl	8001220 <main>
  bx  lr    
 80029a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029b0:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80029b4:	08009a64 	.word	0x08009a64
  ldr r2, =_sbss
 80029b8:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80029bc:	20000638 	.word	0x20000638

080029c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029c0:	e7fe      	b.n	80029c0 <ADC_IRQHandler>
	...

080029c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029c8:	4b0e      	ldr	r3, [pc, #56]	; (8002a04 <HAL_Init+0x40>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a0d      	ldr	r2, [pc, #52]	; (8002a04 <HAL_Init+0x40>)
 80029ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029d4:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <HAL_Init+0x40>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a0a      	ldr	r2, [pc, #40]	; (8002a04 <HAL_Init+0x40>)
 80029da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029e0:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <HAL_Init+0x40>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a07      	ldr	r2, [pc, #28]	; (8002a04 <HAL_Init+0x40>)
 80029e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029ec:	2003      	movs	r0, #3
 80029ee:	f000 f94f 	bl	8002c90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029f2:	2000      	movs	r0, #0
 80029f4:	f000 f808 	bl	8002a08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029f8:	f7ff fa66 	bl	8001ec8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40023c00 	.word	0x40023c00

08002a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a10:	4b12      	ldr	r3, [pc, #72]	; (8002a5c <HAL_InitTick+0x54>)
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	4b12      	ldr	r3, [pc, #72]	; (8002a60 <HAL_InitTick+0x58>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	4619      	mov	r1, r3
 8002a1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 f996 	bl	8002d58 <HAL_SYSTICK_Config>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e00e      	b.n	8002a54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b0f      	cmp	r3, #15
 8002a3a:	d80a      	bhi.n	8002a52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	f04f 30ff 	mov.w	r0, #4294967295
 8002a44:	f000 f944 	bl	8002cd0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a48:	4a06      	ldr	r2, [pc, #24]	; (8002a64 <HAL_InitTick+0x5c>)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	e000      	b.n	8002a54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	2000001c 	.word	0x2000001c
 8002a60:	20000024 	.word	0x20000024
 8002a64:	20000020 	.word	0x20000020

08002a68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a6c:	4b06      	ldr	r3, [pc, #24]	; (8002a88 <HAL_IncTick+0x20>)
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	461a      	mov	r2, r3
 8002a72:	4b06      	ldr	r3, [pc, #24]	; (8002a8c <HAL_IncTick+0x24>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4413      	add	r3, r2
 8002a78:	4a04      	ldr	r2, [pc, #16]	; (8002a8c <HAL_IncTick+0x24>)
 8002a7a:	6013      	str	r3, [r2, #0]
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	20000024 	.word	0x20000024
 8002a8c:	20000624 	.word	0x20000624

08002a90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  return uwTick;
 8002a94:	4b03      	ldr	r3, [pc, #12]	; (8002aa4 <HAL_GetTick+0x14>)
 8002a96:	681b      	ldr	r3, [r3, #0]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20000624 	.word	0x20000624

08002aa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ab0:	f7ff ffee 	bl	8002a90 <HAL_GetTick>
 8002ab4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac0:	d005      	beq.n	8002ace <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <HAL_Delay+0x44>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	4413      	add	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ace:	bf00      	nop
 8002ad0:	f7ff ffde 	bl	8002a90 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d8f7      	bhi.n	8002ad0 <HAL_Delay+0x28>
  {
  }
}
 8002ae0:	bf00      	nop
 8002ae2:	bf00      	nop
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	20000024 	.word	0x20000024

08002af0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b00:	4b0c      	ldr	r3, [pc, #48]	; (8002b34 <__NVIC_SetPriorityGrouping+0x44>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b06:	68ba      	ldr	r2, [r7, #8]
 8002b08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b22:	4a04      	ldr	r2, [pc, #16]	; (8002b34 <__NVIC_SetPriorityGrouping+0x44>)
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	60d3      	str	r3, [r2, #12]
}
 8002b28:	bf00      	nop
 8002b2a:	3714      	adds	r7, #20
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	e000ed00 	.word	0xe000ed00

08002b38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b3c:	4b04      	ldr	r3, [pc, #16]	; (8002b50 <__NVIC_GetPriorityGrouping+0x18>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	0a1b      	lsrs	r3, r3, #8
 8002b42:	f003 0307 	and.w	r3, r3, #7
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	e000ed00 	.word	0xe000ed00

08002b54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	db0b      	blt.n	8002b7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	f003 021f 	and.w	r2, r3, #31
 8002b6c:	4907      	ldr	r1, [pc, #28]	; (8002b8c <__NVIC_EnableIRQ+0x38>)
 8002b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b72:	095b      	lsrs	r3, r3, #5
 8002b74:	2001      	movs	r0, #1
 8002b76:	fa00 f202 	lsl.w	r2, r0, r2
 8002b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	e000e100 	.word	0xe000e100

08002b90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	6039      	str	r1, [r7, #0]
 8002b9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	db0a      	blt.n	8002bba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	490c      	ldr	r1, [pc, #48]	; (8002bdc <__NVIC_SetPriority+0x4c>)
 8002baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bae:	0112      	lsls	r2, r2, #4
 8002bb0:	b2d2      	uxtb	r2, r2
 8002bb2:	440b      	add	r3, r1
 8002bb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bb8:	e00a      	b.n	8002bd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	b2da      	uxtb	r2, r3
 8002bbe:	4908      	ldr	r1, [pc, #32]	; (8002be0 <__NVIC_SetPriority+0x50>)
 8002bc0:	79fb      	ldrb	r3, [r7, #7]
 8002bc2:	f003 030f 	and.w	r3, r3, #15
 8002bc6:	3b04      	subs	r3, #4
 8002bc8:	0112      	lsls	r2, r2, #4
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	440b      	add	r3, r1
 8002bce:	761a      	strb	r2, [r3, #24]
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e000e100 	.word	0xe000e100
 8002be0:	e000ed00 	.word	0xe000ed00

08002be4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b089      	sub	sp, #36	; 0x24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f003 0307 	and.w	r3, r3, #7
 8002bf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	f1c3 0307 	rsb	r3, r3, #7
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	bf28      	it	cs
 8002c02:	2304      	movcs	r3, #4
 8002c04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	3304      	adds	r3, #4
 8002c0a:	2b06      	cmp	r3, #6
 8002c0c:	d902      	bls.n	8002c14 <NVIC_EncodePriority+0x30>
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	3b03      	subs	r3, #3
 8002c12:	e000      	b.n	8002c16 <NVIC_EncodePriority+0x32>
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c18:	f04f 32ff 	mov.w	r2, #4294967295
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	43da      	mvns	r2, r3
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	401a      	ands	r2, r3
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	fa01 f303 	lsl.w	r3, r1, r3
 8002c36:	43d9      	mvns	r1, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c3c:	4313      	orrs	r3, r2
         );
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3724      	adds	r7, #36	; 0x24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
	...

08002c4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c5c:	d301      	bcc.n	8002c62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e00f      	b.n	8002c82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c62:	4a0a      	ldr	r2, [pc, #40]	; (8002c8c <SysTick_Config+0x40>)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c6a:	210f      	movs	r1, #15
 8002c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c70:	f7ff ff8e 	bl	8002b90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c74:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <SysTick_Config+0x40>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c7a:	4b04      	ldr	r3, [pc, #16]	; (8002c8c <SysTick_Config+0x40>)
 8002c7c:	2207      	movs	r2, #7
 8002c7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	e000e010 	.word	0xe000e010

08002c90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b07      	cmp	r3, #7
 8002c9c:	d00f      	beq.n	8002cbe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2b06      	cmp	r3, #6
 8002ca2:	d00c      	beq.n	8002cbe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b05      	cmp	r3, #5
 8002ca8:	d009      	beq.n	8002cbe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b04      	cmp	r3, #4
 8002cae:	d006      	beq.n	8002cbe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b03      	cmp	r3, #3
 8002cb4:	d003      	beq.n	8002cbe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002cb6:	2192      	movs	r1, #146	; 0x92
 8002cb8:	4804      	ldr	r0, [pc, #16]	; (8002ccc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002cba:	f7ff f8fa 	bl	8001eb2 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7ff ff16 	bl	8002af0 <__NVIC_SetPriorityGrouping>
}
 8002cc4:	bf00      	nop
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	08009774 	.word	0x08009774

08002cd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
 8002cdc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b0f      	cmp	r3, #15
 8002ce6:	d903      	bls.n	8002cf0 <HAL_NVIC_SetPriority+0x20>
 8002ce8:	21aa      	movs	r1, #170	; 0xaa
 8002cea:	480e      	ldr	r0, [pc, #56]	; (8002d24 <HAL_NVIC_SetPriority+0x54>)
 8002cec:	f7ff f8e1 	bl	8001eb2 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	2b0f      	cmp	r3, #15
 8002cf4:	d903      	bls.n	8002cfe <HAL_NVIC_SetPriority+0x2e>
 8002cf6:	21ab      	movs	r1, #171	; 0xab
 8002cf8:	480a      	ldr	r0, [pc, #40]	; (8002d24 <HAL_NVIC_SetPriority+0x54>)
 8002cfa:	f7ff f8da 	bl	8001eb2 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cfe:	f7ff ff1b 	bl	8002b38 <__NVIC_GetPriorityGrouping>
 8002d02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	68b9      	ldr	r1, [r7, #8]
 8002d08:	6978      	ldr	r0, [r7, #20]
 8002d0a:	f7ff ff6b 	bl	8002be4 <NVIC_EncodePriority>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff ff3a 	bl	8002b90 <__NVIC_SetPriority>
}
 8002d1c:	bf00      	nop
 8002d1e:	3718      	adds	r7, #24
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	08009774 	.word	0x08009774

08002d28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	da03      	bge.n	8002d42 <HAL_NVIC_EnableIRQ+0x1a>
 8002d3a:	21be      	movs	r1, #190	; 0xbe
 8002d3c:	4805      	ldr	r0, [pc, #20]	; (8002d54 <HAL_NVIC_EnableIRQ+0x2c>)
 8002d3e:	f7ff f8b8 	bl	8001eb2 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff ff04 	bl	8002b54 <__NVIC_EnableIRQ>
}
 8002d4c:	bf00      	nop
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	08009774 	.word	0x08009774

08002d58 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f7ff ff73 	bl	8002c4c <SysTick_Config>
 8002d66:	4603      	mov	r3, r0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d7c:	f7ff fe88 	bl	8002a90 <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d101      	bne.n	8002d8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e204      	b.n	8003196 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a97      	ldr	r2, [pc, #604]	; (8002ff0 <HAL_DMA_Init+0x280>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d04e      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a96      	ldr	r2, [pc, #600]	; (8002ff4 <HAL_DMA_Init+0x284>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d049      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a94      	ldr	r2, [pc, #592]	; (8002ff8 <HAL_DMA_Init+0x288>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d044      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a93      	ldr	r2, [pc, #588]	; (8002ffc <HAL_DMA_Init+0x28c>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d03f      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a91      	ldr	r2, [pc, #580]	; (8003000 <HAL_DMA_Init+0x290>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d03a      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a90      	ldr	r2, [pc, #576]	; (8003004 <HAL_DMA_Init+0x294>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d035      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a8e      	ldr	r2, [pc, #568]	; (8003008 <HAL_DMA_Init+0x298>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d030      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a8d      	ldr	r2, [pc, #564]	; (800300c <HAL_DMA_Init+0x29c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d02b      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a8b      	ldr	r2, [pc, #556]	; (8003010 <HAL_DMA_Init+0x2a0>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d026      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a8a      	ldr	r2, [pc, #552]	; (8003014 <HAL_DMA_Init+0x2a4>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d021      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a88      	ldr	r2, [pc, #544]	; (8003018 <HAL_DMA_Init+0x2a8>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d01c      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a87      	ldr	r2, [pc, #540]	; (800301c <HAL_DMA_Init+0x2ac>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d017      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a85      	ldr	r2, [pc, #532]	; (8003020 <HAL_DMA_Init+0x2b0>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d012      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a84      	ldr	r2, [pc, #528]	; (8003024 <HAL_DMA_Init+0x2b4>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00d      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a82      	ldr	r2, [pc, #520]	; (8003028 <HAL_DMA_Init+0x2b8>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d008      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a81      	ldr	r2, [pc, #516]	; (800302c <HAL_DMA_Init+0x2bc>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d003      	beq.n	8002e34 <HAL_DMA_Init+0xc4>
 8002e2c:	21b8      	movs	r1, #184	; 0xb8
 8002e2e:	4880      	ldr	r0, [pc, #512]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002e30:	f7ff f83f 	bl	8001eb2 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d026      	beq.n	8002e8a <HAL_DMA_Init+0x11a>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002e44:	d021      	beq.n	8002e8a <HAL_DMA_Init+0x11a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e4e:	d01c      	beq.n	8002e8a <HAL_DMA_Init+0x11a>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8002e58:	d017      	beq.n	8002e8a <HAL_DMA_Init+0x11a>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e62:	d012      	beq.n	8002e8a <HAL_DMA_Init+0x11a>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8002e6c:	d00d      	beq.n	8002e8a <HAL_DMA_Init+0x11a>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002e76:	d008      	beq.n	8002e8a <HAL_DMA_Init+0x11a>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8002e80:	d003      	beq.n	8002e8a <HAL_DMA_Init+0x11a>
 8002e82:	21b9      	movs	r1, #185	; 0xb9
 8002e84:	486a      	ldr	r0, [pc, #424]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002e86:	f7ff f814 	bl	8001eb2 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00b      	beq.n	8002eaa <HAL_DMA_Init+0x13a>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2b40      	cmp	r3, #64	; 0x40
 8002e98:	d007      	beq.n	8002eaa <HAL_DMA_Init+0x13a>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	2b80      	cmp	r3, #128	; 0x80
 8002ea0:	d003      	beq.n	8002eaa <HAL_DMA_Init+0x13a>
 8002ea2:	21ba      	movs	r1, #186	; 0xba
 8002ea4:	4862      	ldr	r0, [pc, #392]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002ea6:	f7ff f804 	bl	8001eb2 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002eb2:	d007      	beq.n	8002ec4 <HAL_DMA_Init+0x154>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d003      	beq.n	8002ec4 <HAL_DMA_Init+0x154>
 8002ebc:	21bb      	movs	r1, #187	; 0xbb
 8002ebe:	485c      	ldr	r0, [pc, #368]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002ec0:	f7fe fff7 	bl	8001eb2 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ecc:	d007      	beq.n	8002ede <HAL_DMA_Init+0x16e>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_DMA_Init+0x16e>
 8002ed6:	21bc      	movs	r1, #188	; 0xbc
 8002ed8:	4855      	ldr	r0, [pc, #340]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002eda:	f7fe ffea 	bl	8001eb2 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00d      	beq.n	8002f02 <HAL_DMA_Init+0x192>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002eee:	d008      	beq.n	8002f02 <HAL_DMA_Init+0x192>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	695b      	ldr	r3, [r3, #20]
 8002ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ef8:	d003      	beq.n	8002f02 <HAL_DMA_Init+0x192>
 8002efa:	21bd      	movs	r1, #189	; 0xbd
 8002efc:	484c      	ldr	r0, [pc, #304]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002efe:	f7fe ffd8 	bl	8001eb2 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00d      	beq.n	8002f26 <HAL_DMA_Init+0x1b6>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f12:	d008      	beq.n	8002f26 <HAL_DMA_Init+0x1b6>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f1c:	d003      	beq.n	8002f26 <HAL_DMA_Init+0x1b6>
 8002f1e:	21be      	movs	r1, #190	; 0xbe
 8002f20:	4843      	ldr	r0, [pc, #268]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002f22:	f7fe ffc6 	bl	8001eb2 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00c      	beq.n	8002f48 <HAL_DMA_Init+0x1d8>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	69db      	ldr	r3, [r3, #28]
 8002f32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f36:	d007      	beq.n	8002f48 <HAL_DMA_Init+0x1d8>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	69db      	ldr	r3, [r3, #28]
 8002f3c:	2b20      	cmp	r3, #32
 8002f3e:	d003      	beq.n	8002f48 <HAL_DMA_Init+0x1d8>
 8002f40:	21bf      	movs	r1, #191	; 0xbf
 8002f42:	483b      	ldr	r0, [pc, #236]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002f44:	f7fe ffb5 	bl	8001eb2 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d012      	beq.n	8002f76 <HAL_DMA_Init+0x206>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a1b      	ldr	r3, [r3, #32]
 8002f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f58:	d00d      	beq.n	8002f76 <HAL_DMA_Init+0x206>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f62:	d008      	beq.n	8002f76 <HAL_DMA_Init+0x206>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002f6c:	d003      	beq.n	8002f76 <HAL_DMA_Init+0x206>
 8002f6e:	21c0      	movs	r1, #192	; 0xc0
 8002f70:	482f      	ldr	r0, [pc, #188]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002f72:	f7fe ff9e 	bl	8001eb2 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d007      	beq.n	8002f8e <HAL_DMA_Init+0x21e>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	d003      	beq.n	8002f8e <HAL_DMA_Init+0x21e>
 8002f86:	21c1      	movs	r1, #193	; 0xc1
 8002f88:	4829      	ldr	r0, [pc, #164]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002f8a:	f7fe ff92 	bl	8001eb2 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d065      	beq.n	8003062 <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00f      	beq.n	8002fbe <HAL_DMA_Init+0x24e>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d00b      	beq.n	8002fbe <HAL_DMA_Init+0x24e>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d007      	beq.n	8002fbe <HAL_DMA_Init+0x24e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb2:	2b03      	cmp	r3, #3
 8002fb4:	d003      	beq.n	8002fbe <HAL_DMA_Init+0x24e>
 8002fb6:	21c6      	movs	r1, #198	; 0xc6
 8002fb8:	481d      	ldr	r0, [pc, #116]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002fba:	f7fe ff7a 	bl	8001eb2 <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d036      	beq.n	8003034 <HAL_DMA_Init+0x2c4>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002fce:	d031      	beq.n	8003034 <HAL_DMA_Init+0x2c4>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fd8:	d02c      	beq.n	8003034 <HAL_DMA_Init+0x2c4>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fde:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fe2:	d027      	beq.n	8003034 <HAL_DMA_Init+0x2c4>
 8002fe4:	21c7      	movs	r1, #199	; 0xc7
 8002fe6:	4812      	ldr	r0, [pc, #72]	; (8003030 <HAL_DMA_Init+0x2c0>)
 8002fe8:	f7fe ff63 	bl	8001eb2 <assert_failed>
 8002fec:	e022      	b.n	8003034 <HAL_DMA_Init+0x2c4>
 8002fee:	bf00      	nop
 8002ff0:	40026010 	.word	0x40026010
 8002ff4:	40026028 	.word	0x40026028
 8002ff8:	40026040 	.word	0x40026040
 8002ffc:	40026058 	.word	0x40026058
 8003000:	40026070 	.word	0x40026070
 8003004:	40026088 	.word	0x40026088
 8003008:	400260a0 	.word	0x400260a0
 800300c:	400260b8 	.word	0x400260b8
 8003010:	40026410 	.word	0x40026410
 8003014:	40026428 	.word	0x40026428
 8003018:	40026440 	.word	0x40026440
 800301c:	40026458 	.word	0x40026458
 8003020:	40026470 	.word	0x40026470
 8003024:	40026488 	.word	0x40026488
 8003028:	400264a0 	.word	0x400264a0
 800302c:	400264b8 	.word	0x400264b8
 8003030:	080097b0 	.word	0x080097b0
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003038:	2b00      	cmp	r3, #0
 800303a:	d012      	beq.n	8003062 <HAL_DMA_Init+0x2f2>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003040:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003044:	d00d      	beq.n	8003062 <HAL_DMA_Init+0x2f2>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800304e:	d008      	beq.n	8003062 <HAL_DMA_Init+0x2f2>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003054:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003058:	d003      	beq.n	8003062 <HAL_DMA_Init+0x2f2>
 800305a:	21c8      	movs	r1, #200	; 0xc8
 800305c:	4850      	ldr	r0, [pc, #320]	; (80031a0 <HAL_DMA_Init+0x430>)
 800305e:	f7fe ff28 	bl	8001eb2 <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2202      	movs	r2, #2
 8003066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f022 0201 	bic.w	r2, r2, #1
 8003080:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003082:	e00f      	b.n	80030a4 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003084:	f7ff fd04 	bl	8002a90 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b05      	cmp	r3, #5
 8003090:	d908      	bls.n	80030a4 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2220      	movs	r2, #32
 8003096:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2203      	movs	r2, #3
 800309c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e078      	b.n	8003196 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1e8      	bne.n	8003084 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	4b39      	ldr	r3, [pc, #228]	; (80031a4 <HAL_DMA_Init+0x434>)
 80030be:	4013      	ands	r3, r2
 80030c0:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685a      	ldr	r2, [r3, #4]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a1b      	ldr	r3, [r3, #32]
 80030ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	d107      	bne.n	800310e <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003106:	4313      	orrs	r3, r2
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	4313      	orrs	r3, r2
 800310c:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	695b      	ldr	r3, [r3, #20]
 800311c:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	f023 0307 	bic.w	r3, r3, #7
 8003124:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	4313      	orrs	r3, r2
 800312e:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	2b04      	cmp	r3, #4
 8003136:	d117      	bne.n	8003168 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313c:	697a      	ldr	r2, [r7, #20]
 800313e:	4313      	orrs	r3, r2
 8003140:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00e      	beq.n	8003168 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 fa7e 	bl	800364c <DMA_CheckFifoParam>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d008      	beq.n	8003168 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2240      	movs	r2, #64	; 0x40
 800315a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003164:	2301      	movs	r3, #1
 8003166:	e016      	b.n	8003196 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 fa35 	bl	80035e0 <DMA_CalcBaseAndBitshift>
 8003176:	4603      	mov	r3, r0
 8003178:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317e:	223f      	movs	r2, #63	; 0x3f
 8003180:	409a      	lsls	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	080097b0 	.word	0x080097b0
 80031a4:	f010803f 	.word	0xf010803f

080031a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031b6:	f7ff fc6b 	bl	8002a90 <HAL_GetTick>
 80031ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d008      	beq.n	80031da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2280      	movs	r2, #128	; 0x80
 80031cc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e052      	b.n	8003280 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0216 	bic.w	r2, r2, #22
 80031e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695a      	ldr	r2, [r3, #20]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d103      	bne.n	800320a <HAL_DMA_Abort+0x62>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003206:	2b00      	cmp	r3, #0
 8003208:	d007      	beq.n	800321a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0208 	bic.w	r2, r2, #8
 8003218:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0201 	bic.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800322a:	e013      	b.n	8003254 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800322c:	f7ff fc30 	bl	8002a90 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b05      	cmp	r3, #5
 8003238:	d90c      	bls.n	8003254 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2220      	movs	r2, #32
 800323e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2203      	movs	r2, #3
 8003244:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e015      	b.n	8003280 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1e4      	bne.n	800322c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003266:	223f      	movs	r2, #63	; 0x3f
 8003268:	409a      	lsls	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d004      	beq.n	80032a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2280      	movs	r2, #128	; 0x80
 80032a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e00c      	b.n	80032c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2205      	movs	r2, #5
 80032aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 0201 	bic.w	r2, r2, #1
 80032bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80032d8:	4b92      	ldr	r3, [pc, #584]	; (8003524 <HAL_DMA_IRQHandler+0x258>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a92      	ldr	r2, [pc, #584]	; (8003528 <HAL_DMA_IRQHandler+0x25c>)
 80032de:	fba2 2303 	umull	r2, r3, r2, r3
 80032e2:	0a9b      	lsrs	r3, r3, #10
 80032e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032f6:	2208      	movs	r2, #8
 80032f8:	409a      	lsls	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	4013      	ands	r3, r2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d01a      	beq.n	8003338 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b00      	cmp	r3, #0
 800330e:	d013      	beq.n	8003338 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0204 	bic.w	r2, r2, #4
 800331e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003324:	2208      	movs	r2, #8
 8003326:	409a      	lsls	r2, r3
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003330:	f043 0201 	orr.w	r2, r3, #1
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800333c:	2201      	movs	r2, #1
 800333e:	409a      	lsls	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	4013      	ands	r3, r2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d012      	beq.n	800336e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00b      	beq.n	800336e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800335a:	2201      	movs	r2, #1
 800335c:	409a      	lsls	r2, r3
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003366:	f043 0202 	orr.w	r2, r3, #2
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003372:	2204      	movs	r2, #4
 8003374:	409a      	lsls	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d012      	beq.n	80033a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d00b      	beq.n	80033a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003390:	2204      	movs	r2, #4
 8003392:	409a      	lsls	r2, r3
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800339c:	f043 0204 	orr.w	r2, r3, #4
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a8:	2210      	movs	r2, #16
 80033aa:	409a      	lsls	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4013      	ands	r3, r2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d043      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0308 	and.w	r3, r3, #8
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d03c      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c6:	2210      	movs	r2, #16
 80033c8:	409a      	lsls	r2, r3
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d018      	beq.n	800340e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d108      	bne.n	80033fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d024      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	4798      	blx	r3
 80033fa:	e01f      	b.n	800343c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003400:	2b00      	cmp	r3, #0
 8003402:	d01b      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	4798      	blx	r3
 800340c:	e016      	b.n	800343c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d107      	bne.n	800342c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0208 	bic.w	r2, r2, #8
 800342a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003440:	2220      	movs	r2, #32
 8003442:	409a      	lsls	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 808e 	beq.w	800356a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0310 	and.w	r3, r3, #16
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 8086 	beq.w	800356a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003462:	2220      	movs	r2, #32
 8003464:	409a      	lsls	r2, r3
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b05      	cmp	r3, #5
 8003474:	d136      	bne.n	80034e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0216 	bic.w	r2, r2, #22
 8003484:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695a      	ldr	r2, [r3, #20]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003494:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	2b00      	cmp	r3, #0
 800349c:	d103      	bne.n	80034a6 <HAL_DMA_IRQHandler+0x1da>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d007      	beq.n	80034b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 0208 	bic.w	r2, r2, #8
 80034b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ba:	223f      	movs	r2, #63	; 0x3f
 80034bc:	409a      	lsls	r2, r3
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d07d      	beq.n	80035d6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	4798      	blx	r3
        }
        return;
 80034e2:	e078      	b.n	80035d6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d01c      	beq.n	800352c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d108      	bne.n	8003512 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003504:	2b00      	cmp	r3, #0
 8003506:	d030      	beq.n	800356a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	4798      	blx	r3
 8003510:	e02b      	b.n	800356a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003516:	2b00      	cmp	r3, #0
 8003518:	d027      	beq.n	800356a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	4798      	blx	r3
 8003522:	e022      	b.n	800356a <HAL_DMA_IRQHandler+0x29e>
 8003524:	2000001c 	.word	0x2000001c
 8003528:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10f      	bne.n	800355a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0210 	bic.w	r2, r2, #16
 8003548:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355e:	2b00      	cmp	r3, #0
 8003560:	d003      	beq.n	800356a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356e:	2b00      	cmp	r3, #0
 8003570:	d032      	beq.n	80035d8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b00      	cmp	r3, #0
 800357c:	d022      	beq.n	80035c4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2205      	movs	r2, #5
 8003582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0201 	bic.w	r2, r2, #1
 8003594:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	3301      	adds	r3, #1
 800359a:	60bb      	str	r3, [r7, #8]
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d307      	bcc.n	80035b2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d1f2      	bne.n	8003596 <HAL_DMA_IRQHandler+0x2ca>
 80035b0:	e000      	b.n	80035b4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80035b2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d005      	beq.n	80035d8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
 80035d4:	e000      	b.n	80035d8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80035d6:	bf00      	nop
    }
  }
}
 80035d8:	3718      	adds	r7, #24
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop

080035e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	3b10      	subs	r3, #16
 80035f0:	4a14      	ldr	r2, [pc, #80]	; (8003644 <DMA_CalcBaseAndBitshift+0x64>)
 80035f2:	fba2 2303 	umull	r2, r3, r2, r3
 80035f6:	091b      	lsrs	r3, r3, #4
 80035f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80035fa:	4a13      	ldr	r2, [pc, #76]	; (8003648 <DMA_CalcBaseAndBitshift+0x68>)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	4413      	add	r3, r2
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	461a      	mov	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2b03      	cmp	r3, #3
 800360c:	d909      	bls.n	8003622 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003616:	f023 0303 	bic.w	r3, r3, #3
 800361a:	1d1a      	adds	r2, r3, #4
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	659a      	str	r2, [r3, #88]	; 0x58
 8003620:	e007      	b.n	8003632 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800362a:	f023 0303 	bic.w	r3, r3, #3
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003636:	4618      	mov	r0, r3
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	aaaaaaab 	.word	0xaaaaaaab
 8003648:	080099f0 	.word	0x080099f0

0800364c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003654:	2300      	movs	r3, #0
 8003656:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d11f      	bne.n	80036a6 <DMA_CheckFifoParam+0x5a>
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	2b03      	cmp	r3, #3
 800366a:	d856      	bhi.n	800371a <DMA_CheckFifoParam+0xce>
 800366c:	a201      	add	r2, pc, #4	; (adr r2, 8003674 <DMA_CheckFifoParam+0x28>)
 800366e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003672:	bf00      	nop
 8003674:	08003685 	.word	0x08003685
 8003678:	08003697 	.word	0x08003697
 800367c:	08003685 	.word	0x08003685
 8003680:	0800371b 	.word	0x0800371b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003688:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d046      	beq.n	800371e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003694:	e043      	b.n	800371e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800369e:	d140      	bne.n	8003722 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036a4:	e03d      	b.n	8003722 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	699b      	ldr	r3, [r3, #24]
 80036aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036ae:	d121      	bne.n	80036f4 <DMA_CheckFifoParam+0xa8>
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2b03      	cmp	r3, #3
 80036b4:	d837      	bhi.n	8003726 <DMA_CheckFifoParam+0xda>
 80036b6:	a201      	add	r2, pc, #4	; (adr r2, 80036bc <DMA_CheckFifoParam+0x70>)
 80036b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036bc:	080036cd 	.word	0x080036cd
 80036c0:	080036d3 	.word	0x080036d3
 80036c4:	080036cd 	.word	0x080036cd
 80036c8:	080036e5 	.word	0x080036e5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	73fb      	strb	r3, [r7, #15]
      break;
 80036d0:	e030      	b.n	8003734 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d025      	beq.n	800372a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036e2:	e022      	b.n	800372a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80036ec:	d11f      	bne.n	800372e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80036f2:	e01c      	b.n	800372e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d903      	bls.n	8003702 <DMA_CheckFifoParam+0xb6>
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	2b03      	cmp	r3, #3
 80036fe:	d003      	beq.n	8003708 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003700:	e018      	b.n	8003734 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	73fb      	strb	r3, [r7, #15]
      break;
 8003706:	e015      	b.n	8003734 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00e      	beq.n	8003732 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	73fb      	strb	r3, [r7, #15]
      break;
 8003718:	e00b      	b.n	8003732 <DMA_CheckFifoParam+0xe6>
      break;
 800371a:	bf00      	nop
 800371c:	e00a      	b.n	8003734 <DMA_CheckFifoParam+0xe8>
      break;
 800371e:	bf00      	nop
 8003720:	e008      	b.n	8003734 <DMA_CheckFifoParam+0xe8>
      break;
 8003722:	bf00      	nop
 8003724:	e006      	b.n	8003734 <DMA_CheckFifoParam+0xe8>
      break;
 8003726:	bf00      	nop
 8003728:	e004      	b.n	8003734 <DMA_CheckFifoParam+0xe8>
      break;
 800372a:	bf00      	nop
 800372c:	e002      	b.n	8003734 <DMA_CheckFifoParam+0xe8>
      break;   
 800372e:	bf00      	nop
 8003730:	e000      	b.n	8003734 <DMA_CheckFifoParam+0xe8>
      break;
 8003732:	bf00      	nop
    }
  } 
  
  return status; 
 8003734:	7bfb      	ldrb	r3, [r7, #15]
}
 8003736:	4618      	mov	r0, r3
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop

08003744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b088      	sub	sp, #32
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800374e:	2300      	movs	r3, #0
 8003750:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003752:	2300      	movs	r3, #0
 8003754:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003756:	2300      	movs	r3, #0
 8003758:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a37      	ldr	r2, [pc, #220]	; (800383c <HAL_GPIO_Init+0xf8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d01f      	beq.n	80037a2 <HAL_GPIO_Init+0x5e>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a36      	ldr	r2, [pc, #216]	; (8003840 <HAL_GPIO_Init+0xfc>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d01b      	beq.n	80037a2 <HAL_GPIO_Init+0x5e>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a35      	ldr	r2, [pc, #212]	; (8003844 <HAL_GPIO_Init+0x100>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d017      	beq.n	80037a2 <HAL_GPIO_Init+0x5e>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a34      	ldr	r2, [pc, #208]	; (8003848 <HAL_GPIO_Init+0x104>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d013      	beq.n	80037a2 <HAL_GPIO_Init+0x5e>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a33      	ldr	r2, [pc, #204]	; (800384c <HAL_GPIO_Init+0x108>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d00f      	beq.n	80037a2 <HAL_GPIO_Init+0x5e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a32      	ldr	r2, [pc, #200]	; (8003850 <HAL_GPIO_Init+0x10c>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d00b      	beq.n	80037a2 <HAL_GPIO_Init+0x5e>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a31      	ldr	r2, [pc, #196]	; (8003854 <HAL_GPIO_Init+0x110>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d007      	beq.n	80037a2 <HAL_GPIO_Init+0x5e>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a30      	ldr	r2, [pc, #192]	; (8003858 <HAL_GPIO_Init+0x114>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d003      	beq.n	80037a2 <HAL_GPIO_Init+0x5e>
 800379a:	21ac      	movs	r1, #172	; 0xac
 800379c:	482f      	ldr	r0, [pc, #188]	; (800385c <HAL_GPIO_Init+0x118>)
 800379e:	f7fe fb88 	bl	8001eb2 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d005      	beq.n	80037b8 <HAL_GPIO_Init+0x74>
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	0c1b      	lsrs	r3, r3, #16
 80037b2:	041b      	lsls	r3, r3, #16
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d003      	beq.n	80037c0 <HAL_GPIO_Init+0x7c>
 80037b8:	21ad      	movs	r1, #173	; 0xad
 80037ba:	4828      	ldr	r0, [pc, #160]	; (800385c <HAL_GPIO_Init+0x118>)
 80037bc:	f7fe fb79 	bl	8001eb2 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d035      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d031      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	2b11      	cmp	r3, #17
 80037d6:	d02d      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d029      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2b12      	cmp	r3, #18
 80037e6:	d025      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 80037f0:	d020      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80037fa:	d01b      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8003804:	d016      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 800380e:	d011      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8003818:	d00c      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8003822:	d007      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	2b03      	cmp	r3, #3
 800382a:	d003      	beq.n	8003834 <HAL_GPIO_Init+0xf0>
 800382c:	21ae      	movs	r1, #174	; 0xae
 800382e:	480b      	ldr	r0, [pc, #44]	; (800385c <HAL_GPIO_Init+0x118>)
 8003830:	f7fe fb3f 	bl	8001eb2 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003834:	2300      	movs	r3, #0
 8003836:	61fb      	str	r3, [r7, #28]
 8003838:	e289      	b.n	8003d4e <HAL_GPIO_Init+0x60a>
 800383a:	bf00      	nop
 800383c:	40020000 	.word	0x40020000
 8003840:	40020400 	.word	0x40020400
 8003844:	40020800 	.word	0x40020800
 8003848:	40020c00 	.word	0x40020c00
 800384c:	40021000 	.word	0x40021000
 8003850:	40021400 	.word	0x40021400
 8003854:	40021800 	.word	0x40021800
 8003858:	40021c00 	.word	0x40021c00
 800385c:	080097e8 	.word	0x080097e8
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003860:	2201      	movs	r2, #1
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	4013      	ands	r3, r2
 8003872:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	429a      	cmp	r2, r3
 800387a:	f040 8265 	bne.w	8003d48 <HAL_GPIO_Init+0x604>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	2b01      	cmp	r3, #1
 8003888:	d005      	beq.n	8003896 <HAL_GPIO_Init+0x152>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003892:	2b02      	cmp	r3, #2
 8003894:	d144      	bne.n	8003920 <HAL_GPIO_Init+0x1dc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00f      	beq.n	80038be <HAL_GPIO_Init+0x17a>
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d00b      	beq.n	80038be <HAL_GPIO_Init+0x17a>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d007      	beq.n	80038be <HAL_GPIO_Init+0x17a>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	2b03      	cmp	r3, #3
 80038b4:	d003      	beq.n	80038be <HAL_GPIO_Init+0x17a>
 80038b6:	21c0      	movs	r1, #192	; 0xc0
 80038b8:	4831      	ldr	r0, [pc, #196]	; (8003980 <HAL_GPIO_Init+0x23c>)
 80038ba:	f7fe fafa 	bl	8001eb2 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	2203      	movs	r2, #3
 80038ca:	fa02 f303 	lsl.w	r3, r2, r3
 80038ce:	43db      	mvns	r3, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4013      	ands	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	68da      	ldr	r2, [r3, #12]
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038f4:	2201      	movs	r2, #1
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	fa02 f303 	lsl.w	r3, r2, r3
 80038fc:	43db      	mvns	r3, r3
 80038fe:	69ba      	ldr	r2, [r7, #24]
 8003900:	4013      	ands	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	091b      	lsrs	r3, r3, #4
 800390a:	f003 0201 	and.w	r2, r3, #1
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4313      	orrs	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f003 0303 	and.w	r3, r3, #3
 8003928:	2b03      	cmp	r3, #3
 800392a:	d02b      	beq.n	8003984 <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00b      	beq.n	800394c <HAL_GPIO_Init+0x208>
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d007      	beq.n	800394c <HAL_GPIO_Init+0x208>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	2b02      	cmp	r3, #2
 8003942:	d003      	beq.n	800394c <HAL_GPIO_Init+0x208>
 8003944:	21d1      	movs	r1, #209	; 0xd1
 8003946:	480e      	ldr	r0, [pc, #56]	; (8003980 <HAL_GPIO_Init+0x23c>)
 8003948:	f7fe fab3 	bl	8001eb2 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	2203      	movs	r2, #3
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	43db      	mvns	r3, r3
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4013      	ands	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	689a      	ldr	r2, [r3, #8]
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	005b      	lsls	r3, r3, #1
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	69ba      	ldr	r2, [r7, #24]
 8003972:	4313      	orrs	r3, r2
 8003974:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	60da      	str	r2, [r3, #12]
 800397c:	e002      	b.n	8003984 <HAL_GPIO_Init+0x240>
 800397e:	bf00      	nop
 8003980:	080097e8 	.word	0x080097e8
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f003 0303 	and.w	r3, r3, #3
 800398c:	2b02      	cmp	r3, #2
 800398e:	f040 810c 	bne.w	8003baa <HAL_GPIO_Init+0x466>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 80e3 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	2b09      	cmp	r3, #9
 80039a2:	f000 80de 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	f000 80d9 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 80d4 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 80cf 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f000 80ca 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	f000 80c5 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	f000 80c0 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	f000 80bb 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	f000 80b6 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	f000 80b1 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	2b03      	cmp	r3, #3
 8003a06:	f000 80ac 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	f000 80a7 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	2b04      	cmp	r3, #4
 8003a1a:	f000 80a2 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	2b04      	cmp	r3, #4
 8003a24:	f000 809d 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	2b05      	cmp	r3, #5
 8003a2e:	f000 8098 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	2b05      	cmp	r3, #5
 8003a38:	f000 8093 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	2b09      	cmp	r3, #9
 8003a42:	f000 808e 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	2b06      	cmp	r3, #6
 8003a4c:	f000 8089 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	2b09      	cmp	r3, #9
 8003a56:	f000 8084 	beq.w	8003b62 <HAL_GPIO_Init+0x41e>
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	2b07      	cmp	r3, #7
 8003a60:	d07f      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	2b07      	cmp	r3, #7
 8003a68:	d07b      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	2b07      	cmp	r3, #7
 8003a70:	d077      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	2b08      	cmp	r3, #8
 8003a78:	d073      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	2b08      	cmp	r3, #8
 8003a80:	d06f      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	2b08      	cmp	r3, #8
 8003a88:	d06b      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	2b09      	cmp	r3, #9
 8003a90:	d067      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	2b09      	cmp	r3, #9
 8003a98:	d063      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	2b0a      	cmp	r3, #10
 8003aa0:	d05f      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	2b0a      	cmp	r3, #10
 8003aa8:	d05b      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	2b0b      	cmp	r3, #11
 8003ab0:	d057      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	2b0c      	cmp	r3, #12
 8003ab8:	d053      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	2b0c      	cmp	r3, #12
 8003ac0:	d04f      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	691b      	ldr	r3, [r3, #16]
 8003ac6:	2b0d      	cmp	r3, #13
 8003ac8:	d04b      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	2b0f      	cmp	r3, #15
 8003ad0:	d047      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	2b05      	cmp	r3, #5
 8003ad8:	d043      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	2b0c      	cmp	r3, #12
 8003ae0:	d03f      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	2b06      	cmp	r3, #6
 8003ae8:	d03b      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	2b03      	cmp	r3, #3
 8003af0:	d037      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	2b04      	cmp	r3, #4
 8003af8:	d033      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	2b05      	cmp	r3, #5
 8003b00:	d02f      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	2b06      	cmp	r3, #6
 8003b08:	d02b      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	2b06      	cmp	r3, #6
 8003b10:	d027      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	2b07      	cmp	r3, #7
 8003b18:	d023      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	2b07      	cmp	r3, #7
 8003b20:	d01f      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	2b07      	cmp	r3, #7
 8003b28:	d01b      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	2b07      	cmp	r3, #7
 8003b30:	d017      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	2b08      	cmp	r3, #8
 8003b38:	d013      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	2b08      	cmp	r3, #8
 8003b40:	d00f      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	2b09      	cmp	r3, #9
 8003b48:	d00b      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	2b0a      	cmp	r3, #10
 8003b50:	d007      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	2b0a      	cmp	r3, #10
 8003b58:	d003      	beq.n	8003b62 <HAL_GPIO_Init+0x41e>
 8003b5a:	21de      	movs	r1, #222	; 0xde
 8003b5c:	4880      	ldr	r0, [pc, #512]	; (8003d60 <HAL_GPIO_Init+0x61c>)
 8003b5e:	f7fe f9a8 	bl	8001eb2 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	08da      	lsrs	r2, r3, #3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	3208      	adds	r2, #8
 8003b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	f003 0307 	and.w	r3, r3, #7
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	220f      	movs	r2, #15
 8003b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	4013      	ands	r3, r2
 8003b84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	691a      	ldr	r2, [r3, #16]
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	f003 0307 	and.w	r3, r3, #7
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	fa02 f303 	lsl.w	r3, r2, r3
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	08da      	lsrs	r2, r3, #3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	3208      	adds	r2, #8
 8003ba4:	69b9      	ldr	r1, [r7, #24]
 8003ba6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	2203      	movs	r2, #3
 8003bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bba:	43db      	mvns	r3, r3
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f003 0203 	and.w	r2, r3, #3
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd2:	69ba      	ldr	r2, [r7, #24]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f000 80ae 	beq.w	8003d48 <HAL_GPIO_Init+0x604>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bec:	2300      	movs	r3, #0
 8003bee:	60fb      	str	r3, [r7, #12]
 8003bf0:	4b5c      	ldr	r3, [pc, #368]	; (8003d64 <HAL_GPIO_Init+0x620>)
 8003bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf4:	4a5b      	ldr	r2, [pc, #364]	; (8003d64 <HAL_GPIO_Init+0x620>)
 8003bf6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bfa:	6453      	str	r3, [r2, #68]	; 0x44
 8003bfc:	4b59      	ldr	r3, [pc, #356]	; (8003d64 <HAL_GPIO_Init+0x620>)
 8003bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c04:	60fb      	str	r3, [r7, #12]
 8003c06:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c08:	4a57      	ldr	r2, [pc, #348]	; (8003d68 <HAL_GPIO_Init+0x624>)
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	089b      	lsrs	r3, r3, #2
 8003c0e:	3302      	adds	r3, #2
 8003c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	f003 0303 	and.w	r3, r3, #3
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	220f      	movs	r2, #15
 8003c20:	fa02 f303 	lsl.w	r3, r2, r3
 8003c24:	43db      	mvns	r3, r3
 8003c26:	69ba      	ldr	r2, [r7, #24]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4a4f      	ldr	r2, [pc, #316]	; (8003d6c <HAL_GPIO_Init+0x628>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d025      	beq.n	8003c80 <HAL_GPIO_Init+0x53c>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	4a4e      	ldr	r2, [pc, #312]	; (8003d70 <HAL_GPIO_Init+0x62c>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d01f      	beq.n	8003c7c <HAL_GPIO_Init+0x538>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a4d      	ldr	r2, [pc, #308]	; (8003d74 <HAL_GPIO_Init+0x630>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d019      	beq.n	8003c78 <HAL_GPIO_Init+0x534>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a4c      	ldr	r2, [pc, #304]	; (8003d78 <HAL_GPIO_Init+0x634>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d013      	beq.n	8003c74 <HAL_GPIO_Init+0x530>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a4b      	ldr	r2, [pc, #300]	; (8003d7c <HAL_GPIO_Init+0x638>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d00d      	beq.n	8003c70 <HAL_GPIO_Init+0x52c>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a4a      	ldr	r2, [pc, #296]	; (8003d80 <HAL_GPIO_Init+0x63c>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d007      	beq.n	8003c6c <HAL_GPIO_Init+0x528>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	4a49      	ldr	r2, [pc, #292]	; (8003d84 <HAL_GPIO_Init+0x640>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d101      	bne.n	8003c68 <HAL_GPIO_Init+0x524>
 8003c64:	2306      	movs	r3, #6
 8003c66:	e00c      	b.n	8003c82 <HAL_GPIO_Init+0x53e>
 8003c68:	2307      	movs	r3, #7
 8003c6a:	e00a      	b.n	8003c82 <HAL_GPIO_Init+0x53e>
 8003c6c:	2305      	movs	r3, #5
 8003c6e:	e008      	b.n	8003c82 <HAL_GPIO_Init+0x53e>
 8003c70:	2304      	movs	r3, #4
 8003c72:	e006      	b.n	8003c82 <HAL_GPIO_Init+0x53e>
 8003c74:	2303      	movs	r3, #3
 8003c76:	e004      	b.n	8003c82 <HAL_GPIO_Init+0x53e>
 8003c78:	2302      	movs	r3, #2
 8003c7a:	e002      	b.n	8003c82 <HAL_GPIO_Init+0x53e>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <HAL_GPIO_Init+0x53e>
 8003c80:	2300      	movs	r3, #0
 8003c82:	69fa      	ldr	r2, [r7, #28]
 8003c84:	f002 0203 	and.w	r2, r2, #3
 8003c88:	0092      	lsls	r2, r2, #2
 8003c8a:	4093      	lsls	r3, r2
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c92:	4935      	ldr	r1, [pc, #212]	; (8003d68 <HAL_GPIO_Init+0x624>)
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	089b      	lsrs	r3, r3, #2
 8003c98:	3302      	adds	r3, #2
 8003c9a:	69ba      	ldr	r2, [r7, #24]
 8003c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ca0:	4b39      	ldr	r3, [pc, #228]	; (8003d88 <HAL_GPIO_Init+0x644>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4013      	ands	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <HAL_GPIO_Init+0x580>
        {
          temp |= iocurrent;
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cc4:	4a30      	ldr	r2, [pc, #192]	; (8003d88 <HAL_GPIO_Init+0x644>)
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003cca:	4b2f      	ldr	r3, [pc, #188]	; (8003d88 <HAL_GPIO_Init+0x644>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <HAL_GPIO_Init+0x5aa>
        {
          temp |= iocurrent;
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cee:	4a26      	ldr	r2, [pc, #152]	; (8003d88 <HAL_GPIO_Init+0x644>)
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cf4:	4b24      	ldr	r3, [pc, #144]	; (8003d88 <HAL_GPIO_Init+0x644>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	43db      	mvns	r3, r3
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	4013      	ands	r3, r2
 8003d02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d003      	beq.n	8003d18 <HAL_GPIO_Init+0x5d4>
        {
          temp |= iocurrent;
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d18:	4a1b      	ldr	r2, [pc, #108]	; (8003d88 <HAL_GPIO_Init+0x644>)
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d1e:	4b1a      	ldr	r3, [pc, #104]	; (8003d88 <HAL_GPIO_Init+0x644>)
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	43db      	mvns	r3, r3
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d003      	beq.n	8003d42 <HAL_GPIO_Init+0x5fe>
        {
          temp |= iocurrent;
 8003d3a:	69ba      	ldr	r2, [r7, #24]
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d42:	4a11      	ldr	r2, [pc, #68]	; (8003d88 <HAL_GPIO_Init+0x644>)
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	61fb      	str	r3, [r7, #28]
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	2b0f      	cmp	r3, #15
 8003d52:	f67f ad85 	bls.w	8003860 <HAL_GPIO_Init+0x11c>
      }
    }
  }
}
 8003d56:	bf00      	nop
 8003d58:	bf00      	nop
 8003d5a:	3720      	adds	r7, #32
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	080097e8 	.word	0x080097e8
 8003d64:	40023800 	.word	0x40023800
 8003d68:	40013800 	.word	0x40013800
 8003d6c:	40020000 	.word	0x40020000
 8003d70:	40020400 	.word	0x40020400
 8003d74:	40020800 	.word	0x40020800
 8003d78:	40020c00 	.word	0x40020c00
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	40021400 	.word	0x40021400
 8003d84:	40021800 	.word	0x40021800
 8003d88:	40013c00 	.word	0x40013c00

08003d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	460b      	mov	r3, r1
 8003d96:	807b      	strh	r3, [r7, #2]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003d9c:	887b      	ldrh	r3, [r7, #2]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d004      	beq.n	8003dac <HAL_GPIO_WritePin+0x20>
 8003da2:	887b      	ldrh	r3, [r7, #2]
 8003da4:	0c1b      	lsrs	r3, r3, #16
 8003da6:	041b      	lsls	r3, r3, #16
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d004      	beq.n	8003db6 <HAL_GPIO_WritePin+0x2a>
 8003dac:	f240 119d 	movw	r1, #413	; 0x19d
 8003db0:	480e      	ldr	r0, [pc, #56]	; (8003dec <HAL_GPIO_WritePin+0x60>)
 8003db2:	f7fe f87e 	bl	8001eb2 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003db6:	787b      	ldrb	r3, [r7, #1]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d007      	beq.n	8003dcc <HAL_GPIO_WritePin+0x40>
 8003dbc:	787b      	ldrb	r3, [r7, #1]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d004      	beq.n	8003dcc <HAL_GPIO_WritePin+0x40>
 8003dc2:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8003dc6:	4809      	ldr	r0, [pc, #36]	; (8003dec <HAL_GPIO_WritePin+0x60>)
 8003dc8:	f7fe f873 	bl	8001eb2 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003dcc:	787b      	ldrb	r3, [r7, #1]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d003      	beq.n	8003dda <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dd2:	887a      	ldrh	r2, [r7, #2]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003dd8:	e003      	b.n	8003de2 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dda:	887b      	ldrh	r3, [r7, #2]
 8003ddc:	041a      	lsls	r2, r3, #16
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	619a      	str	r2, [r3, #24]
}
 8003de2:	bf00      	nop
 8003de4:	3708      	adds	r7, #8
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	080097e8 	.word	0x080097e8

08003df0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	4603      	mov	r3, r0
 8003df8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003dfa:	4b08      	ldr	r3, [pc, #32]	; (8003e1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	88fb      	ldrh	r3, [r7, #6]
 8003e00:	4013      	ands	r3, r2
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d006      	beq.n	8003e14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e06:	4a05      	ldr	r2, [pc, #20]	; (8003e1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e08:	88fb      	ldrh	r3, [r7, #6]
 8003e0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e0c:	88fb      	ldrh	r3, [r7, #6]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fe f82e 	bl	8001e70 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e14:	bf00      	nop
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	40013c00 	.word	0x40013c00

08003e20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e1be      	b.n	80041b0 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a9f      	ldr	r2, [pc, #636]	; (80040b4 <HAL_I2C_Init+0x294>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d00e      	beq.n	8003e5a <HAL_I2C_Init+0x3a>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a9d      	ldr	r2, [pc, #628]	; (80040b8 <HAL_I2C_Init+0x298>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d009      	beq.n	8003e5a <HAL_I2C_Init+0x3a>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a9c      	ldr	r2, [pc, #624]	; (80040bc <HAL_I2C_Init+0x29c>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d004      	beq.n	8003e5a <HAL_I2C_Init+0x3a>
 8003e50:	f240 11bf 	movw	r1, #447	; 0x1bf
 8003e54:	489a      	ldr	r0, [pc, #616]	; (80040c0 <HAL_I2C_Init+0x2a0>)
 8003e56:	f7fe f82c 	bl	8001eb2 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d004      	beq.n	8003e6c <HAL_I2C_Init+0x4c>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	4a97      	ldr	r2, [pc, #604]	; (80040c4 <HAL_I2C_Init+0x2a4>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d904      	bls.n	8003e76 <HAL_I2C_Init+0x56>
 8003e6c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003e70:	4893      	ldr	r0, [pc, #588]	; (80040c0 <HAL_I2C_Init+0x2a0>)
 8003e72:	f7fe f81e 	bl	8001eb2 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d009      	beq.n	8003e92 <HAL_I2C_Init+0x72>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e86:	d004      	beq.n	8003e92 <HAL_I2C_Init+0x72>
 8003e88:	f240 11c1 	movw	r1, #449	; 0x1c1
 8003e8c:	488c      	ldr	r0, [pc, #560]	; (80040c0 <HAL_I2C_Init+0x2a0>)
 8003e8e:	f7fe f810 	bl	8001eb2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e9a:	f023 0303 	bic.w	r3, r3, #3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d004      	beq.n	8003eac <HAL_I2C_Init+0x8c>
 8003ea2:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8003ea6:	4886      	ldr	r0, [pc, #536]	; (80040c0 <HAL_I2C_Init+0x2a0>)
 8003ea8:	f7fe f803 	bl	8001eb2 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003eb4:	d009      	beq.n	8003eca <HAL_I2C_Init+0xaa>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ebe:	d004      	beq.n	8003eca <HAL_I2C_Init+0xaa>
 8003ec0:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003ec4:	487e      	ldr	r0, [pc, #504]	; (80040c0 <HAL_I2C_Init+0x2a0>)
 8003ec6:	f7fd fff4 	bl	8001eb2 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d008      	beq.n	8003ee4 <HAL_I2C_Init+0xc4>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d004      	beq.n	8003ee4 <HAL_I2C_Init+0xc4>
 8003eda:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8003ede:	4878      	ldr	r0, [pc, #480]	; (80040c0 <HAL_I2C_Init+0x2a0>)
 8003ee0:	f7fd ffe7 	bl	8001eb2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d004      	beq.n	8003efa <HAL_I2C_Init+0xda>
 8003ef0:	f240 11c5 	movw	r1, #453	; 0x1c5
 8003ef4:	4872      	ldr	r0, [pc, #456]	; (80040c0 <HAL_I2C_Init+0x2a0>)
 8003ef6:	f7fd ffdc 	bl	8001eb2 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d008      	beq.n	8003f14 <HAL_I2C_Init+0xf4>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	2b40      	cmp	r3, #64	; 0x40
 8003f08:	d004      	beq.n	8003f14 <HAL_I2C_Init+0xf4>
 8003f0a:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8003f0e:	486c      	ldr	r0, [pc, #432]	; (80040c0 <HAL_I2C_Init+0x2a0>)
 8003f10:	f7fd ffcf 	bl	8001eb2 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d008      	beq.n	8003f2e <HAL_I2C_Init+0x10e>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a1b      	ldr	r3, [r3, #32]
 8003f20:	2b80      	cmp	r3, #128	; 0x80
 8003f22:	d004      	beq.n	8003f2e <HAL_I2C_Init+0x10e>
 8003f24:	f240 11c7 	movw	r1, #455	; 0x1c7
 8003f28:	4865      	ldr	r0, [pc, #404]	; (80040c0 <HAL_I2C_Init+0x2a0>)
 8003f2a:	f7fd ffc2 	bl	8001eb2 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d106      	bne.n	8003f48 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7fd ffe8 	bl	8001f18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2224      	movs	r2, #36	; 0x24
 8003f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0201 	bic.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f80:	f000 fb1c 	bl	80045bc <HAL_RCC_GetPCLK1Freq>
 8003f84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	4a4f      	ldr	r2, [pc, #316]	; (80040c8 <HAL_I2C_Init+0x2a8>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d807      	bhi.n	8003fa0 <HAL_I2C_Init+0x180>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	4a4e      	ldr	r2, [pc, #312]	; (80040cc <HAL_I2C_Init+0x2ac>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	bf94      	ite	ls
 8003f98:	2301      	movls	r3, #1
 8003f9a:	2300      	movhi	r3, #0
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	e006      	b.n	8003fae <HAL_I2C_Init+0x18e>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4a4b      	ldr	r2, [pc, #300]	; (80040d0 <HAL_I2C_Init+0x2b0>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	bf94      	ite	ls
 8003fa8:	2301      	movls	r3, #1
 8003faa:	2300      	movhi	r3, #0
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e0fc      	b.n	80041b0 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	4a46      	ldr	r2, [pc, #280]	; (80040d4 <HAL_I2C_Init+0x2b4>)
 8003fba:	fba2 2303 	umull	r2, r3, r2, r3
 8003fbe:	0c9b      	lsrs	r3, r3, #18
 8003fc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68ba      	ldr	r2, [r7, #8]
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	4a38      	ldr	r2, [pc, #224]	; (80040c8 <HAL_I2C_Init+0x2a8>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d802      	bhi.n	8003ff0 <HAL_I2C_Init+0x1d0>
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	3301      	adds	r3, #1
 8003fee:	e009      	b.n	8004004 <HAL_I2C_Init+0x1e4>
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003ff6:	fb02 f303 	mul.w	r3, r2, r3
 8003ffa:	4a37      	ldr	r2, [pc, #220]	; (80040d8 <HAL_I2C_Init+0x2b8>)
 8003ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8004000:	099b      	lsrs	r3, r3, #6
 8004002:	3301      	adds	r3, #1
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	6812      	ldr	r2, [r2, #0]
 8004008:	430b      	orrs	r3, r1
 800400a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004016:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	492a      	ldr	r1, [pc, #168]	; (80040c8 <HAL_I2C_Init+0x2a8>)
 8004020:	428b      	cmp	r3, r1
 8004022:	d819      	bhi.n	8004058 <HAL_I2C_Init+0x238>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	1e59      	subs	r1, r3, #1
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004032:	1c59      	adds	r1, r3, #1
 8004034:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004038:	400b      	ands	r3, r1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00a      	beq.n	8004054 <HAL_I2C_Init+0x234>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	1e59      	subs	r1, r3, #1
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	005b      	lsls	r3, r3, #1
 8004048:	fbb1 f3f3 	udiv	r3, r1, r3
 800404c:	3301      	adds	r3, #1
 800404e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004052:	e066      	b.n	8004122 <HAL_I2C_Init+0x302>
 8004054:	2304      	movs	r3, #4
 8004056:	e064      	b.n	8004122 <HAL_I2C_Init+0x302>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d111      	bne.n	8004084 <HAL_I2C_Init+0x264>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	1e58      	subs	r0, r3, #1
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6859      	ldr	r1, [r3, #4]
 8004068:	460b      	mov	r3, r1
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	440b      	add	r3, r1
 800406e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004072:	3301      	adds	r3, #1
 8004074:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004078:	2b00      	cmp	r3, #0
 800407a:	bf0c      	ite	eq
 800407c:	2301      	moveq	r3, #1
 800407e:	2300      	movne	r3, #0
 8004080:	b2db      	uxtb	r3, r3
 8004082:	e012      	b.n	80040aa <HAL_I2C_Init+0x28a>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	1e58      	subs	r0, r3, #1
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6859      	ldr	r1, [r3, #4]
 800408c:	460b      	mov	r3, r1
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	440b      	add	r3, r1
 8004092:	0099      	lsls	r1, r3, #2
 8004094:	440b      	add	r3, r1
 8004096:	fbb0 f3f3 	udiv	r3, r0, r3
 800409a:	3301      	adds	r3, #1
 800409c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	bf0c      	ite	eq
 80040a4:	2301      	moveq	r3, #1
 80040a6:	2300      	movne	r3, #0
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d016      	beq.n	80040dc <HAL_I2C_Init+0x2bc>
 80040ae:	2301      	movs	r3, #1
 80040b0:	e037      	b.n	8004122 <HAL_I2C_Init+0x302>
 80040b2:	bf00      	nop
 80040b4:	40005400 	.word	0x40005400
 80040b8:	40005800 	.word	0x40005800
 80040bc:	40005c00 	.word	0x40005c00
 80040c0:	08009824 	.word	0x08009824
 80040c4:	00061a80 	.word	0x00061a80
 80040c8:	000186a0 	.word	0x000186a0
 80040cc:	001e847f 	.word	0x001e847f
 80040d0:	003d08ff 	.word	0x003d08ff
 80040d4:	431bde83 	.word	0x431bde83
 80040d8:	10624dd3 	.word	0x10624dd3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d10e      	bne.n	8004102 <HAL_I2C_Init+0x2e2>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	1e58      	subs	r0, r3, #1
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6859      	ldr	r1, [r3, #4]
 80040ec:	460b      	mov	r3, r1
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	440b      	add	r3, r1
 80040f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80040f6:	3301      	adds	r3, #1
 80040f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004100:	e00f      	b.n	8004122 <HAL_I2C_Init+0x302>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	1e58      	subs	r0, r3, #1
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6859      	ldr	r1, [r3, #4]
 800410a:	460b      	mov	r3, r1
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	440b      	add	r3, r1
 8004110:	0099      	lsls	r1, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	fbb0 f3f3 	udiv	r3, r0, r3
 8004118:	3301      	adds	r3, #1
 800411a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800411e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	6809      	ldr	r1, [r1, #0]
 8004126:	4313      	orrs	r3, r2
 8004128:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	69da      	ldr	r2, [r3, #28]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	431a      	orrs	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	430a      	orrs	r2, r1
 8004144:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004150:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	6911      	ldr	r1, [r2, #16]
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	68d2      	ldr	r2, [r2, #12]
 800415c:	4311      	orrs	r1, r2
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	6812      	ldr	r2, [r2, #0]
 8004162:	430b      	orrs	r3, r1
 8004164:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	695a      	ldr	r2, [r3, #20]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	431a      	orrs	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f042 0201 	orr.w	r2, r2, #1
 8004190:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2220      	movs	r2, #32
 800419c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3710      	adds	r7, #16
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80041be:	2300      	movs	r3, #0
 80041c0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80041c2:	2300      	movs	r3, #0
 80041c4:	603b      	str	r3, [r7, #0]
 80041c6:	4b20      	ldr	r3, [pc, #128]	; (8004248 <HAL_PWREx_EnableOverDrive+0x90>)
 80041c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ca:	4a1f      	ldr	r2, [pc, #124]	; (8004248 <HAL_PWREx_EnableOverDrive+0x90>)
 80041cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041d0:	6413      	str	r3, [r2, #64]	; 0x40
 80041d2:	4b1d      	ldr	r3, [pc, #116]	; (8004248 <HAL_PWREx_EnableOverDrive+0x90>)
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041da:	603b      	str	r3, [r7, #0]
 80041dc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80041de:	4b1b      	ldr	r3, [pc, #108]	; (800424c <HAL_PWREx_EnableOverDrive+0x94>)
 80041e0:	2201      	movs	r2, #1
 80041e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041e4:	f7fe fc54 	bl	8002a90 <HAL_GetTick>
 80041e8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80041ea:	e009      	b.n	8004200 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80041ec:	f7fe fc50 	bl	8002a90 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80041fa:	d901      	bls.n	8004200 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e01f      	b.n	8004240 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004200:	4b13      	ldr	r3, [pc, #76]	; (8004250 <HAL_PWREx_EnableOverDrive+0x98>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800420c:	d1ee      	bne.n	80041ec <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800420e:	4b11      	ldr	r3, [pc, #68]	; (8004254 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004210:	2201      	movs	r2, #1
 8004212:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004214:	f7fe fc3c 	bl	8002a90 <HAL_GetTick>
 8004218:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800421a:	e009      	b.n	8004230 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800421c:	f7fe fc38 	bl	8002a90 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800422a:	d901      	bls.n	8004230 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e007      	b.n	8004240 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004230:	4b07      	ldr	r3, [pc, #28]	; (8004250 <HAL_PWREx_EnableOverDrive+0x98>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004238:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800423c:	d1ee      	bne.n	800421c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3708      	adds	r7, #8
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40023800 	.word	0x40023800
 800424c:	420e0040 	.word	0x420e0040
 8004250:	40007000 	.word	0x40007000
 8004254:	420e0044 	.word	0x420e0044

08004258 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d101      	bne.n	800426c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e18c      	b.n	8004586 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d003      	beq.n	800427c <HAL_RCC_ClockConfig+0x24>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b0f      	cmp	r3, #15
 800427a:	d904      	bls.n	8004286 <HAL_RCC_ClockConfig+0x2e>
 800427c:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8004280:	4887      	ldr	r0, [pc, #540]	; (80044a0 <HAL_RCC_ClockConfig+0x248>)
 8004282:	f7fd fe16 	bl	8001eb2 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d031      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d02e      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b02      	cmp	r3, #2
 8004296:	d02b      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	2b03      	cmp	r3, #3
 800429c:	d028      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d025      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	2b05      	cmp	r3, #5
 80042a8:	d022      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	2b06      	cmp	r3, #6
 80042ae:	d01f      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	2b07      	cmp	r3, #7
 80042b4:	d01c      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2b08      	cmp	r3, #8
 80042ba:	d019      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	2b09      	cmp	r3, #9
 80042c0:	d016      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	2b0a      	cmp	r3, #10
 80042c6:	d013      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	2b0b      	cmp	r3, #11
 80042cc:	d010      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b0c      	cmp	r3, #12
 80042d2:	d00d      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	2b0d      	cmp	r3, #13
 80042d8:	d00a      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b0e      	cmp	r3, #14
 80042de:	d007      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	2b0f      	cmp	r3, #15
 80042e4:	d004      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x98>
 80042e6:	f240 215d 	movw	r1, #605	; 0x25d
 80042ea:	486d      	ldr	r0, [pc, #436]	; (80044a0 <HAL_RCC_ClockConfig+0x248>)
 80042ec:	f7fd fde1 	bl	8001eb2 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042f0:	4b6c      	ldr	r3, [pc, #432]	; (80044a4 <HAL_RCC_ClockConfig+0x24c>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 030f 	and.w	r3, r3, #15
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d90c      	bls.n	8004318 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fe:	4b69      	ldr	r3, [pc, #420]	; (80044a4 <HAL_RCC_ClockConfig+0x24c>)
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004306:	4b67      	ldr	r3, [pc, #412]	; (80044a4 <HAL_RCC_ClockConfig+0x24c>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 030f 	and.w	r3, r3, #15
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d001      	beq.n	8004318 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e136      	b.n	8004586 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d049      	beq.n	80043b8 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d005      	beq.n	800433c <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004330:	4b5d      	ldr	r3, [pc, #372]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	4a5c      	ldr	r2, [pc, #368]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 8004336:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800433a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0308 	and.w	r3, r3, #8
 8004344:	2b00      	cmp	r3, #0
 8004346:	d005      	beq.n	8004354 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004348:	4b57      	ldr	r3, [pc, #348]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	4a56      	ldr	r2, [pc, #344]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 800434e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004352:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d024      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x14e>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	2b80      	cmp	r3, #128	; 0x80
 8004362:	d020      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x14e>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	2b90      	cmp	r3, #144	; 0x90
 800436a:	d01c      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x14e>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	2ba0      	cmp	r3, #160	; 0xa0
 8004372:	d018      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x14e>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	2bb0      	cmp	r3, #176	; 0xb0
 800437a:	d014      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x14e>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	2bc0      	cmp	r3, #192	; 0xc0
 8004382:	d010      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x14e>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	2bd0      	cmp	r3, #208	; 0xd0
 800438a:	d00c      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x14e>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2be0      	cmp	r3, #224	; 0xe0
 8004392:	d008      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x14e>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	2bf0      	cmp	r3, #240	; 0xf0
 800439a:	d004      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x14e>
 800439c:	f44f 7120 	mov.w	r1, #640	; 0x280
 80043a0:	483f      	ldr	r0, [pc, #252]	; (80044a0 <HAL_RCC_ClockConfig+0x248>)
 80043a2:	f7fd fd86 	bl	8001eb2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043a6:	4b40      	ldr	r3, [pc, #256]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	493d      	ldr	r1, [pc, #244]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0301 	and.w	r3, r3, #1
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d059      	beq.n	8004478 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d010      	beq.n	80043ee <HAL_RCC_ClockConfig+0x196>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d00c      	beq.n	80043ee <HAL_RCC_ClockConfig+0x196>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d008      	beq.n	80043ee <HAL_RCC_ClockConfig+0x196>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	2b03      	cmp	r3, #3
 80043e2:	d004      	beq.n	80043ee <HAL_RCC_ClockConfig+0x196>
 80043e4:	f240 2187 	movw	r1, #647	; 0x287
 80043e8:	482d      	ldr	r0, [pc, #180]	; (80044a0 <HAL_RCC_ClockConfig+0x248>)
 80043ea:	f7fd fd62 	bl	8001eb2 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d107      	bne.n	8004406 <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043f6:	4b2c      	ldr	r3, [pc, #176]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d119      	bne.n	8004436 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e0bf      	b.n	8004586 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	2b02      	cmp	r3, #2
 800440c:	d003      	beq.n	8004416 <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004412:	2b03      	cmp	r3, #3
 8004414:	d107      	bne.n	8004426 <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004416:	4b24      	ldr	r3, [pc, #144]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d109      	bne.n	8004436 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e0af      	b.n	8004586 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004426:	4b20      	ldr	r3, [pc, #128]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e0a7      	b.n	8004586 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004436:	4b1c      	ldr	r3, [pc, #112]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f023 0203 	bic.w	r2, r3, #3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	4919      	ldr	r1, [pc, #100]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 8004444:	4313      	orrs	r3, r2
 8004446:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004448:	f7fe fb22 	bl	8002a90 <HAL_GetTick>
 800444c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800444e:	e00a      	b.n	8004466 <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004450:	f7fe fb1e 	bl	8002a90 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	f241 3288 	movw	r2, #5000	; 0x1388
 800445e:	4293      	cmp	r3, r2
 8004460:	d901      	bls.n	8004466 <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e08f      	b.n	8004586 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004466:	4b10      	ldr	r3, [pc, #64]	; (80044a8 <HAL_RCC_ClockConfig+0x250>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	f003 020c 	and.w	r2, r3, #12
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	429a      	cmp	r2, r3
 8004476:	d1eb      	bne.n	8004450 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004478:	4b0a      	ldr	r3, [pc, #40]	; (80044a4 <HAL_RCC_ClockConfig+0x24c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 030f 	and.w	r3, r3, #15
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d212      	bcs.n	80044ac <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004486:	4b07      	ldr	r3, [pc, #28]	; (80044a4 <HAL_RCC_ClockConfig+0x24c>)
 8004488:	683a      	ldr	r2, [r7, #0]
 800448a:	b2d2      	uxtb	r2, r2
 800448c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800448e:	4b05      	ldr	r3, [pc, #20]	; (80044a4 <HAL_RCC_ClockConfig+0x24c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 030f 	and.w	r3, r3, #15
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	429a      	cmp	r2, r3
 800449a:	d007      	beq.n	80044ac <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e072      	b.n	8004586 <HAL_RCC_ClockConfig+0x32e>
 80044a0:	0800985c 	.word	0x0800985c
 80044a4:	40023c00 	.word	0x40023c00
 80044a8:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d025      	beq.n	8004504 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d018      	beq.n	80044f2 <HAL_RCC_ClockConfig+0x29a>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044c8:	d013      	beq.n	80044f2 <HAL_RCC_ClockConfig+0x29a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80044d2:	d00e      	beq.n	80044f2 <HAL_RCC_ClockConfig+0x29a>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80044dc:	d009      	beq.n	80044f2 <HAL_RCC_ClockConfig+0x29a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80044e6:	d004      	beq.n	80044f2 <HAL_RCC_ClockConfig+0x29a>
 80044e8:	f240 21c5 	movw	r1, #709	; 0x2c5
 80044ec:	4828      	ldr	r0, [pc, #160]	; (8004590 <HAL_RCC_ClockConfig+0x338>)
 80044ee:	f7fd fce0 	bl	8001eb2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044f2:	4b28      	ldr	r3, [pc, #160]	; (8004594 <HAL_RCC_ClockConfig+0x33c>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	4925      	ldr	r1, [pc, #148]	; (8004594 <HAL_RCC_ClockConfig+0x33c>)
 8004500:	4313      	orrs	r3, r2
 8004502:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0308 	and.w	r3, r3, #8
 800450c:	2b00      	cmp	r3, #0
 800450e:	d026      	beq.n	800455e <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	691b      	ldr	r3, [r3, #16]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d018      	beq.n	800454a <HAL_RCC_ClockConfig+0x2f2>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004520:	d013      	beq.n	800454a <HAL_RCC_ClockConfig+0x2f2>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800452a:	d00e      	beq.n	800454a <HAL_RCC_ClockConfig+0x2f2>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004534:	d009      	beq.n	800454a <HAL_RCC_ClockConfig+0x2f2>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800453e:	d004      	beq.n	800454a <HAL_RCC_ClockConfig+0x2f2>
 8004540:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8004544:	4812      	ldr	r0, [pc, #72]	; (8004590 <HAL_RCC_ClockConfig+0x338>)
 8004546:	f7fd fcb4 	bl	8001eb2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800454a:	4b12      	ldr	r3, [pc, #72]	; (8004594 <HAL_RCC_ClockConfig+0x33c>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	490e      	ldr	r1, [pc, #56]	; (8004594 <HAL_RCC_ClockConfig+0x33c>)
 800455a:	4313      	orrs	r3, r2
 800455c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800455e:	f000 f855 	bl	800460c <HAL_RCC_GetSysClockFreq>
 8004562:	4602      	mov	r2, r0
 8004564:	4b0b      	ldr	r3, [pc, #44]	; (8004594 <HAL_RCC_ClockConfig+0x33c>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	091b      	lsrs	r3, r3, #4
 800456a:	f003 030f 	and.w	r3, r3, #15
 800456e:	490a      	ldr	r1, [pc, #40]	; (8004598 <HAL_RCC_ClockConfig+0x340>)
 8004570:	5ccb      	ldrb	r3, [r1, r3]
 8004572:	fa22 f303 	lsr.w	r3, r2, r3
 8004576:	4a09      	ldr	r2, [pc, #36]	; (800459c <HAL_RCC_ClockConfig+0x344>)
 8004578:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800457a:	4b09      	ldr	r3, [pc, #36]	; (80045a0 <HAL_RCC_ClockConfig+0x348>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4618      	mov	r0, r3
 8004580:	f7fe fa42 	bl	8002a08 <HAL_InitTick>

  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	0800985c 	.word	0x0800985c
 8004594:	40023800 	.word	0x40023800
 8004598:	080099d8 	.word	0x080099d8
 800459c:	2000001c 	.word	0x2000001c
 80045a0:	20000020 	.word	0x20000020

080045a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045a8:	4b03      	ldr	r3, [pc, #12]	; (80045b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80045aa:	681b      	ldr	r3, [r3, #0]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	2000001c 	.word	0x2000001c

080045bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045c0:	f7ff fff0 	bl	80045a4 <HAL_RCC_GetHCLKFreq>
 80045c4:	4602      	mov	r2, r0
 80045c6:	4b05      	ldr	r3, [pc, #20]	; (80045dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	0a9b      	lsrs	r3, r3, #10
 80045cc:	f003 0307 	and.w	r3, r3, #7
 80045d0:	4903      	ldr	r1, [pc, #12]	; (80045e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045d2:	5ccb      	ldrb	r3, [r1, r3]
 80045d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045d8:	4618      	mov	r0, r3
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40023800 	.word	0x40023800
 80045e0:	080099e8 	.word	0x080099e8

080045e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045e8:	f7ff ffdc 	bl	80045a4 <HAL_RCC_GetHCLKFreq>
 80045ec:	4602      	mov	r2, r0
 80045ee:	4b05      	ldr	r3, [pc, #20]	; (8004604 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	0b5b      	lsrs	r3, r3, #13
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	4903      	ldr	r1, [pc, #12]	; (8004608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045fa:	5ccb      	ldrb	r3, [r1, r3]
 80045fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004600:	4618      	mov	r0, r3
 8004602:	bd80      	pop	{r7, pc}
 8004604:	40023800 	.word	0x40023800
 8004608:	080099e8 	.word	0x080099e8

0800460c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800460c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004610:	b088      	sub	sp, #32
 8004612:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8004618:	2300      	movs	r3, #0
 800461a:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 800461c:	2300      	movs	r3, #0
 800461e:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8004620:	2300      	movs	r3, #0
 8004622:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004628:	4bce      	ldr	r3, [pc, #824]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 030c 	and.w	r3, r3, #12
 8004630:	2b0c      	cmp	r3, #12
 8004632:	f200 818d 	bhi.w	8004950 <HAL_RCC_GetSysClockFreq+0x344>
 8004636:	a201      	add	r2, pc, #4	; (adr r2, 800463c <HAL_RCC_GetSysClockFreq+0x30>)
 8004638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800463c:	08004671 	.word	0x08004671
 8004640:	08004951 	.word	0x08004951
 8004644:	08004951 	.word	0x08004951
 8004648:	08004951 	.word	0x08004951
 800464c:	08004677 	.word	0x08004677
 8004650:	08004951 	.word	0x08004951
 8004654:	08004951 	.word	0x08004951
 8004658:	08004951 	.word	0x08004951
 800465c:	0800467d 	.word	0x0800467d
 8004660:	08004951 	.word	0x08004951
 8004664:	08004951 	.word	0x08004951
 8004668:	08004951 	.word	0x08004951
 800466c:	080047f1 	.word	0x080047f1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004670:	4bbd      	ldr	r3, [pc, #756]	; (8004968 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004672:	61bb      	str	r3, [r7, #24]
       break;
 8004674:	e16f      	b.n	8004956 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004676:	4bbd      	ldr	r3, [pc, #756]	; (800496c <HAL_RCC_GetSysClockFreq+0x360>)
 8004678:	61bb      	str	r3, [r7, #24]
      break;
 800467a:	e16c      	b.n	8004956 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800467c:	4bb9      	ldr	r3, [pc, #740]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004684:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004686:	4bb7      	ldr	r3, [pc, #732]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d053      	beq.n	800473a <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004692:	4bb4      	ldr	r3, [pc, #720]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	099b      	lsrs	r3, r3, #6
 8004698:	461a      	mov	r2, r3
 800469a:	f04f 0300 	mov.w	r3, #0
 800469e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80046a2:	f04f 0100 	mov.w	r1, #0
 80046a6:	ea02 0400 	and.w	r4, r2, r0
 80046aa:	603c      	str	r4, [r7, #0]
 80046ac:	400b      	ands	r3, r1
 80046ae:	607b      	str	r3, [r7, #4]
 80046b0:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046b4:	4620      	mov	r0, r4
 80046b6:	4629      	mov	r1, r5
 80046b8:	f04f 0200 	mov.w	r2, #0
 80046bc:	f04f 0300 	mov.w	r3, #0
 80046c0:	014b      	lsls	r3, r1, #5
 80046c2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80046c6:	0142      	lsls	r2, r0, #5
 80046c8:	4610      	mov	r0, r2
 80046ca:	4619      	mov	r1, r3
 80046cc:	4623      	mov	r3, r4
 80046ce:	1ac0      	subs	r0, r0, r3
 80046d0:	462b      	mov	r3, r5
 80046d2:	eb61 0103 	sbc.w	r1, r1, r3
 80046d6:	f04f 0200 	mov.w	r2, #0
 80046da:	f04f 0300 	mov.w	r3, #0
 80046de:	018b      	lsls	r3, r1, #6
 80046e0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80046e4:	0182      	lsls	r2, r0, #6
 80046e6:	1a12      	subs	r2, r2, r0
 80046e8:	eb63 0301 	sbc.w	r3, r3, r1
 80046ec:	f04f 0000 	mov.w	r0, #0
 80046f0:	f04f 0100 	mov.w	r1, #0
 80046f4:	00d9      	lsls	r1, r3, #3
 80046f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80046fa:	00d0      	lsls	r0, r2, #3
 80046fc:	4602      	mov	r2, r0
 80046fe:	460b      	mov	r3, r1
 8004700:	4621      	mov	r1, r4
 8004702:	1852      	adds	r2, r2, r1
 8004704:	4629      	mov	r1, r5
 8004706:	eb43 0101 	adc.w	r1, r3, r1
 800470a:	460b      	mov	r3, r1
 800470c:	f04f 0000 	mov.w	r0, #0
 8004710:	f04f 0100 	mov.w	r1, #0
 8004714:	0259      	lsls	r1, r3, #9
 8004716:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800471a:	0250      	lsls	r0, r2, #9
 800471c:	4602      	mov	r2, r0
 800471e:	460b      	mov	r3, r1
 8004720:	4610      	mov	r0, r2
 8004722:	4619      	mov	r1, r3
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	461a      	mov	r2, r3
 8004728:	f04f 0300 	mov.w	r3, #0
 800472c:	f7fc f9b6 	bl	8000a9c <__aeabi_uldivmod>
 8004730:	4602      	mov	r2, r0
 8004732:	460b      	mov	r3, r1
 8004734:	4613      	mov	r3, r2
 8004736:	61fb      	str	r3, [r7, #28]
 8004738:	e04c      	b.n	80047d4 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800473a:	4b8a      	ldr	r3, [pc, #552]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	099b      	lsrs	r3, r3, #6
 8004740:	461a      	mov	r2, r3
 8004742:	f04f 0300 	mov.w	r3, #0
 8004746:	f240 10ff 	movw	r0, #511	; 0x1ff
 800474a:	f04f 0100 	mov.w	r1, #0
 800474e:	ea02 0a00 	and.w	sl, r2, r0
 8004752:	ea03 0b01 	and.w	fp, r3, r1
 8004756:	4650      	mov	r0, sl
 8004758:	4659      	mov	r1, fp
 800475a:	f04f 0200 	mov.w	r2, #0
 800475e:	f04f 0300 	mov.w	r3, #0
 8004762:	014b      	lsls	r3, r1, #5
 8004764:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004768:	0142      	lsls	r2, r0, #5
 800476a:	4610      	mov	r0, r2
 800476c:	4619      	mov	r1, r3
 800476e:	ebb0 000a 	subs.w	r0, r0, sl
 8004772:	eb61 010b 	sbc.w	r1, r1, fp
 8004776:	f04f 0200 	mov.w	r2, #0
 800477a:	f04f 0300 	mov.w	r3, #0
 800477e:	018b      	lsls	r3, r1, #6
 8004780:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004784:	0182      	lsls	r2, r0, #6
 8004786:	1a12      	subs	r2, r2, r0
 8004788:	eb63 0301 	sbc.w	r3, r3, r1
 800478c:	f04f 0000 	mov.w	r0, #0
 8004790:	f04f 0100 	mov.w	r1, #0
 8004794:	00d9      	lsls	r1, r3, #3
 8004796:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800479a:	00d0      	lsls	r0, r2, #3
 800479c:	4602      	mov	r2, r0
 800479e:	460b      	mov	r3, r1
 80047a0:	eb12 020a 	adds.w	r2, r2, sl
 80047a4:	eb43 030b 	adc.w	r3, r3, fp
 80047a8:	f04f 0000 	mov.w	r0, #0
 80047ac:	f04f 0100 	mov.w	r1, #0
 80047b0:	0299      	lsls	r1, r3, #10
 80047b2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80047b6:	0290      	lsls	r0, r2, #10
 80047b8:	4602      	mov	r2, r0
 80047ba:	460b      	mov	r3, r1
 80047bc:	4610      	mov	r0, r2
 80047be:	4619      	mov	r1, r3
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	461a      	mov	r2, r3
 80047c4:	f04f 0300 	mov.w	r3, #0
 80047c8:	f7fc f968 	bl	8000a9c <__aeabi_uldivmod>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4613      	mov	r3, r2
 80047d2:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047d4:	4b63      	ldr	r3, [pc, #396]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	0c1b      	lsrs	r3, r3, #16
 80047da:	f003 0303 	and.w	r3, r3, #3
 80047de:	3301      	adds	r3, #1
 80047e0:	005b      	lsls	r3, r3, #1
 80047e2:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80047e4:	69fa      	ldr	r2, [r7, #28]
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ec:	61bb      	str	r3, [r7, #24]
      break;
 80047ee:	e0b2      	b.n	8004956 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047f0:	4b5c      	ldr	r3, [pc, #368]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047f8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047fa:	4b5a      	ldr	r3, [pc, #360]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d04d      	beq.n	80048a2 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004806:	4b57      	ldr	r3, [pc, #348]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	099b      	lsrs	r3, r3, #6
 800480c:	461a      	mov	r2, r3
 800480e:	f04f 0300 	mov.w	r3, #0
 8004812:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004816:	f04f 0100 	mov.w	r1, #0
 800481a:	ea02 0800 	and.w	r8, r2, r0
 800481e:	ea03 0901 	and.w	r9, r3, r1
 8004822:	4640      	mov	r0, r8
 8004824:	4649      	mov	r1, r9
 8004826:	f04f 0200 	mov.w	r2, #0
 800482a:	f04f 0300 	mov.w	r3, #0
 800482e:	014b      	lsls	r3, r1, #5
 8004830:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004834:	0142      	lsls	r2, r0, #5
 8004836:	4610      	mov	r0, r2
 8004838:	4619      	mov	r1, r3
 800483a:	ebb0 0008 	subs.w	r0, r0, r8
 800483e:	eb61 0109 	sbc.w	r1, r1, r9
 8004842:	f04f 0200 	mov.w	r2, #0
 8004846:	f04f 0300 	mov.w	r3, #0
 800484a:	018b      	lsls	r3, r1, #6
 800484c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004850:	0182      	lsls	r2, r0, #6
 8004852:	1a12      	subs	r2, r2, r0
 8004854:	eb63 0301 	sbc.w	r3, r3, r1
 8004858:	f04f 0000 	mov.w	r0, #0
 800485c:	f04f 0100 	mov.w	r1, #0
 8004860:	00d9      	lsls	r1, r3, #3
 8004862:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004866:	00d0      	lsls	r0, r2, #3
 8004868:	4602      	mov	r2, r0
 800486a:	460b      	mov	r3, r1
 800486c:	eb12 0208 	adds.w	r2, r2, r8
 8004870:	eb43 0309 	adc.w	r3, r3, r9
 8004874:	f04f 0000 	mov.w	r0, #0
 8004878:	f04f 0100 	mov.w	r1, #0
 800487c:	0259      	lsls	r1, r3, #9
 800487e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004882:	0250      	lsls	r0, r2, #9
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	4610      	mov	r0, r2
 800488a:	4619      	mov	r1, r3
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	461a      	mov	r2, r3
 8004890:	f04f 0300 	mov.w	r3, #0
 8004894:	f7fc f902 	bl	8000a9c <__aeabi_uldivmod>
 8004898:	4602      	mov	r2, r0
 800489a:	460b      	mov	r3, r1
 800489c:	4613      	mov	r3, r2
 800489e:	61fb      	str	r3, [r7, #28]
 80048a0:	e04a      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a2:	4b30      	ldr	r3, [pc, #192]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	099b      	lsrs	r3, r3, #6
 80048a8:	461a      	mov	r2, r3
 80048aa:	f04f 0300 	mov.w	r3, #0
 80048ae:	f240 10ff 	movw	r0, #511	; 0x1ff
 80048b2:	f04f 0100 	mov.w	r1, #0
 80048b6:	ea02 0400 	and.w	r4, r2, r0
 80048ba:	ea03 0501 	and.w	r5, r3, r1
 80048be:	4620      	mov	r0, r4
 80048c0:	4629      	mov	r1, r5
 80048c2:	f04f 0200 	mov.w	r2, #0
 80048c6:	f04f 0300 	mov.w	r3, #0
 80048ca:	014b      	lsls	r3, r1, #5
 80048cc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80048d0:	0142      	lsls	r2, r0, #5
 80048d2:	4610      	mov	r0, r2
 80048d4:	4619      	mov	r1, r3
 80048d6:	1b00      	subs	r0, r0, r4
 80048d8:	eb61 0105 	sbc.w	r1, r1, r5
 80048dc:	f04f 0200 	mov.w	r2, #0
 80048e0:	f04f 0300 	mov.w	r3, #0
 80048e4:	018b      	lsls	r3, r1, #6
 80048e6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80048ea:	0182      	lsls	r2, r0, #6
 80048ec:	1a12      	subs	r2, r2, r0
 80048ee:	eb63 0301 	sbc.w	r3, r3, r1
 80048f2:	f04f 0000 	mov.w	r0, #0
 80048f6:	f04f 0100 	mov.w	r1, #0
 80048fa:	00d9      	lsls	r1, r3, #3
 80048fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004900:	00d0      	lsls	r0, r2, #3
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	1912      	adds	r2, r2, r4
 8004908:	eb45 0303 	adc.w	r3, r5, r3
 800490c:	f04f 0000 	mov.w	r0, #0
 8004910:	f04f 0100 	mov.w	r1, #0
 8004914:	0299      	lsls	r1, r3, #10
 8004916:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800491a:	0290      	lsls	r0, r2, #10
 800491c:	4602      	mov	r2, r0
 800491e:	460b      	mov	r3, r1
 8004920:	4610      	mov	r0, r2
 8004922:	4619      	mov	r1, r3
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	461a      	mov	r2, r3
 8004928:	f04f 0300 	mov.w	r3, #0
 800492c:	f7fc f8b6 	bl	8000a9c <__aeabi_uldivmod>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	4613      	mov	r3, r2
 8004936:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004938:	4b0a      	ldr	r3, [pc, #40]	; (8004964 <HAL_RCC_GetSysClockFreq+0x358>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	0f1b      	lsrs	r3, r3, #28
 800493e:	f003 0307 	and.w	r3, r3, #7
 8004942:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8004944:	69fa      	ldr	r2, [r7, #28]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	fbb2 f3f3 	udiv	r3, r2, r3
 800494c:	61bb      	str	r3, [r7, #24]
      break;
 800494e:	e002      	b.n	8004956 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004950:	4b05      	ldr	r3, [pc, #20]	; (8004968 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004952:	61bb      	str	r3, [r7, #24]
      break;
 8004954:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004956:	69bb      	ldr	r3, [r7, #24]
}
 8004958:	4618      	mov	r0, r3
 800495a:	3720      	adds	r7, #32
 800495c:	46bd      	mov	sp, r7
 800495e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004962:	bf00      	nop
 8004964:	40023800 	.word	0x40023800
 8004968:	00f42400 	.word	0x00f42400
 800496c:	007a1200 	.word	0x007a1200

08004970 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e34b      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b0f      	cmp	r3, #15
 8004988:	d904      	bls.n	8004994 <HAL_RCC_OscConfig+0x24>
 800498a:	f640 5112 	movw	r1, #3346	; 0xd12
 800498e:	48a5      	ldr	r0, [pc, #660]	; (8004c24 <HAL_RCC_OscConfig+0x2b4>)
 8004990:	f7fd fa8f 	bl	8001eb2 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 8096 	beq.w	8004ace <HAL_RCC_OscConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00e      	beq.n	80049c8 <HAL_RCC_OscConfig+0x58>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049b2:	d009      	beq.n	80049c8 <HAL_RCC_OscConfig+0x58>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049bc:	d004      	beq.n	80049c8 <HAL_RCC_OscConfig+0x58>
 80049be:	f640 5117 	movw	r1, #3351	; 0xd17
 80049c2:	4898      	ldr	r0, [pc, #608]	; (8004c24 <HAL_RCC_OscConfig+0x2b4>)
 80049c4:	f7fd fa75 	bl	8001eb2 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80049c8:	4b97      	ldr	r3, [pc, #604]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f003 030c 	and.w	r3, r3, #12
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d019      	beq.n	8004a08 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049d4:	4b94      	ldr	r3, [pc, #592]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80049dc:	2b08      	cmp	r3, #8
 80049de:	d106      	bne.n	80049ee <HAL_RCC_OscConfig+0x7e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049e0:	4b91      	ldr	r3, [pc, #580]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049ec:	d00c      	beq.n	8004a08 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049ee:	4b8e      	ldr	r3, [pc, #568]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049f6:	2b0c      	cmp	r3, #12
 80049f8:	d112      	bne.n	8004a20 <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049fa:	4b8b      	ldr	r3, [pc, #556]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a06:	d10b      	bne.n	8004a20 <HAL_RCC_OscConfig+0xb0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a08:	4b87      	ldr	r3, [pc, #540]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d05b      	beq.n	8004acc <HAL_RCC_OscConfig+0x15c>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d157      	bne.n	8004acc <HAL_RCC_OscConfig+0x15c>
      {
        return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e2fc      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a28:	d106      	bne.n	8004a38 <HAL_RCC_OscConfig+0xc8>
 8004a2a:	4b7f      	ldr	r3, [pc, #508]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a7e      	ldr	r2, [pc, #504]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	e01d      	b.n	8004a74 <HAL_RCC_OscConfig+0x104>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a40:	d10c      	bne.n	8004a5c <HAL_RCC_OscConfig+0xec>
 8004a42:	4b79      	ldr	r3, [pc, #484]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a78      	ldr	r2, [pc, #480]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	4b76      	ldr	r3, [pc, #472]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a75      	ldr	r2, [pc, #468]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	e00b      	b.n	8004a74 <HAL_RCC_OscConfig+0x104>
 8004a5c:	4b72      	ldr	r3, [pc, #456]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a71      	ldr	r2, [pc, #452]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a66:	6013      	str	r3, [r2, #0]
 8004a68:	4b6f      	ldr	r3, [pc, #444]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a6e      	ldr	r2, [pc, #440]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d013      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x134>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7c:	f7fe f808 	bl	8002a90 <HAL_GetTick>
 8004a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a84:	f7fe f804 	bl	8002a90 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b64      	cmp	r3, #100	; 0x64
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e2c1      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a96:	4b64      	ldr	r3, [pc, #400]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d0f0      	beq.n	8004a84 <HAL_RCC_OscConfig+0x114>
 8004aa2:	e014      	b.n	8004ace <HAL_RCC_OscConfig+0x15e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa4:	f7fd fff4 	bl	8002a90 <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0x14e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004aac:	f7fd fff0 	bl	8002a90 <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b64      	cmp	r3, #100	; 0x64
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e2ad      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004abe:	4b5a      	ldr	r3, [pc, #360]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1f0      	bne.n	8004aac <HAL_RCC_OscConfig+0x13c>
 8004aca:	e000      	b.n	8004ace <HAL_RCC_OscConfig+0x15e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	f000 8086 	beq.w	8004be8 <HAL_RCC_OscConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d008      	beq.n	8004af6 <HAL_RCC_OscConfig+0x186>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d004      	beq.n	8004af6 <HAL_RCC_OscConfig+0x186>
 8004aec:	f640 514f 	movw	r1, #3407	; 0xd4f
 8004af0:	484c      	ldr	r0, [pc, #304]	; (8004c24 <HAL_RCC_OscConfig+0x2b4>)
 8004af2:	f7fd f9de 	bl	8001eb2 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	2b1f      	cmp	r3, #31
 8004afc:	d904      	bls.n	8004b08 <HAL_RCC_OscConfig+0x198>
 8004afe:	f44f 6155 	mov.w	r1, #3408	; 0xd50
 8004b02:	4848      	ldr	r0, [pc, #288]	; (8004c24 <HAL_RCC_OscConfig+0x2b4>)
 8004b04:	f7fd f9d5 	bl	8001eb2 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004b08:	4b47      	ldr	r3, [pc, #284]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f003 030c 	and.w	r3, r3, #12
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d017      	beq.n	8004b44 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004b14:	4b44      	ldr	r3, [pc, #272]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004b1c:	2b08      	cmp	r3, #8
 8004b1e:	d105      	bne.n	8004b2c <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004b20:	4b41      	ldr	r3, [pc, #260]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00b      	beq.n	8004b44 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b2c:	4b3e      	ldr	r3, [pc, #248]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004b34:	2b0c      	cmp	r3, #12
 8004b36:	d11c      	bne.n	8004b72 <HAL_RCC_OscConfig+0x202>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b38:	4b3b      	ldr	r3, [pc, #236]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d116      	bne.n	8004b72 <HAL_RCC_OscConfig+0x202>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b44:	4b38      	ldr	r3, [pc, #224]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d005      	beq.n	8004b5c <HAL_RCC_OscConfig+0x1ec>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d001      	beq.n	8004b5c <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e25e      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b5c:	4b32      	ldr	r3, [pc, #200]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	691b      	ldr	r3, [r3, #16]
 8004b68:	00db      	lsls	r3, r3, #3
 8004b6a:	492f      	ldr	r1, [pc, #188]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b70:	e03a      	b.n	8004be8 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d020      	beq.n	8004bbc <HAL_RCC_OscConfig+0x24c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b7a:	4b2c      	ldr	r3, [pc, #176]	; (8004c2c <HAL_RCC_OscConfig+0x2bc>)
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b80:	f7fd ff86 	bl	8002a90 <HAL_GetTick>
 8004b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b86:	e008      	b.n	8004b9a <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b88:	f7fd ff82 	bl	8002a90 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d901      	bls.n	8004b9a <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e23f      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b9a:	4b23      	ldr	r3, [pc, #140]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d0f0      	beq.n	8004b88 <HAL_RCC_OscConfig+0x218>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ba6:	4b20      	ldr	r3, [pc, #128]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	00db      	lsls	r3, r3, #3
 8004bb4:	491c      	ldr	r1, [pc, #112]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	600b      	str	r3, [r1, #0]
 8004bba:	e015      	b.n	8004be8 <HAL_RCC_OscConfig+0x278>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bbc:	4b1b      	ldr	r3, [pc, #108]	; (8004c2c <HAL_RCC_OscConfig+0x2bc>)
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc2:	f7fd ff65 	bl	8002a90 <HAL_GetTick>
 8004bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bc8:	e008      	b.n	8004bdc <HAL_RCC_OscConfig+0x26c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bca:	f7fd ff61 	bl	8002a90 <HAL_GetTick>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d901      	bls.n	8004bdc <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	e21e      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bdc:	4b12      	ldr	r3, [pc, #72]	; (8004c28 <HAL_RCC_OscConfig+0x2b8>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1f0      	bne.n	8004bca <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d045      	beq.n	8004c80 <HAL_RCC_OscConfig+0x310>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	695b      	ldr	r3, [r3, #20]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d008      	beq.n	8004c0e <HAL_RCC_OscConfig+0x29e>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d004      	beq.n	8004c0e <HAL_RCC_OscConfig+0x29e>
 8004c04:	f640 5196 	movw	r1, #3478	; 0xd96
 8004c08:	4806      	ldr	r0, [pc, #24]	; (8004c24 <HAL_RCC_OscConfig+0x2b4>)
 8004c0a:	f7fd f952 	bl	8001eb2 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d01e      	beq.n	8004c54 <HAL_RCC_OscConfig+0x2e4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c16:	4b06      	ldr	r3, [pc, #24]	; (8004c30 <HAL_RCC_OscConfig+0x2c0>)
 8004c18:	2201      	movs	r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c1c:	f7fd ff38 	bl	8002a90 <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c22:	e010      	b.n	8004c46 <HAL_RCC_OscConfig+0x2d6>
 8004c24:	08009894 	.word	0x08009894
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	42470000 	.word	0x42470000
 8004c30:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c34:	f7fd ff2c 	bl	8002a90 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e1e9      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c46:	4ba4      	ldr	r3, [pc, #656]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004c48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0f0      	beq.n	8004c34 <HAL_RCC_OscConfig+0x2c4>
 8004c52:	e015      	b.n	8004c80 <HAL_RCC_OscConfig+0x310>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c54:	4ba1      	ldr	r3, [pc, #644]	; (8004edc <HAL_RCC_OscConfig+0x56c>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c5a:	f7fd ff19 	bl	8002a90 <HAL_GetTick>
 8004c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c60:	e008      	b.n	8004c74 <HAL_RCC_OscConfig+0x304>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c62:	f7fd ff15 	bl	8002a90 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d901      	bls.n	8004c74 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e1d2      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c74:	4b98      	ldr	r3, [pc, #608]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004c76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1f0      	bne.n	8004c62 <HAL_RCC_OscConfig+0x2f2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0304 	and.w	r3, r3, #4
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f000 80a8 	beq.w	8004dde <HAL_RCC_OscConfig+0x46e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00c      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x344>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d008      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x344>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2b05      	cmp	r3, #5
 8004ca8:	d004      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x344>
 8004caa:	f640 51c2 	movw	r1, #3522	; 0xdc2
 8004cae:	488c      	ldr	r0, [pc, #560]	; (8004ee0 <HAL_RCC_OscConfig+0x570>)
 8004cb0:	f7fd f8ff 	bl	8001eb2 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cb4:	4b88      	ldr	r3, [pc, #544]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10f      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x370>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	4b84      	ldr	r3, [pc, #528]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc8:	4a83      	ldr	r2, [pc, #524]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004cca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cce:	6413      	str	r3, [r2, #64]	; 0x40
 8004cd0:	4b81      	ldr	r3, [pc, #516]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd8:	60bb      	str	r3, [r7, #8]
 8004cda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce0:	4b80      	ldr	r3, [pc, #512]	; (8004ee4 <HAL_RCC_OscConfig+0x574>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d118      	bne.n	8004d1e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cec:	4b7d      	ldr	r3, [pc, #500]	; (8004ee4 <HAL_RCC_OscConfig+0x574>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a7c      	ldr	r2, [pc, #496]	; (8004ee4 <HAL_RCC_OscConfig+0x574>)
 8004cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cf6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cf8:	f7fd feca 	bl	8002a90 <HAL_GetTick>
 8004cfc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfe:	e008      	b.n	8004d12 <HAL_RCC_OscConfig+0x3a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d00:	f7fd fec6 	bl	8002a90 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d901      	bls.n	8004d12 <HAL_RCC_OscConfig+0x3a2>
        {
          return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e183      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d12:	4b74      	ldr	r3, [pc, #464]	; (8004ee4 <HAL_RCC_OscConfig+0x574>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d0f0      	beq.n	8004d00 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d106      	bne.n	8004d34 <HAL_RCC_OscConfig+0x3c4>
 8004d26:	4b6c      	ldr	r3, [pc, #432]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d2a:	4a6b      	ldr	r2, [pc, #428]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d2c:	f043 0301 	orr.w	r3, r3, #1
 8004d30:	6713      	str	r3, [r2, #112]	; 0x70
 8004d32:	e01c      	b.n	8004d6e <HAL_RCC_OscConfig+0x3fe>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	2b05      	cmp	r3, #5
 8004d3a:	d10c      	bne.n	8004d56 <HAL_RCC_OscConfig+0x3e6>
 8004d3c:	4b66      	ldr	r3, [pc, #408]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d40:	4a65      	ldr	r2, [pc, #404]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d42:	f043 0304 	orr.w	r3, r3, #4
 8004d46:	6713      	str	r3, [r2, #112]	; 0x70
 8004d48:	4b63      	ldr	r3, [pc, #396]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d4c:	4a62      	ldr	r2, [pc, #392]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d4e:	f043 0301 	orr.w	r3, r3, #1
 8004d52:	6713      	str	r3, [r2, #112]	; 0x70
 8004d54:	e00b      	b.n	8004d6e <HAL_RCC_OscConfig+0x3fe>
 8004d56:	4b60      	ldr	r3, [pc, #384]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d5a:	4a5f      	ldr	r2, [pc, #380]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d5c:	f023 0301 	bic.w	r3, r3, #1
 8004d60:	6713      	str	r3, [r2, #112]	; 0x70
 8004d62:	4b5d      	ldr	r3, [pc, #372]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d66:	4a5c      	ldr	r2, [pc, #368]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d68:	f023 0304 	bic.w	r3, r3, #4
 8004d6c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d015      	beq.n	8004da2 <HAL_RCC_OscConfig+0x432>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d76:	f7fd fe8b 	bl	8002a90 <HAL_GetTick>
 8004d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d7c:	e00a      	b.n	8004d94 <HAL_RCC_OscConfig+0x424>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d7e:	f7fd fe87 	bl	8002a90 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_OscConfig+0x424>
        {
          return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e142      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d94:	4b50      	ldr	r3, [pc, #320]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d98:	f003 0302 	and.w	r3, r3, #2
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d0ee      	beq.n	8004d7e <HAL_RCC_OscConfig+0x40e>
 8004da0:	e014      	b.n	8004dcc <HAL_RCC_OscConfig+0x45c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004da2:	f7fd fe75 	bl	8002a90 <HAL_GetTick>
 8004da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004da8:	e00a      	b.n	8004dc0 <HAL_RCC_OscConfig+0x450>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004daa:	f7fd fe71 	bl	8002a90 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e12c      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dc0:	4b45      	ldr	r3, [pc, #276]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004dc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d1ee      	bne.n	8004daa <HAL_RCC_OscConfig+0x43a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004dcc:	7dfb      	ldrb	r3, [r7, #23]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d105      	bne.n	8004dde <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dd2:	4b41      	ldr	r3, [pc, #260]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd6:	4a40      	ldr	r2, [pc, #256]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004dd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ddc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00c      	beq.n	8004e00 <HAL_RCC_OscConfig+0x490>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	699b      	ldr	r3, [r3, #24]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d008      	beq.n	8004e00 <HAL_RCC_OscConfig+0x490>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d004      	beq.n	8004e00 <HAL_RCC_OscConfig+0x490>
 8004df6:	f640 6105 	movw	r1, #3589	; 0xe05
 8004dfa:	4839      	ldr	r0, [pc, #228]	; (8004ee0 <HAL_RCC_OscConfig+0x570>)
 8004dfc:	f7fd f859 	bl	8001eb2 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 8107 	beq.w	8005018 <HAL_RCC_OscConfig+0x6a8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e0a:	4b33      	ldr	r3, [pc, #204]	; (8004ed8 <HAL_RCC_OscConfig+0x568>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 030c 	and.w	r3, r3, #12
 8004e12:	2b08      	cmp	r3, #8
 8004e14:	f000 80c0 	beq.w	8004f98 <HAL_RCC_OscConfig+0x628>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	699b      	ldr	r3, [r3, #24]
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	f040 80a4 	bne.w	8004f6a <HAL_RCC_OscConfig+0x5fa>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d009      	beq.n	8004e3e <HAL_RCC_OscConfig+0x4ce>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e32:	d004      	beq.n	8004e3e <HAL_RCC_OscConfig+0x4ce>
 8004e34:	f640 610e 	movw	r1, #3598	; 0xe0e
 8004e38:	4829      	ldr	r0, [pc, #164]	; (8004ee0 <HAL_RCC_OscConfig+0x570>)
 8004e3a:	f7fd f83a 	bl	8001eb2 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	2b3f      	cmp	r3, #63	; 0x3f
 8004e44:	d904      	bls.n	8004e50 <HAL_RCC_OscConfig+0x4e0>
 8004e46:	f640 610f 	movw	r1, #3599	; 0xe0f
 8004e4a:	4825      	ldr	r0, [pc, #148]	; (8004ee0 <HAL_RCC_OscConfig+0x570>)
 8004e4c:	f7fd f831 	bl	8001eb2 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e54:	2b31      	cmp	r3, #49	; 0x31
 8004e56:	d904      	bls.n	8004e62 <HAL_RCC_OscConfig+0x4f2>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5c:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004e60:	d904      	bls.n	8004e6c <HAL_RCC_OscConfig+0x4fc>
 8004e62:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004e66:	481e      	ldr	r0, [pc, #120]	; (8004ee0 <HAL_RCC_OscConfig+0x570>)
 8004e68:	f7fd f823 	bl	8001eb2 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d010      	beq.n	8004e96 <HAL_RCC_OscConfig+0x526>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e78:	2b04      	cmp	r3, #4
 8004e7a:	d00c      	beq.n	8004e96 <HAL_RCC_OscConfig+0x526>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e80:	2b06      	cmp	r3, #6
 8004e82:	d008      	beq.n	8004e96 <HAL_RCC_OscConfig+0x526>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	d004      	beq.n	8004e96 <HAL_RCC_OscConfig+0x526>
 8004e8c:	f640 6111 	movw	r1, #3601	; 0xe11
 8004e90:	4813      	ldr	r0, [pc, #76]	; (8004ee0 <HAL_RCC_OscConfig+0x570>)
 8004e92:	f7fd f80e 	bl	8001eb2 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d903      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x536>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea2:	2b0f      	cmp	r3, #15
 8004ea4:	d904      	bls.n	8004eb0 <HAL_RCC_OscConfig+0x540>
 8004ea6:	f640 6112 	movw	r1, #3602	; 0xe12
 8004eaa:	480d      	ldr	r0, [pc, #52]	; (8004ee0 <HAL_RCC_OscConfig+0x570>)
 8004eac:	f7fd f801 	bl	8001eb2 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d903      	bls.n	8004ec0 <HAL_RCC_OscConfig+0x550>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ebc:	2b07      	cmp	r3, #7
 8004ebe:	d904      	bls.n	8004eca <HAL_RCC_OscConfig+0x55a>
 8004ec0:	f640 6113 	movw	r1, #3603	; 0xe13
 8004ec4:	4806      	ldr	r0, [pc, #24]	; (8004ee0 <HAL_RCC_OscConfig+0x570>)
 8004ec6:	f7fc fff4 	bl	8001eb2 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eca:	4b07      	ldr	r3, [pc, #28]	; (8004ee8 <HAL_RCC_OscConfig+0x578>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed0:	f7fd fdde 	bl	8002a90 <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ed6:	e012      	b.n	8004efe <HAL_RCC_OscConfig+0x58e>
 8004ed8:	40023800 	.word	0x40023800
 8004edc:	42470e80 	.word	0x42470e80
 8004ee0:	08009894 	.word	0x08009894
 8004ee4:	40007000 	.word	0x40007000
 8004ee8:	42470060 	.word	0x42470060
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eec:	f7fd fdd0 	bl	8002a90 <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d901      	bls.n	8004efe <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e08d      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004efe:	4b49      	ldr	r3, [pc, #292]	; (8005024 <HAL_RCC_OscConfig+0x6b4>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1f0      	bne.n	8004eec <HAL_RCC_OscConfig+0x57c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	69da      	ldr	r2, [r3, #28]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a1b      	ldr	r3, [r3, #32]
 8004f12:	431a      	orrs	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f18:	019b      	lsls	r3, r3, #6
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f20:	085b      	lsrs	r3, r3, #1
 8004f22:	3b01      	subs	r3, #1
 8004f24:	041b      	lsls	r3, r3, #16
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f2c:	061b      	lsls	r3, r3, #24
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f34:	071b      	lsls	r3, r3, #28
 8004f36:	493b      	ldr	r1, [pc, #236]	; (8005024 <HAL_RCC_OscConfig+0x6b4>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f3c:	4b3a      	ldr	r3, [pc, #232]	; (8005028 <HAL_RCC_OscConfig+0x6b8>)
 8004f3e:	2201      	movs	r2, #1
 8004f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f42:	f7fd fda5 	bl	8002a90 <HAL_GetTick>
 8004f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f48:	e008      	b.n	8004f5c <HAL_RCC_OscConfig+0x5ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f4a:	f7fd fda1 	bl	8002a90 <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d901      	bls.n	8004f5c <HAL_RCC_OscConfig+0x5ec>
          {
            return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e05e      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f5c:	4b31      	ldr	r3, [pc, #196]	; (8005024 <HAL_RCC_OscConfig+0x6b4>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d0f0      	beq.n	8004f4a <HAL_RCC_OscConfig+0x5da>
 8004f68:	e056      	b.n	8005018 <HAL_RCC_OscConfig+0x6a8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f6a:	4b2f      	ldr	r3, [pc, #188]	; (8005028 <HAL_RCC_OscConfig+0x6b8>)
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f70:	f7fd fd8e 	bl	8002a90 <HAL_GetTick>
 8004f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f76:	e008      	b.n	8004f8a <HAL_RCC_OscConfig+0x61a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f78:	f7fd fd8a 	bl	8002a90 <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_OscConfig+0x61a>
          {
            return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e047      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f8a:	4b26      	ldr	r3, [pc, #152]	; (8005024 <HAL_RCC_OscConfig+0x6b4>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1f0      	bne.n	8004f78 <HAL_RCC_OscConfig+0x608>
 8004f96:	e03f      	b.n	8005018 <HAL_RCC_OscConfig+0x6a8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d101      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x634>
      {
        return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e03a      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004fa4:	4b1f      	ldr	r3, [pc, #124]	; (8005024 <HAL_RCC_OscConfig+0x6b4>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d030      	beq.n	8005014 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d129      	bne.n	8005014 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d122      	bne.n	8005014 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004fda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d119      	bne.n	8005014 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fea:	085b      	lsrs	r3, r3, #1
 8004fec:	3b01      	subs	r3, #1
 8004fee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d10f      	bne.n	8005014 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005000:	429a      	cmp	r2, r3
 8005002:	d107      	bne.n	8005014 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005010:	429a      	cmp	r2, r3
 8005012:	d001      	beq.n	8005018 <HAL_RCC_OscConfig+0x6a8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e000      	b.n	800501a <HAL_RCC_OscConfig+0x6aa>
        }
      }
    }
  }
  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3718      	adds	r7, #24
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	40023800 	.word	0x40023800
 8005028:	42470060 	.word	0x42470060

0800502c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e184      	b.n	8005348 <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a72      	ldr	r2, [pc, #456]	; (800520c <HAL_SPI_Init+0x1e0>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d013      	beq.n	8005070 <HAL_SPI_Init+0x44>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a70      	ldr	r2, [pc, #448]	; (8005210 <HAL_SPI_Init+0x1e4>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d00e      	beq.n	8005070 <HAL_SPI_Init+0x44>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a6f      	ldr	r2, [pc, #444]	; (8005214 <HAL_SPI_Init+0x1e8>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d009      	beq.n	8005070 <HAL_SPI_Init+0x44>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a6d      	ldr	r2, [pc, #436]	; (8005218 <HAL_SPI_Init+0x1ec>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d004      	beq.n	8005070 <HAL_SPI_Init+0x44>
 8005066:	f44f 71a1 	mov.w	r1, #322	; 0x142
 800506a:	486c      	ldr	r0, [pc, #432]	; (800521c <HAL_SPI_Init+0x1f0>)
 800506c:	f7fc ff21 	bl	8001eb2 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d009      	beq.n	800508c <HAL_SPI_Init+0x60>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005080:	d004      	beq.n	800508c <HAL_SPI_Init+0x60>
 8005082:	f240 1143 	movw	r1, #323	; 0x143
 8005086:	4865      	ldr	r0, [pc, #404]	; (800521c <HAL_SPI_Init+0x1f0>)
 8005088:	f7fc ff13 	bl	8001eb2 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00e      	beq.n	80050b2 <HAL_SPI_Init+0x86>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800509c:	d009      	beq.n	80050b2 <HAL_SPI_Init+0x86>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050a6:	d004      	beq.n	80050b2 <HAL_SPI_Init+0x86>
 80050a8:	f44f 71a2 	mov.w	r1, #324	; 0x144
 80050ac:	485b      	ldr	r0, [pc, #364]	; (800521c <HAL_SPI_Init+0x1f0>)
 80050ae:	f7fc ff00 	bl	8001eb2 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050ba:	d008      	beq.n	80050ce <HAL_SPI_Init+0xa2>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d004      	beq.n	80050ce <HAL_SPI_Init+0xa2>
 80050c4:	f240 1145 	movw	r1, #325	; 0x145
 80050c8:	4854      	ldr	r0, [pc, #336]	; (800521c <HAL_SPI_Init+0x1f0>)
 80050ca:	f7fc fef2 	bl	8001eb2 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050d6:	d00d      	beq.n	80050f4 <HAL_SPI_Init+0xc8>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d009      	beq.n	80050f4 <HAL_SPI_Init+0xc8>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80050e8:	d004      	beq.n	80050f4 <HAL_SPI_Init+0xc8>
 80050ea:	f44f 71a3 	mov.w	r1, #326	; 0x146
 80050ee:	484b      	ldr	r0, [pc, #300]	; (800521c <HAL_SPI_Init+0x1f0>)
 80050f0:	f7fc fedf 	bl	8001eb2 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d020      	beq.n	800513e <HAL_SPI_Init+0x112>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	69db      	ldr	r3, [r3, #28]
 8005100:	2b08      	cmp	r3, #8
 8005102:	d01c      	beq.n	800513e <HAL_SPI_Init+0x112>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	69db      	ldr	r3, [r3, #28]
 8005108:	2b10      	cmp	r3, #16
 800510a:	d018      	beq.n	800513e <HAL_SPI_Init+0x112>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	69db      	ldr	r3, [r3, #28]
 8005110:	2b18      	cmp	r3, #24
 8005112:	d014      	beq.n	800513e <HAL_SPI_Init+0x112>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	2b20      	cmp	r3, #32
 800511a:	d010      	beq.n	800513e <HAL_SPI_Init+0x112>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	2b28      	cmp	r3, #40	; 0x28
 8005122:	d00c      	beq.n	800513e <HAL_SPI_Init+0x112>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	69db      	ldr	r3, [r3, #28]
 8005128:	2b30      	cmp	r3, #48	; 0x30
 800512a:	d008      	beq.n	800513e <HAL_SPI_Init+0x112>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	69db      	ldr	r3, [r3, #28]
 8005130:	2b38      	cmp	r3, #56	; 0x38
 8005132:	d004      	beq.n	800513e <HAL_SPI_Init+0x112>
 8005134:	f240 1147 	movw	r1, #327	; 0x147
 8005138:	4838      	ldr	r0, [pc, #224]	; (800521c <HAL_SPI_Init+0x1f0>)
 800513a:	f7fc feba 	bl	8001eb2 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d008      	beq.n	8005158 <HAL_SPI_Init+0x12c>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	2b80      	cmp	r3, #128	; 0x80
 800514c:	d004      	beq.n	8005158 <HAL_SPI_Init+0x12c>
 800514e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005152:	4832      	ldr	r0, [pc, #200]	; (800521c <HAL_SPI_Init+0x1f0>)
 8005154:	f7fc fead 	bl	8001eb2 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515c:	2b00      	cmp	r3, #0
 800515e:	d008      	beq.n	8005172 <HAL_SPI_Init+0x146>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	2b10      	cmp	r3, #16
 8005166:	d004      	beq.n	8005172 <HAL_SPI_Init+0x146>
 8005168:	f240 1149 	movw	r1, #329	; 0x149
 800516c:	482b      	ldr	r0, [pc, #172]	; (800521c <HAL_SPI_Init+0x1f0>)
 800516e:	f7fc fea0 	bl	8001eb2 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005176:	2b00      	cmp	r3, #0
 8005178:	d152      	bne.n	8005220 <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d008      	beq.n	8005194 <HAL_SPI_Init+0x168>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	2b02      	cmp	r3, #2
 8005188:	d004      	beq.n	8005194 <HAL_SPI_Init+0x168>
 800518a:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800518e:	4823      	ldr	r0, [pc, #140]	; (800521c <HAL_SPI_Init+0x1f0>)
 8005190:	f7fc fe8f 	bl	8001eb2 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	695b      	ldr	r3, [r3, #20]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d008      	beq.n	80051ae <HAL_SPI_Init+0x182>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d004      	beq.n	80051ae <HAL_SPI_Init+0x182>
 80051a4:	f240 114d 	movw	r1, #333	; 0x14d
 80051a8:	481c      	ldr	r0, [pc, #112]	; (800521c <HAL_SPI_Init+0x1f0>)
 80051aa:	f7fc fe82 	bl	8001eb2 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051b6:	d125      	bne.n	8005204 <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	69db      	ldr	r3, [r3, #28]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d05a      	beq.n	8005276 <HAL_SPI_Init+0x24a>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	2b08      	cmp	r3, #8
 80051c6:	d056      	beq.n	8005276 <HAL_SPI_Init+0x24a>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	69db      	ldr	r3, [r3, #28]
 80051cc:	2b10      	cmp	r3, #16
 80051ce:	d052      	beq.n	8005276 <HAL_SPI_Init+0x24a>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	69db      	ldr	r3, [r3, #28]
 80051d4:	2b18      	cmp	r3, #24
 80051d6:	d04e      	beq.n	8005276 <HAL_SPI_Init+0x24a>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	69db      	ldr	r3, [r3, #28]
 80051dc:	2b20      	cmp	r3, #32
 80051de:	d04a      	beq.n	8005276 <HAL_SPI_Init+0x24a>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	69db      	ldr	r3, [r3, #28]
 80051e4:	2b28      	cmp	r3, #40	; 0x28
 80051e6:	d046      	beq.n	8005276 <HAL_SPI_Init+0x24a>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	2b30      	cmp	r3, #48	; 0x30
 80051ee:	d042      	beq.n	8005276 <HAL_SPI_Init+0x24a>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	2b38      	cmp	r3, #56	; 0x38
 80051f6:	d03e      	beq.n	8005276 <HAL_SPI_Init+0x24a>
 80051f8:	f240 1151 	movw	r1, #337	; 0x151
 80051fc:	4807      	ldr	r0, [pc, #28]	; (800521c <HAL_SPI_Init+0x1f0>)
 80051fe:	f7fc fe58 	bl	8001eb2 <assert_failed>
 8005202:	e038      	b.n	8005276 <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	61da      	str	r2, [r3, #28]
 800520a:	e034      	b.n	8005276 <HAL_SPI_Init+0x24a>
 800520c:	40013000 	.word	0x40013000
 8005210:	40003800 	.word	0x40003800
 8005214:	40003c00 	.word	0x40003c00
 8005218:	40013400 	.word	0x40013400
 800521c:	080098d0 	.word	0x080098d0
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	69db      	ldr	r3, [r3, #28]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d020      	beq.n	800526a <HAL_SPI_Init+0x23e>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	69db      	ldr	r3, [r3, #28]
 800522c:	2b08      	cmp	r3, #8
 800522e:	d01c      	beq.n	800526a <HAL_SPI_Init+0x23e>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	2b10      	cmp	r3, #16
 8005236:	d018      	beq.n	800526a <HAL_SPI_Init+0x23e>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	69db      	ldr	r3, [r3, #28]
 800523c:	2b18      	cmp	r3, #24
 800523e:	d014      	beq.n	800526a <HAL_SPI_Init+0x23e>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	69db      	ldr	r3, [r3, #28]
 8005244:	2b20      	cmp	r3, #32
 8005246:	d010      	beq.n	800526a <HAL_SPI_Init+0x23e>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	69db      	ldr	r3, [r3, #28]
 800524c:	2b28      	cmp	r3, #40	; 0x28
 800524e:	d00c      	beq.n	800526a <HAL_SPI_Init+0x23e>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	69db      	ldr	r3, [r3, #28]
 8005254:	2b30      	cmp	r3, #48	; 0x30
 8005256:	d008      	beq.n	800526a <HAL_SPI_Init+0x23e>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	69db      	ldr	r3, [r3, #28]
 800525c:	2b38      	cmp	r3, #56	; 0x38
 800525e:	d004      	beq.n	800526a <HAL_SPI_Init+0x23e>
 8005260:	f240 115b 	movw	r1, #347	; 0x15b
 8005264:	483a      	ldr	r0, [pc, #232]	; (8005350 <HAL_SPI_Init+0x324>)
 8005266:	f7fc fe24 	bl	8001eb2 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005282:	b2db      	uxtb	r3, r3
 8005284:	2b00      	cmp	r3, #0
 8005286:	d106      	bne.n	8005296 <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f7fc ff35 	bl	8002100 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2202      	movs	r2, #2
 800529a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052ac:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80052be:	431a      	orrs	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052c8:	431a      	orrs	r2, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	431a      	orrs	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	f003 0301 	and.w	r3, r3, #1
 80052dc:	431a      	orrs	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052e6:	431a      	orrs	r2, r3
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	69db      	ldr	r3, [r3, #28]
 80052ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80052f0:	431a      	orrs	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052fa:	ea42 0103 	orr.w	r1, r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005302:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	0c1b      	lsrs	r3, r3, #16
 8005314:	f003 0104 	and.w	r1, r3, #4
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531c:	f003 0210 	and.w	r2, r3, #16
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	430a      	orrs	r2, r1
 8005326:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	69da      	ldr	r2, [r3, #28]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005336:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3708      	adds	r7, #8
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	080098d0 	.word	0x080098d0

08005354 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b088      	sub	sp, #32
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	603b      	str	r3, [r7, #0]
 8005360:	4613      	mov	r3, r2
 8005362:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005364:	2300      	movs	r3, #0
 8005366:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d009      	beq.n	8005384 <HAL_SPI_Transmit+0x30>
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005378:	d004      	beq.n	8005384 <HAL_SPI_Transmit+0x30>
 800537a:	f240 310a 	movw	r1, #778	; 0x30a
 800537e:	4893      	ldr	r0, [pc, #588]	; (80055cc <HAL_SPI_Transmit+0x278>)
 8005380:	f7fc fd97 	bl	8001eb2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800538a:	2b01      	cmp	r3, #1
 800538c:	d101      	bne.n	8005392 <HAL_SPI_Transmit+0x3e>
 800538e:	2302      	movs	r3, #2
 8005390:	e128      	b.n	80055e4 <HAL_SPI_Transmit+0x290>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2201      	movs	r2, #1
 8005396:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800539a:	f7fd fb79 	bl	8002a90 <HAL_GetTick>
 800539e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80053a0:	88fb      	ldrh	r3, [r7, #6]
 80053a2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d002      	beq.n	80053b6 <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 80053b0:	2302      	movs	r3, #2
 80053b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053b4:	e10d      	b.n	80055d2 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d002      	beq.n	80053c2 <HAL_SPI_Transmit+0x6e>
 80053bc:	88fb      	ldrh	r3, [r7, #6]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d102      	bne.n	80053c8 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053c6:	e104      	b.n	80055d2 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2203      	movs	r2, #3
 80053cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	88fa      	ldrh	r2, [r7, #6]
 80053e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	88fa      	ldrh	r2, [r7, #6]
 80053e6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800540e:	d10f      	bne.n	8005430 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800541e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800542e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800543a:	2b40      	cmp	r3, #64	; 0x40
 800543c:	d007      	beq.n	800544e <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800544c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005456:	d14b      	bne.n	80054f0 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d002      	beq.n	8005466 <HAL_SPI_Transmit+0x112>
 8005460:	8afb      	ldrh	r3, [r7, #22]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d13e      	bne.n	80054e4 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546a:	881a      	ldrh	r2, [r3, #0]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005476:	1c9a      	adds	r2, r3, #2
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005480:	b29b      	uxth	r3, r3
 8005482:	3b01      	subs	r3, #1
 8005484:	b29a      	uxth	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800548a:	e02b      	b.n	80054e4 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b02      	cmp	r3, #2
 8005498:	d112      	bne.n	80054c0 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549e:	881a      	ldrh	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054aa:	1c9a      	adds	r2, r3, #2
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	3b01      	subs	r3, #1
 80054b8:	b29a      	uxth	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	86da      	strh	r2, [r3, #54]	; 0x36
 80054be:	e011      	b.n	80054e4 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054c0:	f7fd fae6 	bl	8002a90 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d803      	bhi.n	80054d8 <HAL_SPI_Transmit+0x184>
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d6:	d102      	bne.n	80054de <HAL_SPI_Transmit+0x18a>
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d102      	bne.n	80054e4 <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80054e2:	e076      	b.n	80055d2 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d1ce      	bne.n	800548c <HAL_SPI_Transmit+0x138>
 80054ee:	e04c      	b.n	800558a <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d002      	beq.n	80054fe <HAL_SPI_Transmit+0x1aa>
 80054f8:	8afb      	ldrh	r3, [r7, #22]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d140      	bne.n	8005580 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	330c      	adds	r3, #12
 8005508:	7812      	ldrb	r2, [r2, #0]
 800550a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005510:	1c5a      	adds	r2, r3, #1
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800551a:	b29b      	uxth	r3, r3
 800551c:	3b01      	subs	r3, #1
 800551e:	b29a      	uxth	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005524:	e02c      	b.n	8005580 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f003 0302 	and.w	r3, r3, #2
 8005530:	2b02      	cmp	r3, #2
 8005532:	d113      	bne.n	800555c <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	330c      	adds	r3, #12
 800553e:	7812      	ldrb	r2, [r2, #0]
 8005540:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005546:	1c5a      	adds	r2, r3, #1
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005550:	b29b      	uxth	r3, r3
 8005552:	3b01      	subs	r3, #1
 8005554:	b29a      	uxth	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	86da      	strh	r2, [r3, #54]	; 0x36
 800555a:	e011      	b.n	8005580 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800555c:	f7fd fa98 	bl	8002a90 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	429a      	cmp	r2, r3
 800556a:	d803      	bhi.n	8005574 <HAL_SPI_Transmit+0x220>
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005572:	d102      	bne.n	800557a <HAL_SPI_Transmit+0x226>
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d102      	bne.n	8005580 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800557e:	e028      	b.n	80055d2 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005584:	b29b      	uxth	r3, r3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1cd      	bne.n	8005526 <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800558a:	69ba      	ldr	r2, [r7, #24]
 800558c:	6839      	ldr	r1, [r7, #0]
 800558e:	68f8      	ldr	r0, [r7, #12]
 8005590:	f000 f8b4 	bl	80056fc <SPI_EndRxTxTransaction>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d002      	beq.n	80055a0 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2220      	movs	r2, #32
 800559e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10a      	bne.n	80055be <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055a8:	2300      	movs	r3, #0
 80055aa:	613b      	str	r3, [r7, #16]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	613b      	str	r3, [r7, #16]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	613b      	str	r3, [r7, #16]
 80055bc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d004      	beq.n	80055d0 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	77fb      	strb	r3, [r7, #31]
 80055ca:	e002      	b.n	80055d2 <HAL_SPI_Transmit+0x27e>
 80055cc:	080098d0 	.word	0x080098d0
  }

error:
 80055d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80055e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3720      	adds	r7, #32
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b088      	sub	sp, #32
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	603b      	str	r3, [r7, #0]
 80055f8:	4613      	mov	r3, r2
 80055fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80055fc:	f7fd fa48 	bl	8002a90 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005604:	1a9b      	subs	r3, r3, r2
 8005606:	683a      	ldr	r2, [r7, #0]
 8005608:	4413      	add	r3, r2
 800560a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800560c:	f7fd fa40 	bl	8002a90 <HAL_GetTick>
 8005610:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005612:	4b39      	ldr	r3, [pc, #228]	; (80056f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	015b      	lsls	r3, r3, #5
 8005618:	0d1b      	lsrs	r3, r3, #20
 800561a:	69fa      	ldr	r2, [r7, #28]
 800561c:	fb02 f303 	mul.w	r3, r2, r3
 8005620:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005622:	e054      	b.n	80056ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562a:	d050      	beq.n	80056ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800562c:	f7fd fa30 	bl	8002a90 <HAL_GetTick>
 8005630:	4602      	mov	r2, r0
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	69fa      	ldr	r2, [r7, #28]
 8005638:	429a      	cmp	r2, r3
 800563a:	d902      	bls.n	8005642 <SPI_WaitFlagStateUntilTimeout+0x56>
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d13d      	bne.n	80056be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	685a      	ldr	r2, [r3, #4]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005650:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800565a:	d111      	bne.n	8005680 <SPI_WaitFlagStateUntilTimeout+0x94>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005664:	d004      	beq.n	8005670 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800566e:	d107      	bne.n	8005680 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800567e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005684:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005688:	d10f      	bne.n	80056aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005698:	601a      	str	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e017      	b.n	80056ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d101      	bne.n	80056c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80056c4:	2300      	movs	r3, #0
 80056c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689a      	ldr	r2, [r3, #8]
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	4013      	ands	r3, r2
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	429a      	cmp	r2, r3
 80056dc:	bf0c      	ite	eq
 80056de:	2301      	moveq	r3, #1
 80056e0:	2300      	movne	r3, #0
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	461a      	mov	r2, r3
 80056e6:	79fb      	ldrb	r3, [r7, #7]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d19b      	bne.n	8005624 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3720      	adds	r7, #32
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	2000001c 	.word	0x2000001c

080056fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b088      	sub	sp, #32
 8005700:	af02      	add	r7, sp, #8
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005708:	4b1b      	ldr	r3, [pc, #108]	; (8005778 <SPI_EndRxTxTransaction+0x7c>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a1b      	ldr	r2, [pc, #108]	; (800577c <SPI_EndRxTxTransaction+0x80>)
 800570e:	fba2 2303 	umull	r2, r3, r2, r3
 8005712:	0d5b      	lsrs	r3, r3, #21
 8005714:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005718:	fb02 f303 	mul.w	r3, r2, r3
 800571c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005726:	d112      	bne.n	800574e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	2200      	movs	r2, #0
 8005730:	2180      	movs	r1, #128	; 0x80
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f7ff ff5a 	bl	80055ec <SPI_WaitFlagStateUntilTimeout>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d016      	beq.n	800576c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005742:	f043 0220 	orr.w	r2, r3, #32
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e00f      	b.n	800576e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00a      	beq.n	800576a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	3b01      	subs	r3, #1
 8005758:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005764:	2b80      	cmp	r3, #128	; 0x80
 8005766:	d0f2      	beq.n	800574e <SPI_EndRxTxTransaction+0x52>
 8005768:	e000      	b.n	800576c <SPI_EndRxTxTransaction+0x70>
        break;
 800576a:	bf00      	nop
  }

  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3718      	adds	r7, #24
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	2000001c 	.word	0x2000001c
 800577c:	165e9f81 	.word	0x165e9f81

08005780 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d101      	bne.n	8005792 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e0c5      	b.n	800591e <HAL_TIM_Base_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a64      	ldr	r2, [pc, #400]	; (8005928 <HAL_TIM_Base_Init+0x1a8>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d045      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057a4:	d040      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a60      	ldr	r2, [pc, #384]	; (800592c <HAL_TIM_Base_Init+0x1ac>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d03b      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a5e      	ldr	r2, [pc, #376]	; (8005930 <HAL_TIM_Base_Init+0x1b0>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d036      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a5d      	ldr	r2, [pc, #372]	; (8005934 <HAL_TIM_Base_Init+0x1b4>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d031      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a5b      	ldr	r2, [pc, #364]	; (8005938 <HAL_TIM_Base_Init+0x1b8>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d02c      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a5a      	ldr	r2, [pc, #360]	; (800593c <HAL_TIM_Base_Init+0x1bc>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d027      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a58      	ldr	r2, [pc, #352]	; (8005940 <HAL_TIM_Base_Init+0x1c0>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d022      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a57      	ldr	r2, [pc, #348]	; (8005944 <HAL_TIM_Base_Init+0x1c4>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d01d      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a55      	ldr	r2, [pc, #340]	; (8005948 <HAL_TIM_Base_Init+0x1c8>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d018      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a54      	ldr	r2, [pc, #336]	; (800594c <HAL_TIM_Base_Init+0x1cc>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d013      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a52      	ldr	r2, [pc, #328]	; (8005950 <HAL_TIM_Base_Init+0x1d0>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d00e      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a51      	ldr	r2, [pc, #324]	; (8005954 <HAL_TIM_Base_Init+0x1d4>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d009      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a4f      	ldr	r2, [pc, #316]	; (8005958 <HAL_TIM_Base_Init+0x1d8>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d004      	beq.n	8005828 <HAL_TIM_Base_Init+0xa8>
 800581e:	f240 1113 	movw	r1, #275	; 0x113
 8005822:	484e      	ldr	r0, [pc, #312]	; (800595c <HAL_TIM_Base_Init+0x1dc>)
 8005824:	f7fc fb45 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d014      	beq.n	800585a <HAL_TIM_Base_Init+0xda>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	2b10      	cmp	r3, #16
 8005836:	d010      	beq.n	800585a <HAL_TIM_Base_Init+0xda>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	2b20      	cmp	r3, #32
 800583e:	d00c      	beq.n	800585a <HAL_TIM_Base_Init+0xda>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	2b40      	cmp	r3, #64	; 0x40
 8005846:	d008      	beq.n	800585a <HAL_TIM_Base_Init+0xda>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	2b60      	cmp	r3, #96	; 0x60
 800584e:	d004      	beq.n	800585a <HAL_TIM_Base_Init+0xda>
 8005850:	f44f 718a 	mov.w	r1, #276	; 0x114
 8005854:	4841      	ldr	r0, [pc, #260]	; (800595c <HAL_TIM_Base_Init+0x1dc>)
 8005856:	f7fc fb2c 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d00e      	beq.n	8005880 <HAL_TIM_Base_Init+0x100>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800586a:	d009      	beq.n	8005880 <HAL_TIM_Base_Init+0x100>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005874:	d004      	beq.n	8005880 <HAL_TIM_Base_Init+0x100>
 8005876:	f240 1115 	movw	r1, #277	; 0x115
 800587a:	4838      	ldr	r0, [pc, #224]	; (800595c <HAL_TIM_Base_Init+0x1dc>)
 800587c:	f7fc fb19 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d008      	beq.n	800589a <HAL_TIM_Base_Init+0x11a>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	2b80      	cmp	r3, #128	; 0x80
 800588e:	d004      	beq.n	800589a <HAL_TIM_Base_Init+0x11a>
 8005890:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005894:	4831      	ldr	r0, [pc, #196]	; (800595c <HAL_TIM_Base_Init+0x1dc>)
 8005896:	f7fc fb0c 	bl	8001eb2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d106      	bne.n	80058b4 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f7fc fd78 	bl	80023a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2202      	movs	r2, #2
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	3304      	adds	r3, #4
 80058c4:	4619      	mov	r1, r3
 80058c6:	4610      	mov	r0, r2
 80058c8:	f001 fbb8 	bl	800703c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3708      	adds	r7, #8
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	40010000 	.word	0x40010000
 800592c:	40000400 	.word	0x40000400
 8005930:	40000800 	.word	0x40000800
 8005934:	40000c00 	.word	0x40000c00
 8005938:	40001000 	.word	0x40001000
 800593c:	40001400 	.word	0x40001400
 8005940:	40010400 	.word	0x40010400
 8005944:	40014000 	.word	0x40014000
 8005948:	40014400 	.word	0x40014400
 800594c:	40014800 	.word	0x40014800
 8005950:	40001800 	.word	0x40001800
 8005954:	40001c00 	.word	0x40001c00
 8005958:	40002000 	.word	0x40002000
 800595c:	08009908 	.word	0x08009908

08005960 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a51      	ldr	r2, [pc, #324]	; (8005ab4 <HAL_TIM_Base_Start_IT+0x154>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d045      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800597a:	d040      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a4d      	ldr	r2, [pc, #308]	; (8005ab8 <HAL_TIM_Base_Start_IT+0x158>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d03b      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a4c      	ldr	r2, [pc, #304]	; (8005abc <HAL_TIM_Base_Start_IT+0x15c>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d036      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a4a      	ldr	r2, [pc, #296]	; (8005ac0 <HAL_TIM_Base_Start_IT+0x160>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d031      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a49      	ldr	r2, [pc, #292]	; (8005ac4 <HAL_TIM_Base_Start_IT+0x164>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d02c      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a47      	ldr	r2, [pc, #284]	; (8005ac8 <HAL_TIM_Base_Start_IT+0x168>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d027      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a46      	ldr	r2, [pc, #280]	; (8005acc <HAL_TIM_Base_Start_IT+0x16c>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d022      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a44      	ldr	r2, [pc, #272]	; (8005ad0 <HAL_TIM_Base_Start_IT+0x170>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d01d      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a43      	ldr	r2, [pc, #268]	; (8005ad4 <HAL_TIM_Base_Start_IT+0x174>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d018      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a41      	ldr	r2, [pc, #260]	; (8005ad8 <HAL_TIM_Base_Start_IT+0x178>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d013      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a40      	ldr	r2, [pc, #256]	; (8005adc <HAL_TIM_Base_Start_IT+0x17c>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d00e      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a3e      	ldr	r2, [pc, #248]	; (8005ae0 <HAL_TIM_Base_Start_IT+0x180>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d009      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a3d      	ldr	r2, [pc, #244]	; (8005ae4 <HAL_TIM_Base_Start_IT+0x184>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d004      	beq.n	80059fe <HAL_TIM_Base_Start_IT+0x9e>
 80059f4:	f240 11cf 	movw	r1, #463	; 0x1cf
 80059f8:	483b      	ldr	r0, [pc, #236]	; (8005ae8 <HAL_TIM_Base_Start_IT+0x188>)
 80059fa:	f7fc fa5a 	bl	8001eb2 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d001      	beq.n	8005a0e <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e04e      	b.n	8005aac <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2202      	movs	r2, #2
 8005a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68da      	ldr	r2, [r3, #12]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f042 0201 	orr.w	r2, r2, #1
 8005a24:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a22      	ldr	r2, [pc, #136]	; (8005ab4 <HAL_TIM_Base_Start_IT+0x154>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d022      	beq.n	8005a76 <HAL_TIM_Base_Start_IT+0x116>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a38:	d01d      	beq.n	8005a76 <HAL_TIM_Base_Start_IT+0x116>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a1e      	ldr	r2, [pc, #120]	; (8005ab8 <HAL_TIM_Base_Start_IT+0x158>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d018      	beq.n	8005a76 <HAL_TIM_Base_Start_IT+0x116>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a1c      	ldr	r2, [pc, #112]	; (8005abc <HAL_TIM_Base_Start_IT+0x15c>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d013      	beq.n	8005a76 <HAL_TIM_Base_Start_IT+0x116>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a1b      	ldr	r2, [pc, #108]	; (8005ac0 <HAL_TIM_Base_Start_IT+0x160>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d00e      	beq.n	8005a76 <HAL_TIM_Base_Start_IT+0x116>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a1b      	ldr	r2, [pc, #108]	; (8005acc <HAL_TIM_Base_Start_IT+0x16c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d009      	beq.n	8005a76 <HAL_TIM_Base_Start_IT+0x116>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a1a      	ldr	r2, [pc, #104]	; (8005ad0 <HAL_TIM_Base_Start_IT+0x170>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d004      	beq.n	8005a76 <HAL_TIM_Base_Start_IT+0x116>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a1a      	ldr	r2, [pc, #104]	; (8005adc <HAL_TIM_Base_Start_IT+0x17c>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d111      	bne.n	8005a9a <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f003 0307 	and.w	r3, r3, #7
 8005a80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2b06      	cmp	r3, #6
 8005a86:	d010      	beq.n	8005aaa <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f042 0201 	orr.w	r2, r2, #1
 8005a96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a98:	e007      	b.n	8005aaa <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f042 0201 	orr.w	r2, r2, #1
 8005aa8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	40010000 	.word	0x40010000
 8005ab8:	40000400 	.word	0x40000400
 8005abc:	40000800 	.word	0x40000800
 8005ac0:	40000c00 	.word	0x40000c00
 8005ac4:	40001000 	.word	0x40001000
 8005ac8:	40001400 	.word	0x40001400
 8005acc:	40010400 	.word	0x40010400
 8005ad0:	40014000 	.word	0x40014000
 8005ad4:	40014400 	.word	0x40014400
 8005ad8:	40014800 	.word	0x40014800
 8005adc:	40001800 	.word	0x40001800
 8005ae0:	40001c00 	.word	0x40001c00
 8005ae4:	40002000 	.word	0x40002000
 8005ae8:	08009908 	.word	0x08009908

08005aec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d101      	bne.n	8005afe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e0c5      	b.n	8005c8a <HAL_TIM_PWM_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a64      	ldr	r2, [pc, #400]	; (8005c94 <HAL_TIM_PWM_Init+0x1a8>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d045      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b10:	d040      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a60      	ldr	r2, [pc, #384]	; (8005c98 <HAL_TIM_PWM_Init+0x1ac>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d03b      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a5e      	ldr	r2, [pc, #376]	; (8005c9c <HAL_TIM_PWM_Init+0x1b0>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d036      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a5d      	ldr	r2, [pc, #372]	; (8005ca0 <HAL_TIM_PWM_Init+0x1b4>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d031      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a5b      	ldr	r2, [pc, #364]	; (8005ca4 <HAL_TIM_PWM_Init+0x1b8>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d02c      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a5a      	ldr	r2, [pc, #360]	; (8005ca8 <HAL_TIM_PWM_Init+0x1bc>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d027      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a58      	ldr	r2, [pc, #352]	; (8005cac <HAL_TIM_PWM_Init+0x1c0>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d022      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a57      	ldr	r2, [pc, #348]	; (8005cb0 <HAL_TIM_PWM_Init+0x1c4>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d01d      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a55      	ldr	r2, [pc, #340]	; (8005cb4 <HAL_TIM_PWM_Init+0x1c8>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d018      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a54      	ldr	r2, [pc, #336]	; (8005cb8 <HAL_TIM_PWM_Init+0x1cc>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d013      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a52      	ldr	r2, [pc, #328]	; (8005cbc <HAL_TIM_PWM_Init+0x1d0>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d00e      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a51      	ldr	r2, [pc, #324]	; (8005cc0 <HAL_TIM_PWM_Init+0x1d4>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d009      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a4f      	ldr	r2, [pc, #316]	; (8005cc4 <HAL_TIM_PWM_Init+0x1d8>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d004      	beq.n	8005b94 <HAL_TIM_PWM_Init+0xa8>
 8005b8a:	f240 5129 	movw	r1, #1321	; 0x529
 8005b8e:	484e      	ldr	r0, [pc, #312]	; (8005cc8 <HAL_TIM_PWM_Init+0x1dc>)
 8005b90:	f7fc f98f 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d014      	beq.n	8005bc6 <HAL_TIM_PWM_Init+0xda>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	2b10      	cmp	r3, #16
 8005ba2:	d010      	beq.n	8005bc6 <HAL_TIM_PWM_Init+0xda>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	2b20      	cmp	r3, #32
 8005baa:	d00c      	beq.n	8005bc6 <HAL_TIM_PWM_Init+0xda>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	2b40      	cmp	r3, #64	; 0x40
 8005bb2:	d008      	beq.n	8005bc6 <HAL_TIM_PWM_Init+0xda>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	2b60      	cmp	r3, #96	; 0x60
 8005bba:	d004      	beq.n	8005bc6 <HAL_TIM_PWM_Init+0xda>
 8005bbc:	f240 512a 	movw	r1, #1322	; 0x52a
 8005bc0:	4841      	ldr	r0, [pc, #260]	; (8005cc8 <HAL_TIM_PWM_Init+0x1dc>)
 8005bc2:	f7fc f976 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00e      	beq.n	8005bec <HAL_TIM_PWM_Init+0x100>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bd6:	d009      	beq.n	8005bec <HAL_TIM_PWM_Init+0x100>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005be0:	d004      	beq.n	8005bec <HAL_TIM_PWM_Init+0x100>
 8005be2:	f240 512b 	movw	r1, #1323	; 0x52b
 8005be6:	4838      	ldr	r0, [pc, #224]	; (8005cc8 <HAL_TIM_PWM_Init+0x1dc>)
 8005be8:	f7fc f963 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d008      	beq.n	8005c06 <HAL_TIM_PWM_Init+0x11a>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	699b      	ldr	r3, [r3, #24]
 8005bf8:	2b80      	cmp	r3, #128	; 0x80
 8005bfa:	d004      	beq.n	8005c06 <HAL_TIM_PWM_Init+0x11a>
 8005bfc:	f240 512c 	movw	r1, #1324	; 0x52c
 8005c00:	4831      	ldr	r0, [pc, #196]	; (8005cc8 <HAL_TIM_PWM_Init+0x1dc>)
 8005c02:	f7fc f956 	bl	8001eb2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d106      	bne.n	8005c20 <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f7fc fc24 	bl	8002468 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2202      	movs	r2, #2
 8005c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	3304      	adds	r3, #4
 8005c30:	4619      	mov	r1, r3
 8005c32:	4610      	mov	r0, r2
 8005c34:	f001 fa02 	bl	800703c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3708      	adds	r7, #8
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	40010000 	.word	0x40010000
 8005c98:	40000400 	.word	0x40000400
 8005c9c:	40000800 	.word	0x40000800
 8005ca0:	40000c00 	.word	0x40000c00
 8005ca4:	40001000 	.word	0x40001000
 8005ca8:	40001400 	.word	0x40001400
 8005cac:	40010400 	.word	0x40010400
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40014400 	.word	0x40014400
 8005cb8:	40014800 	.word	0x40014800
 8005cbc:	40001800 	.word	0x40001800
 8005cc0:	40001c00 	.word	0x40001c00
 8005cc4:	40002000 	.word	0x40002000
 8005cc8:	08009908 	.word	0x08009908

08005ccc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a84      	ldr	r2, [pc, #528]	; (8005eec <HAL_TIM_PWM_Start+0x220>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d10f      	bne.n	8005d00 <HAL_TIM_PWM_Start+0x34>
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	f000 809f 	beq.w	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	2b04      	cmp	r3, #4
 8005cec:	f000 809b 	beq.w	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	2b08      	cmp	r3, #8
 8005cf4:	f000 8097 	beq.w	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	2b0c      	cmp	r3, #12
 8005cfc:	f000 8093 	beq.w	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d08:	d10e      	bne.n	8005d28 <HAL_TIM_PWM_Start+0x5c>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f000 808a 	beq.w	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	2b04      	cmp	r3, #4
 8005d16:	f000 8086 	beq.w	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	2b08      	cmp	r3, #8
 8005d1e:	f000 8082 	beq.w	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	2b0c      	cmp	r3, #12
 8005d26:	d07e      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a70      	ldr	r2, [pc, #448]	; (8005ef0 <HAL_TIM_PWM_Start+0x224>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d10b      	bne.n	8005d4a <HAL_TIM_PWM_Start+0x7e>
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d076      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	2b04      	cmp	r3, #4
 8005d3c:	d073      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d070      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	2b0c      	cmp	r3, #12
 8005d48:	d06d      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a69      	ldr	r2, [pc, #420]	; (8005ef4 <HAL_TIM_PWM_Start+0x228>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d10b      	bne.n	8005d6c <HAL_TIM_PWM_Start+0xa0>
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d065      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b04      	cmp	r3, #4
 8005d5e:	d062      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	2b08      	cmp	r3, #8
 8005d64:	d05f      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	2b0c      	cmp	r3, #12
 8005d6a:	d05c      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a61      	ldr	r2, [pc, #388]	; (8005ef8 <HAL_TIM_PWM_Start+0x22c>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d10b      	bne.n	8005d8e <HAL_TIM_PWM_Start+0xc2>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d054      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	2b04      	cmp	r3, #4
 8005d80:	d051      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	2b08      	cmp	r3, #8
 8005d86:	d04e      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	2b0c      	cmp	r3, #12
 8005d8c:	d04b      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a5a      	ldr	r2, [pc, #360]	; (8005efc <HAL_TIM_PWM_Start+0x230>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d10b      	bne.n	8005db0 <HAL_TIM_PWM_Start+0xe4>
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d043      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	2b04      	cmp	r3, #4
 8005da2:	d040      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	2b08      	cmp	r3, #8
 8005da8:	d03d      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	2b0c      	cmp	r3, #12
 8005dae:	d03a      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a52      	ldr	r2, [pc, #328]	; (8005f00 <HAL_TIM_PWM_Start+0x234>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d105      	bne.n	8005dc6 <HAL_TIM_PWM_Start+0xfa>
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d032      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	2b04      	cmp	r3, #4
 8005dc4:	d02f      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a4e      	ldr	r2, [pc, #312]	; (8005f04 <HAL_TIM_PWM_Start+0x238>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d102      	bne.n	8005dd6 <HAL_TIM_PWM_Start+0x10a>
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d027      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a4b      	ldr	r2, [pc, #300]	; (8005f08 <HAL_TIM_PWM_Start+0x23c>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d102      	bne.n	8005de6 <HAL_TIM_PWM_Start+0x11a>
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d01f      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a48      	ldr	r2, [pc, #288]	; (8005f0c <HAL_TIM_PWM_Start+0x240>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d105      	bne.n	8005dfc <HAL_TIM_PWM_Start+0x130>
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d017      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	2b04      	cmp	r3, #4
 8005dfa:	d014      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a43      	ldr	r2, [pc, #268]	; (8005f10 <HAL_TIM_PWM_Start+0x244>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d102      	bne.n	8005e0c <HAL_TIM_PWM_Start+0x140>
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00c      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a40      	ldr	r2, [pc, #256]	; (8005f14 <HAL_TIM_PWM_Start+0x248>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d102      	bne.n	8005e1c <HAL_TIM_PWM_Start+0x150>
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d004      	beq.n	8005e26 <HAL_TIM_PWM_Start+0x15a>
 8005e1c:	f240 51af 	movw	r1, #1455	; 0x5af
 8005e20:	483d      	ldr	r0, [pc, #244]	; (8005f18 <HAL_TIM_PWM_Start+0x24c>)
 8005e22:	f7fc f846 	bl	8001eb2 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d109      	bne.n	8005e40 <HAL_TIM_PWM_Start+0x174>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	bf14      	ite	ne
 8005e38:	2301      	movne	r3, #1
 8005e3a:	2300      	moveq	r3, #0
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	e022      	b.n	8005e86 <HAL_TIM_PWM_Start+0x1ba>
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	2b04      	cmp	r3, #4
 8005e44:	d109      	bne.n	8005e5a <HAL_TIM_PWM_Start+0x18e>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	bf14      	ite	ne
 8005e52:	2301      	movne	r3, #1
 8005e54:	2300      	moveq	r3, #0
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	e015      	b.n	8005e86 <HAL_TIM_PWM_Start+0x1ba>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	2b08      	cmp	r3, #8
 8005e5e:	d109      	bne.n	8005e74 <HAL_TIM_PWM_Start+0x1a8>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	bf14      	ite	ne
 8005e6c:	2301      	movne	r3, #1
 8005e6e:	2300      	moveq	r3, #0
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	e008      	b.n	8005e86 <HAL_TIM_PWM_Start+0x1ba>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	bf14      	ite	ne
 8005e80:	2301      	movne	r3, #1
 8005e82:	2300      	moveq	r3, #0
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <HAL_TIM_PWM_Start+0x1c2>
  {
    return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e094      	b.n	8005fb8 <HAL_TIM_PWM_Start+0x2ec>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d104      	bne.n	8005e9e <HAL_TIM_PWM_Start+0x1d2>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e9c:	e013      	b.n	8005ec6 <HAL_TIM_PWM_Start+0x1fa>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	2b04      	cmp	r3, #4
 8005ea2:	d104      	bne.n	8005eae <HAL_TIM_PWM_Start+0x1e2>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2202      	movs	r2, #2
 8005ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005eac:	e00b      	b.n	8005ec6 <HAL_TIM_PWM_Start+0x1fa>
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	2b08      	cmp	r3, #8
 8005eb2:	d104      	bne.n	8005ebe <HAL_TIM_PWM_Start+0x1f2>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2202      	movs	r2, #2
 8005eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ebc:	e003      	b.n	8005ec6 <HAL_TIM_PWM_Start+0x1fa>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2202      	movs	r2, #2
 8005ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	6839      	ldr	r1, [r7, #0]
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f001 fc28 	bl	8007724 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a04      	ldr	r2, [pc, #16]	; (8005eec <HAL_TIM_PWM_Start+0x220>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d004      	beq.n	8005ee8 <HAL_TIM_PWM_Start+0x21c>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a06      	ldr	r2, [pc, #24]	; (8005efc <HAL_TIM_PWM_Start+0x230>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d119      	bne.n	8005f1c <HAL_TIM_PWM_Start+0x250>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e018      	b.n	8005f1e <HAL_TIM_PWM_Start+0x252>
 8005eec:	40010000 	.word	0x40010000
 8005ef0:	40000400 	.word	0x40000400
 8005ef4:	40000800 	.word	0x40000800
 8005ef8:	40000c00 	.word	0x40000c00
 8005efc:	40010400 	.word	0x40010400
 8005f00:	40014000 	.word	0x40014000
 8005f04:	40014400 	.word	0x40014400
 8005f08:	40014800 	.word	0x40014800
 8005f0c:	40001800 	.word	0x40001800
 8005f10:	40001c00 	.word	0x40001c00
 8005f14:	40002000 	.word	0x40002000
 8005f18:	08009908 	.word	0x08009908
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d007      	beq.n	8005f32 <HAL_TIM_PWM_Start+0x266>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a22      	ldr	r2, [pc, #136]	; (8005fc0 <HAL_TIM_PWM_Start+0x2f4>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d022      	beq.n	8005f82 <HAL_TIM_PWM_Start+0x2b6>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f44:	d01d      	beq.n	8005f82 <HAL_TIM_PWM_Start+0x2b6>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a1e      	ldr	r2, [pc, #120]	; (8005fc4 <HAL_TIM_PWM_Start+0x2f8>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d018      	beq.n	8005f82 <HAL_TIM_PWM_Start+0x2b6>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a1c      	ldr	r2, [pc, #112]	; (8005fc8 <HAL_TIM_PWM_Start+0x2fc>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d013      	beq.n	8005f82 <HAL_TIM_PWM_Start+0x2b6>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a1b      	ldr	r2, [pc, #108]	; (8005fcc <HAL_TIM_PWM_Start+0x300>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d00e      	beq.n	8005f82 <HAL_TIM_PWM_Start+0x2b6>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a19      	ldr	r2, [pc, #100]	; (8005fd0 <HAL_TIM_PWM_Start+0x304>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d009      	beq.n	8005f82 <HAL_TIM_PWM_Start+0x2b6>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a18      	ldr	r2, [pc, #96]	; (8005fd4 <HAL_TIM_PWM_Start+0x308>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d004      	beq.n	8005f82 <HAL_TIM_PWM_Start+0x2b6>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a16      	ldr	r2, [pc, #88]	; (8005fd8 <HAL_TIM_PWM_Start+0x30c>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d111      	bne.n	8005fa6 <HAL_TIM_PWM_Start+0x2da>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f003 0307 	and.w	r3, r3, #7
 8005f8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2b06      	cmp	r3, #6
 8005f92:	d010      	beq.n	8005fb6 <HAL_TIM_PWM_Start+0x2ea>
    {
      __HAL_TIM_ENABLE(htim);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f042 0201 	orr.w	r2, r2, #1
 8005fa2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa4:	e007      	b.n	8005fb6 <HAL_TIM_PWM_Start+0x2ea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f042 0201 	orr.w	r2, r2, #1
 8005fb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3710      	adds	r7, #16
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	40010000 	.word	0x40010000
 8005fc4:	40000400 	.word	0x40000400
 8005fc8:	40000800 	.word	0x40000800
 8005fcc:	40000c00 	.word	0x40000c00
 8005fd0:	40010400 	.word	0x40010400
 8005fd4:	40014000 	.word	0x40014000
 8005fd8:	40001800 	.word	0x40001800

08005fdc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b086      	sub	sp, #24
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d101      	bne.n	8005ff0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	e198      	b.n	8006322 <HAL_TIM_Encoder_Init+0x346>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a7d      	ldr	r2, [pc, #500]	; (80061ec <HAL_TIM_Encoder_Init+0x210>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d027      	beq.n	800604a <HAL_TIM_Encoder_Init+0x6e>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006002:	d022      	beq.n	800604a <HAL_TIM_Encoder_Init+0x6e>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a79      	ldr	r2, [pc, #484]	; (80061f0 <HAL_TIM_Encoder_Init+0x214>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d01d      	beq.n	800604a <HAL_TIM_Encoder_Init+0x6e>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a78      	ldr	r2, [pc, #480]	; (80061f4 <HAL_TIM_Encoder_Init+0x218>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d018      	beq.n	800604a <HAL_TIM_Encoder_Init+0x6e>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a76      	ldr	r2, [pc, #472]	; (80061f8 <HAL_TIM_Encoder_Init+0x21c>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d013      	beq.n	800604a <HAL_TIM_Encoder_Init+0x6e>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a75      	ldr	r2, [pc, #468]	; (80061fc <HAL_TIM_Encoder_Init+0x220>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d00e      	beq.n	800604a <HAL_TIM_Encoder_Init+0x6e>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a73      	ldr	r2, [pc, #460]	; (8006200 <HAL_TIM_Encoder_Init+0x224>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d009      	beq.n	800604a <HAL_TIM_Encoder_Init+0x6e>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a72      	ldr	r2, [pc, #456]	; (8006204 <HAL_TIM_Encoder_Init+0x228>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d004      	beq.n	800604a <HAL_TIM_Encoder_Init+0x6e>
 8006040:	f640 31d1 	movw	r1, #3025	; 0xbd1
 8006044:	4870      	ldr	r0, [pc, #448]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 8006046:	f7fb ff34 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d014      	beq.n	800607c <HAL_TIM_Encoder_Init+0xa0>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	2b10      	cmp	r3, #16
 8006058:	d010      	beq.n	800607c <HAL_TIM_Encoder_Init+0xa0>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	2b20      	cmp	r3, #32
 8006060:	d00c      	beq.n	800607c <HAL_TIM_Encoder_Init+0xa0>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	2b40      	cmp	r3, #64	; 0x40
 8006068:	d008      	beq.n	800607c <HAL_TIM_Encoder_Init+0xa0>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	2b60      	cmp	r3, #96	; 0x60
 8006070:	d004      	beq.n	800607c <HAL_TIM_Encoder_Init+0xa0>
 8006072:	f640 31d2 	movw	r1, #3026	; 0xbd2
 8006076:	4864      	ldr	r0, [pc, #400]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 8006078:	f7fb ff1b 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00e      	beq.n	80060a2 <HAL_TIM_Encoder_Init+0xc6>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800608c:	d009      	beq.n	80060a2 <HAL_TIM_Encoder_Init+0xc6>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006096:	d004      	beq.n	80060a2 <HAL_TIM_Encoder_Init+0xc6>
 8006098:	f640 31d3 	movw	r1, #3027	; 0xbd3
 800609c:	485a      	ldr	r0, [pc, #360]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 800609e:	f7fb ff08 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d008      	beq.n	80060bc <HAL_TIM_Encoder_Init+0xe0>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	2b80      	cmp	r3, #128	; 0x80
 80060b0:	d004      	beq.n	80060bc <HAL_TIM_Encoder_Init+0xe0>
 80060b2:	f640 31d4 	movw	r1, #3028	; 0xbd4
 80060b6:	4854      	ldr	r0, [pc, #336]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 80060b8:	f7fb fefb 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d00c      	beq.n	80060de <HAL_TIM_Encoder_Init+0x102>
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d008      	beq.n	80060de <HAL_TIM_Encoder_Init+0x102>
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2b03      	cmp	r3, #3
 80060d2:	d004      	beq.n	80060de <HAL_TIM_Encoder_Init+0x102>
 80060d4:	f640 31d5 	movw	r1, #3029	; 0xbd5
 80060d8:	484b      	ldr	r0, [pc, #300]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 80060da:	f7fb feea 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d00c      	beq.n	8006100 <HAL_TIM_Encoder_Init+0x124>
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d008      	beq.n	8006100 <HAL_TIM_Encoder_Init+0x124>
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	2b03      	cmp	r3, #3
 80060f4:	d004      	beq.n	8006100 <HAL_TIM_Encoder_Init+0x124>
 80060f6:	f640 31d6 	movw	r1, #3030	; 0xbd6
 80060fa:	4843      	ldr	r0, [pc, #268]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 80060fc:	f7fb fed9 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	699b      	ldr	r3, [r3, #24]
 8006104:	2b01      	cmp	r3, #1
 8006106:	d00c      	beq.n	8006122 <HAL_TIM_Encoder_Init+0x146>
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	699b      	ldr	r3, [r3, #24]
 800610c:	2b02      	cmp	r3, #2
 800610e:	d008      	beq.n	8006122 <HAL_TIM_Encoder_Init+0x146>
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	2b03      	cmp	r3, #3
 8006116:	d004      	beq.n	8006122 <HAL_TIM_Encoder_Init+0x146>
 8006118:	f640 31d7 	movw	r1, #3031	; 0xbd7
 800611c:	483a      	ldr	r0, [pc, #232]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 800611e:	f7fb fec8 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d008      	beq.n	800613c <HAL_TIM_Encoder_Init+0x160>
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	2b02      	cmp	r3, #2
 8006130:	d004      	beq.n	800613c <HAL_TIM_Encoder_Init+0x160>
 8006132:	f640 31d8 	movw	r1, #3032	; 0xbd8
 8006136:	4834      	ldr	r0, [pc, #208]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 8006138:	f7fb febb 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	695b      	ldr	r3, [r3, #20]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d008      	beq.n	8006156 <HAL_TIM_Encoder_Init+0x17a>
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	2b02      	cmp	r3, #2
 800614a:	d004      	beq.n	8006156 <HAL_TIM_Encoder_Init+0x17a>
 800614c:	f640 31d9 	movw	r1, #3033	; 0xbd9
 8006150:	482d      	ldr	r0, [pc, #180]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 8006152:	f7fb feae 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d010      	beq.n	8006180 <HAL_TIM_Encoder_Init+0x1a4>
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	2b04      	cmp	r3, #4
 8006164:	d00c      	beq.n	8006180 <HAL_TIM_Encoder_Init+0x1a4>
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	2b08      	cmp	r3, #8
 800616c:	d008      	beq.n	8006180 <HAL_TIM_Encoder_Init+0x1a4>
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	2b0c      	cmp	r3, #12
 8006174:	d004      	beq.n	8006180 <HAL_TIM_Encoder_Init+0x1a4>
 8006176:	f640 31da 	movw	r1, #3034	; 0xbda
 800617a:	4823      	ldr	r0, [pc, #140]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 800617c:	f7fb fe99 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	69db      	ldr	r3, [r3, #28]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d010      	beq.n	80061aa <HAL_TIM_Encoder_Init+0x1ce>
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	69db      	ldr	r3, [r3, #28]
 800618c:	2b04      	cmp	r3, #4
 800618e:	d00c      	beq.n	80061aa <HAL_TIM_Encoder_Init+0x1ce>
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	69db      	ldr	r3, [r3, #28]
 8006194:	2b08      	cmp	r3, #8
 8006196:	d008      	beq.n	80061aa <HAL_TIM_Encoder_Init+0x1ce>
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	69db      	ldr	r3, [r3, #28]
 800619c:	2b0c      	cmp	r3, #12
 800619e:	d004      	beq.n	80061aa <HAL_TIM_Encoder_Init+0x1ce>
 80061a0:	f640 31db 	movw	r1, #3035	; 0xbdb
 80061a4:	4818      	ldr	r0, [pc, #96]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 80061a6:	f7fb fe84 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	2b0f      	cmp	r3, #15
 80061b0:	d904      	bls.n	80061bc <HAL_TIM_Encoder_Init+0x1e0>
 80061b2:	f640 31dc 	movw	r1, #3036	; 0xbdc
 80061b6:	4814      	ldr	r0, [pc, #80]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 80061b8:	f7fb fe7b 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	6a1b      	ldr	r3, [r3, #32]
 80061c0:	2b0f      	cmp	r3, #15
 80061c2:	d904      	bls.n	80061ce <HAL_TIM_Encoder_Init+0x1f2>
 80061c4:	f640 31dd 	movw	r1, #3037	; 0xbdd
 80061c8:	480f      	ldr	r0, [pc, #60]	; (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 80061ca:	f7fb fe72 	bl	8001eb2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d118      	bne.n	800620c <HAL_TIM_Encoder_Init+0x230>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f7fc f968 	bl	80024b8 <HAL_TIM_Encoder_MspInit>
 80061e8:	e010      	b.n	800620c <HAL_TIM_Encoder_Init+0x230>
 80061ea:	bf00      	nop
 80061ec:	40010000 	.word	0x40010000
 80061f0:	40000400 	.word	0x40000400
 80061f4:	40000800 	.word	0x40000800
 80061f8:	40000c00 	.word	0x40000c00
 80061fc:	40010400 	.word	0x40010400
 8006200:	40014000 	.word	0x40014000
 8006204:	40001800 	.word	0x40001800
 8006208:	08009908 	.word	0x08009908
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2202      	movs	r2, #2
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	6812      	ldr	r2, [r2, #0]
 800621e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006222:	f023 0307 	bic.w	r3, r3, #7
 8006226:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	3304      	adds	r3, #4
 8006230:	4619      	mov	r1, r3
 8006232:	4610      	mov	r0, r2
 8006234:	f000 ff02 	bl	800703c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	4313      	orrs	r3, r2
 8006258:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006260:	f023 0303 	bic.w	r3, r3, #3
 8006264:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	689a      	ldr	r2, [r3, #8]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	021b      	lsls	r3, r3, #8
 8006270:	4313      	orrs	r3, r2
 8006272:	693a      	ldr	r2, [r7, #16]
 8006274:	4313      	orrs	r3, r2
 8006276:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800627e:	f023 030c 	bic.w	r3, r3, #12
 8006282:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800628a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800628e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	68da      	ldr	r2, [r3, #12]
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	69db      	ldr	r3, [r3, #28]
 8006298:	021b      	lsls	r3, r3, #8
 800629a:	4313      	orrs	r3, r2
 800629c:	693a      	ldr	r2, [r7, #16]
 800629e:	4313      	orrs	r3, r2
 80062a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	011a      	lsls	r2, r3, #4
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	031b      	lsls	r3, r3, #12
 80062ae:	4313      	orrs	r3, r2
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80062bc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80062c4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	685a      	ldr	r2, [r3, #4]
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	011b      	lsls	r3, r3, #4
 80062d0:	4313      	orrs	r3, r2
 80062d2:	68fa      	ldr	r2, [r7, #12]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	697a      	ldr	r2, [r7, #20]
 80062de:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	693a      	ldr	r2, [r7, #16]
 80062e6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3718      	adds	r7, #24
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop

0800632c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	691b      	ldr	r3, [r3, #16]
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b02      	cmp	r3, #2
 8006340:	d122      	bne.n	8006388 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	f003 0302 	and.w	r3, r3, #2
 800634c:	2b02      	cmp	r3, #2
 800634e:	d11b      	bne.n	8006388 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f06f 0202 	mvn.w	r2, #2
 8006358:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	f003 0303 	and.w	r3, r3, #3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 fe46 	bl	8007000 <HAL_TIM_IC_CaptureCallback>
 8006374:	e005      	b.n	8006382 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 fe38 	bl	8006fec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 fe49 	bl	8007014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	f003 0304 	and.w	r3, r3, #4
 8006392:	2b04      	cmp	r3, #4
 8006394:	d122      	bne.n	80063dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b04      	cmp	r3, #4
 80063a2:	d11b      	bne.n	80063dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f06f 0204 	mvn.w	r2, #4
 80063ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2202      	movs	r2, #2
 80063b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d003      	beq.n	80063ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fe1c 	bl	8007000 <HAL_TIM_IC_CaptureCallback>
 80063c8:	e005      	b.n	80063d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f000 fe0e 	bl	8006fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 fe1f 	bl	8007014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	f003 0308 	and.w	r3, r3, #8
 80063e6:	2b08      	cmp	r3, #8
 80063e8:	d122      	bne.n	8006430 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	f003 0308 	and.w	r3, r3, #8
 80063f4:	2b08      	cmp	r3, #8
 80063f6:	d11b      	bne.n	8006430 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f06f 0208 	mvn.w	r2, #8
 8006400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2204      	movs	r2, #4
 8006406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	f003 0303 	and.w	r3, r3, #3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 fdf2 	bl	8007000 <HAL_TIM_IC_CaptureCallback>
 800641c:	e005      	b.n	800642a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 fde4 	bl	8006fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 fdf5 	bl	8007014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	f003 0310 	and.w	r3, r3, #16
 800643a:	2b10      	cmp	r3, #16
 800643c:	d122      	bne.n	8006484 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	f003 0310 	and.w	r3, r3, #16
 8006448:	2b10      	cmp	r3, #16
 800644a:	d11b      	bne.n	8006484 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f06f 0210 	mvn.w	r2, #16
 8006454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2208      	movs	r2, #8
 800645a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fdc8 	bl	8007000 <HAL_TIM_IC_CaptureCallback>
 8006470:	e005      	b.n	800647e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 fdba 	bl	8006fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 fdcb 	bl	8007014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	691b      	ldr	r3, [r3, #16]
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b01      	cmp	r3, #1
 8006490:	d10e      	bne.n	80064b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	f003 0301 	and.w	r3, r3, #1
 800649c:	2b01      	cmp	r3, #1
 800649e:	d107      	bne.n	80064b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f06f 0201 	mvn.w	r2, #1
 80064a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f7fa fe80 	bl	80011b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064ba:	2b80      	cmp	r3, #128	; 0x80
 80064bc:	d10e      	bne.n	80064dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c8:	2b80      	cmp	r3, #128	; 0x80
 80064ca:	d107      	bne.n	80064dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80064d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f001 fb5c 	bl	8007b94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064e6:	2b40      	cmp	r3, #64	; 0x40
 80064e8:	d10e      	bne.n	8006508 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f4:	2b40      	cmp	r3, #64	; 0x40
 80064f6:	d107      	bne.n	8006508 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 fd90 	bl	8007028 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	f003 0320 	and.w	r3, r3, #32
 8006512:	2b20      	cmp	r3, #32
 8006514:	d10e      	bne.n	8006534 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	f003 0320 	and.w	r3, r3, #32
 8006520:	2b20      	cmp	r3, #32
 8006522:	d107      	bne.n	8006534 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f06f 0220 	mvn.w	r2, #32
 800652c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f001 fb26 	bl	8007b80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006534:	bf00      	nop
 8006536:	3708      	adds	r7, #8
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006548:	2300      	movs	r3, #0
 800654a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d010      	beq.n	8006574 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2b04      	cmp	r3, #4
 8006556:	d00d      	beq.n	8006574 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b08      	cmp	r3, #8
 800655c:	d00a      	beq.n	8006574 <HAL_TIM_PWM_ConfigChannel+0x38>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2b0c      	cmp	r3, #12
 8006562:	d007      	beq.n	8006574 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2b3c      	cmp	r3, #60	; 0x3c
 8006568:	d004      	beq.n	8006574 <HAL_TIM_PWM_ConfigChannel+0x38>
 800656a:	f241 0177 	movw	r1, #4215	; 0x1077
 800656e:	4883      	ldr	r0, [pc, #524]	; (800677c <HAL_TIM_PWM_ConfigChannel+0x240>)
 8006570:	f7fb fc9f 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2b60      	cmp	r3, #96	; 0x60
 800657a:	d008      	beq.n	800658e <HAL_TIM_PWM_ConfigChannel+0x52>
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b70      	cmp	r3, #112	; 0x70
 8006582:	d004      	beq.n	800658e <HAL_TIM_PWM_ConfigChannel+0x52>
 8006584:	f241 0178 	movw	r1, #4216	; 0x1078
 8006588:	487c      	ldr	r0, [pc, #496]	; (800677c <HAL_TIM_PWM_ConfigChannel+0x240>)
 800658a:	f7fb fc92 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d008      	beq.n	80065a8 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	2b02      	cmp	r3, #2
 800659c:	d004      	beq.n	80065a8 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800659e:	f241 0179 	movw	r1, #4217	; 0x1079
 80065a2:	4876      	ldr	r0, [pc, #472]	; (800677c <HAL_TIM_PWM_ConfigChannel+0x240>)
 80065a4:	f7fb fc85 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d008      	beq.n	80065c2 <HAL_TIM_PWM_ConfigChannel+0x86>
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	691b      	ldr	r3, [r3, #16]
 80065b4:	2b04      	cmp	r3, #4
 80065b6:	d004      	beq.n	80065c2 <HAL_TIM_PWM_ConfigChannel+0x86>
 80065b8:	f241 017a 	movw	r1, #4218	; 0x107a
 80065bc:	486f      	ldr	r0, [pc, #444]	; (800677c <HAL_TIM_PWM_ConfigChannel+0x240>)
 80065be:	f7fb fc78 	bl	8001eb2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d101      	bne.n	80065d0 <HAL_TIM_PWM_ConfigChannel+0x94>
 80065cc:	2302      	movs	r3, #2
 80065ce:	e17c      	b.n	80068ca <HAL_TIM_PWM_ConfigChannel+0x38e>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2b0c      	cmp	r3, #12
 80065dc:	f200 816d 	bhi.w	80068ba <HAL_TIM_PWM_ConfigChannel+0x37e>
 80065e0:	a201      	add	r2, pc, #4	; (adr r2, 80065e8 <HAL_TIM_PWM_ConfigChannel+0xac>)
 80065e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065e6:	bf00      	nop
 80065e8:	0800661d 	.word	0x0800661d
 80065ec:	080068bb 	.word	0x080068bb
 80065f0:	080068bb 	.word	0x080068bb
 80065f4:	080068bb 	.word	0x080068bb
 80065f8:	080066df 	.word	0x080066df
 80065fc:	080068bb 	.word	0x080068bb
 8006600:	080068bb 	.word	0x080068bb
 8006604:	080068bb 	.word	0x080068bb
 8006608:	080067ad 	.word	0x080067ad
 800660c:	080068bb 	.word	0x080068bb
 8006610:	080068bb 	.word	0x080068bb
 8006614:	080068bb 	.word	0x080068bb
 8006618:	08006833 	.word	0x08006833
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a57      	ldr	r2, [pc, #348]	; (8006780 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d03b      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800662e:	d036      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a53      	ldr	r2, [pc, #332]	; (8006784 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d031      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a52      	ldr	r2, [pc, #328]	; (8006788 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d02c      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a50      	ldr	r2, [pc, #320]	; (800678c <HAL_TIM_PWM_ConfigChannel+0x250>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d027      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a4f      	ldr	r2, [pc, #316]	; (8006790 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d022      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a4d      	ldr	r2, [pc, #308]	; (8006794 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d01d      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a4c      	ldr	r2, [pc, #304]	; (8006798 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d018      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a4a      	ldr	r2, [pc, #296]	; (800679c <HAL_TIM_PWM_ConfigChannel+0x260>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d013      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a49      	ldr	r2, [pc, #292]	; (80067a0 <HAL_TIM_PWM_ConfigChannel+0x264>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d00e      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a47      	ldr	r2, [pc, #284]	; (80067a4 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d009      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a46      	ldr	r2, [pc, #280]	; (80067a8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d004      	beq.n	800669e <HAL_TIM_PWM_ConfigChannel+0x162>
 8006694:	f241 0184 	movw	r1, #4228	; 0x1084
 8006698:	4838      	ldr	r0, [pc, #224]	; (800677c <HAL_TIM_PWM_ConfigChannel+0x240>)
 800669a:	f7fb fc0a 	bl	8001eb2 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	68b9      	ldr	r1, [r7, #8]
 80066a4:	4618      	mov	r0, r3
 80066a6:	f000 fd69 	bl	800717c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	699a      	ldr	r2, [r3, #24]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f042 0208 	orr.w	r2, r2, #8
 80066b8:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	699a      	ldr	r2, [r3, #24]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f022 0204 	bic.w	r2, r2, #4
 80066c8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6999      	ldr	r1, [r3, #24]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	691a      	ldr	r2, [r3, #16]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	430a      	orrs	r2, r1
 80066da:	619a      	str	r2, [r3, #24]
      break;
 80066dc:	e0f0      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a27      	ldr	r2, [pc, #156]	; (8006780 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d027      	beq.n	8006738 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066f0:	d022      	beq.n	8006738 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a23      	ldr	r2, [pc, #140]	; (8006784 <HAL_TIM_PWM_ConfigChannel+0x248>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d01d      	beq.n	8006738 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a21      	ldr	r2, [pc, #132]	; (8006788 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d018      	beq.n	8006738 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a20      	ldr	r2, [pc, #128]	; (800678c <HAL_TIM_PWM_ConfigChannel+0x250>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d013      	beq.n	8006738 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a1e      	ldr	r2, [pc, #120]	; (8006790 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d00e      	beq.n	8006738 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a1d      	ldr	r2, [pc, #116]	; (8006794 <HAL_TIM_PWM_ConfigChannel+0x258>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d009      	beq.n	8006738 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a1d      	ldr	r2, [pc, #116]	; (80067a0 <HAL_TIM_PWM_ConfigChannel+0x264>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d004      	beq.n	8006738 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800672e:	f241 0195 	movw	r1, #4245	; 0x1095
 8006732:	4812      	ldr	r0, [pc, #72]	; (800677c <HAL_TIM_PWM_ConfigChannel+0x240>)
 8006734:	f7fb fbbd 	bl	8001eb2 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68b9      	ldr	r1, [r7, #8]
 800673e:	4618      	mov	r0, r3
 8006740:	f000 fdb6 	bl	80072b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	699a      	ldr	r2, [r3, #24]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006752:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699a      	ldr	r2, [r3, #24]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006762:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	6999      	ldr	r1, [r3, #24]
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	021a      	lsls	r2, r3, #8
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	430a      	orrs	r2, r1
 8006776:	619a      	str	r2, [r3, #24]
      break;
 8006778:	e0a2      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x384>
 800677a:	bf00      	nop
 800677c:	08009908 	.word	0x08009908
 8006780:	40010000 	.word	0x40010000
 8006784:	40000400 	.word	0x40000400
 8006788:	40000800 	.word	0x40000800
 800678c:	40000c00 	.word	0x40000c00
 8006790:	40010400 	.word	0x40010400
 8006794:	40014000 	.word	0x40014000
 8006798:	40014400 	.word	0x40014400
 800679c:	40014800 	.word	0x40014800
 80067a0:	40001800 	.word	0x40001800
 80067a4:	40001c00 	.word	0x40001c00
 80067a8:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a48      	ldr	r2, [pc, #288]	; (80068d4 <HAL_TIM_PWM_ConfigChannel+0x398>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d01d      	beq.n	80067f2 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067be:	d018      	beq.n	80067f2 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a44      	ldr	r2, [pc, #272]	; (80068d8 <HAL_TIM_PWM_ConfigChannel+0x39c>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d013      	beq.n	80067f2 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a43      	ldr	r2, [pc, #268]	; (80068dc <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d00e      	beq.n	80067f2 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a41      	ldr	r2, [pc, #260]	; (80068e0 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d009      	beq.n	80067f2 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a40      	ldr	r2, [pc, #256]	; (80068e4 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d004      	beq.n	80067f2 <HAL_TIM_PWM_ConfigChannel+0x2b6>
 80067e8:	f241 01a6 	movw	r1, #4262	; 0x10a6
 80067ec:	483e      	ldr	r0, [pc, #248]	; (80068e8 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 80067ee:	f7fb fb60 	bl	8001eb2 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	68b9      	ldr	r1, [r7, #8]
 80067f8:	4618      	mov	r0, r3
 80067fa:	f000 fdf7 	bl	80073ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	69da      	ldr	r2, [r3, #28]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f042 0208 	orr.w	r2, r2, #8
 800680c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	69da      	ldr	r2, [r3, #28]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f022 0204 	bic.w	r2, r2, #4
 800681c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	69d9      	ldr	r1, [r3, #28]
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	691a      	ldr	r2, [r3, #16]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	430a      	orrs	r2, r1
 800682e:	61da      	str	r2, [r3, #28]
      break;
 8006830:	e046      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a27      	ldr	r2, [pc, #156]	; (80068d4 <HAL_TIM_PWM_ConfigChannel+0x398>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d01d      	beq.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006844:	d018      	beq.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x33c>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a23      	ldr	r2, [pc, #140]	; (80068d8 <HAL_TIM_PWM_ConfigChannel+0x39c>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d013      	beq.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x33c>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a21      	ldr	r2, [pc, #132]	; (80068dc <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d00e      	beq.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a20      	ldr	r2, [pc, #128]	; (80068e0 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d009      	beq.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x33c>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a1e      	ldr	r2, [pc, #120]	; (80068e4 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d004      	beq.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800686e:	f241 01b7 	movw	r1, #4279	; 0x10b7
 8006872:	481d      	ldr	r0, [pc, #116]	; (80068e8 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8006874:	f7fb fb1d 	bl	8001eb2 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68b9      	ldr	r1, [r7, #8]
 800687e:	4618      	mov	r0, r3
 8006880:	f000 fe52 	bl	8007528 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	69da      	ldr	r2, [r3, #28]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006892:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	69da      	ldr	r2, [r3, #28]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068a2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	69d9      	ldr	r1, [r3, #28]
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	021a      	lsls	r2, r3, #8
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	430a      	orrs	r2, r1
 80068b6:	61da      	str	r2, [r3, #28]
      break;
 80068b8:	e002      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      status = HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	75fb      	strb	r3, [r7, #23]
      break;
 80068be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80068c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	40010000 	.word	0x40010000
 80068d8:	40000400 	.word	0x40000400
 80068dc:	40000800 	.word	0x40000800
 80068e0:	40000c00 	.word	0x40000c00
 80068e4:	40010400 	.word	0x40010400
 80068e8:	08009908 	.word	0x08009908

080068ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068f6:	2300      	movs	r3, #0
 80068f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006900:	2b01      	cmp	r3, #1
 8006902:	d101      	bne.n	8006908 <HAL_TIM_ConfigClockSource+0x1c>
 8006904:	2302      	movs	r3, #2
 8006906:	e35c      	b.n	8006fc2 <HAL_TIM_ConfigClockSource+0x6d6>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2201      	movs	r2, #1
 800690c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2202      	movs	r2, #2
 8006914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006920:	d029      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800692a:	d024      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d020      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	2b10      	cmp	r3, #16
 800693a:	d01c      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2b20      	cmp	r3, #32
 8006942:	d018      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	2b30      	cmp	r3, #48	; 0x30
 800694a:	d014      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	2b40      	cmp	r3, #64	; 0x40
 8006952:	d010      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2b50      	cmp	r3, #80	; 0x50
 800695a:	d00c      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2b60      	cmp	r3, #96	; 0x60
 8006962:	d008      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2b70      	cmp	r3, #112	; 0x70
 800696a:	d004      	beq.n	8006976 <HAL_TIM_ConfigClockSource+0x8a>
 800696c:	f241 41bb 	movw	r1, #5307	; 0x14bb
 8006970:	4893      	ldr	r0, [pc, #588]	; (8006bc0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006972:	f7fb fa9e 	bl	8001eb2 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006984:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800698c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68ba      	ldr	r2, [r7, #8]
 8006994:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800699e:	f000 812b 	beq.w	8006bf8 <HAL_TIM_ConfigClockSource+0x30c>
 80069a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069a6:	f200 82ff 	bhi.w	8006fa8 <HAL_TIM_ConfigClockSource+0x6bc>
 80069aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069ae:	d02e      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x122>
 80069b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069b4:	f200 82f8 	bhi.w	8006fa8 <HAL_TIM_ConfigClockSource+0x6bc>
 80069b8:	2b70      	cmp	r3, #112	; 0x70
 80069ba:	f000 8082 	beq.w	8006ac2 <HAL_TIM_ConfigClockSource+0x1d6>
 80069be:	2b70      	cmp	r3, #112	; 0x70
 80069c0:	f200 82f2 	bhi.w	8006fa8 <HAL_TIM_ConfigClockSource+0x6bc>
 80069c4:	2b60      	cmp	r3, #96	; 0x60
 80069c6:	f000 81e8 	beq.w	8006d9a <HAL_TIM_ConfigClockSource+0x4ae>
 80069ca:	2b60      	cmp	r3, #96	; 0x60
 80069cc:	f200 82ec 	bhi.w	8006fa8 <HAL_TIM_ConfigClockSource+0x6bc>
 80069d0:	2b50      	cmp	r3, #80	; 0x50
 80069d2:	f000 8182 	beq.w	8006cda <HAL_TIM_ConfigClockSource+0x3ee>
 80069d6:	2b50      	cmp	r3, #80	; 0x50
 80069d8:	f200 82e6 	bhi.w	8006fa8 <HAL_TIM_ConfigClockSource+0x6bc>
 80069dc:	2b40      	cmp	r3, #64	; 0x40
 80069de:	f000 824d 	beq.w	8006e7c <HAL_TIM_ConfigClockSource+0x590>
 80069e2:	2b40      	cmp	r3, #64	; 0x40
 80069e4:	f200 82e0 	bhi.w	8006fa8 <HAL_TIM_ConfigClockSource+0x6bc>
 80069e8:	2b30      	cmp	r3, #48	; 0x30
 80069ea:	f000 82a7 	beq.w	8006f3c <HAL_TIM_ConfigClockSource+0x650>
 80069ee:	2b30      	cmp	r3, #48	; 0x30
 80069f0:	f200 82da 	bhi.w	8006fa8 <HAL_TIM_ConfigClockSource+0x6bc>
 80069f4:	2b20      	cmp	r3, #32
 80069f6:	f000 82a1 	beq.w	8006f3c <HAL_TIM_ConfigClockSource+0x650>
 80069fa:	2b20      	cmp	r3, #32
 80069fc:	f200 82d4 	bhi.w	8006fa8 <HAL_TIM_ConfigClockSource+0x6bc>
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f000 829b 	beq.w	8006f3c <HAL_TIM_ConfigClockSource+0x650>
 8006a06:	2b10      	cmp	r3, #16
 8006a08:	f000 8298 	beq.w	8006f3c <HAL_TIM_ConfigClockSource+0x650>
 8006a0c:	e2cc      	b.n	8006fa8 <HAL_TIM_ConfigClockSource+0x6bc>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a6c      	ldr	r2, [pc, #432]	; (8006bc4 <HAL_TIM_ConfigClockSource+0x2d8>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	f000 82ca 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a22:	f000 82c4 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a67      	ldr	r2, [pc, #412]	; (8006bc8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	f000 82be 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a65      	ldr	r2, [pc, #404]	; (8006bcc <HAL_TIM_ConfigClockSource+0x2e0>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	f000 82b8 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a63      	ldr	r2, [pc, #396]	; (8006bd0 <HAL_TIM_ConfigClockSource+0x2e4>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	f000 82b2 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a61      	ldr	r2, [pc, #388]	; (8006bd4 <HAL_TIM_ConfigClockSource+0x2e8>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	f000 82ac 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a5f      	ldr	r2, [pc, #380]	; (8006bd8 <HAL_TIM_ConfigClockSource+0x2ec>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	f000 82a6 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a5d      	ldr	r2, [pc, #372]	; (8006bdc <HAL_TIM_ConfigClockSource+0x2f0>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	f000 82a0 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a5b      	ldr	r2, [pc, #364]	; (8006be0 <HAL_TIM_ConfigClockSource+0x2f4>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	f000 829a 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a59      	ldr	r2, [pc, #356]	; (8006be4 <HAL_TIM_ConfigClockSource+0x2f8>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	f000 8294 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a57      	ldr	r2, [pc, #348]	; (8006be8 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	f000 828e 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a55      	ldr	r2, [pc, #340]	; (8006bec <HAL_TIM_ConfigClockSource+0x300>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	f000 8288 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a53      	ldr	r2, [pc, #332]	; (8006bf0 <HAL_TIM_ConfigClockSource+0x304>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	f000 8282 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a51      	ldr	r2, [pc, #324]	; (8006bf4 <HAL_TIM_ConfigClockSource+0x308>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	f000 827c 	beq.w	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
 8006ab6:	f241 41c7 	movw	r1, #5319	; 0x14c7
 8006aba:	4841      	ldr	r0, [pc, #260]	; (8006bc0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006abc:	f7fb f9f9 	bl	8001eb2 <assert_failed>
      break;
 8006ac0:	e275      	b.n	8006fae <HAL_TIM_ConfigClockSource+0x6c2>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a3f      	ldr	r2, [pc, #252]	; (8006bc4 <HAL_TIM_ConfigClockSource+0x2d8>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d027      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0x230>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ad4:	d022      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0x230>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a3b      	ldr	r2, [pc, #236]	; (8006bc8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d01d      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0x230>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a39      	ldr	r2, [pc, #228]	; (8006bcc <HAL_TIM_ConfigClockSource+0x2e0>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d018      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0x230>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a38      	ldr	r2, [pc, #224]	; (8006bd0 <HAL_TIM_ConfigClockSource+0x2e4>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d013      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0x230>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a38      	ldr	r2, [pc, #224]	; (8006bdc <HAL_TIM_ConfigClockSource+0x2f0>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d00e      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0x230>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a37      	ldr	r2, [pc, #220]	; (8006be0 <HAL_TIM_ConfigClockSource+0x2f4>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d009      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0x230>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a37      	ldr	r2, [pc, #220]	; (8006bec <HAL_TIM_ConfigClockSource+0x300>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d004      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0x230>
 8006b12:	f241 41ce 	movw	r1, #5326	; 0x14ce
 8006b16:	482a      	ldr	r0, [pc, #168]	; (8006bc0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006b18:	f7fb f9cb 	bl	8001eb2 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d013      	beq.n	8006b4c <HAL_TIM_ConfigClockSource+0x260>
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b2c:	d00e      	beq.n	8006b4c <HAL_TIM_ConfigClockSource+0x260>
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b36:	d009      	beq.n	8006b4c <HAL_TIM_ConfigClockSource+0x260>
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006b40:	d004      	beq.n	8006b4c <HAL_TIM_ConfigClockSource+0x260>
 8006b42:	f241 41d1 	movw	r1, #5329	; 0x14d1
 8006b46:	481e      	ldr	r0, [pc, #120]	; (8006bc0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006b48:	f7fb f9b3 	bl	8001eb2 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b54:	d014      	beq.n	8006b80 <HAL_TIM_ConfigClockSource+0x294>
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d010      	beq.n	8006b80 <HAL_TIM_ConfigClockSource+0x294>
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00c      	beq.n	8006b80 <HAL_TIM_ConfigClockSource+0x294>
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d008      	beq.n	8006b80 <HAL_TIM_ConfigClockSource+0x294>
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	2b0a      	cmp	r3, #10
 8006b74:	d004      	beq.n	8006b80 <HAL_TIM_ConfigClockSource+0x294>
 8006b76:	f241 41d2 	movw	r1, #5330	; 0x14d2
 8006b7a:	4811      	ldr	r0, [pc, #68]	; (8006bc0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006b7c:	f7fb f999 	bl	8001eb2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	2b0f      	cmp	r3, #15
 8006b86:	d904      	bls.n	8006b92 <HAL_TIM_ConfigClockSource+0x2a6>
 8006b88:	f241 41d3 	movw	r1, #5331	; 0x14d3
 8006b8c:	480c      	ldr	r0, [pc, #48]	; (8006bc0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006b8e:	f7fb f990 	bl	8001eb2 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6818      	ldr	r0, [r3, #0]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	6899      	ldr	r1, [r3, #8]
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	685a      	ldr	r2, [r3, #4]
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	f000 fd9f 	bl	80076e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006bb4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68ba      	ldr	r2, [r7, #8]
 8006bbc:	609a      	str	r2, [r3, #8]
      break;
 8006bbe:	e1f7      	b.n	8006fb0 <HAL_TIM_ConfigClockSource+0x6c4>
 8006bc0:	08009908 	.word	0x08009908
 8006bc4:	40010000 	.word	0x40010000
 8006bc8:	40000400 	.word	0x40000400
 8006bcc:	40000800 	.word	0x40000800
 8006bd0:	40000c00 	.word	0x40000c00
 8006bd4:	40001000 	.word	0x40001000
 8006bd8:	40001400 	.word	0x40001400
 8006bdc:	40010400 	.word	0x40010400
 8006be0:	40014000 	.word	0x40014000
 8006be4:	40014400 	.word	0x40014400
 8006be8:	40014800 	.word	0x40014800
 8006bec:	40001800 	.word	0x40001800
 8006bf0:	40001c00 	.word	0x40001c00
 8006bf4:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a97      	ldr	r2, [pc, #604]	; (8006e5c <HAL_TIM_ConfigClockSource+0x570>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d01d      	beq.n	8006c3e <HAL_TIM_ConfigClockSource+0x352>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c0a:	d018      	beq.n	8006c3e <HAL_TIM_ConfigClockSource+0x352>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a93      	ldr	r2, [pc, #588]	; (8006e60 <HAL_TIM_ConfigClockSource+0x574>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d013      	beq.n	8006c3e <HAL_TIM_ConfigClockSource+0x352>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a92      	ldr	r2, [pc, #584]	; (8006e64 <HAL_TIM_ConfigClockSource+0x578>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d00e      	beq.n	8006c3e <HAL_TIM_ConfigClockSource+0x352>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a90      	ldr	r2, [pc, #576]	; (8006e68 <HAL_TIM_ConfigClockSource+0x57c>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d009      	beq.n	8006c3e <HAL_TIM_ConfigClockSource+0x352>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a8f      	ldr	r2, [pc, #572]	; (8006e6c <HAL_TIM_ConfigClockSource+0x580>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d004      	beq.n	8006c3e <HAL_TIM_ConfigClockSource+0x352>
 8006c34:	f241 41e6 	movw	r1, #5350	; 0x14e6
 8006c38:	488d      	ldr	r0, [pc, #564]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006c3a:	f7fb f93a 	bl	8001eb2 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d013      	beq.n	8006c6e <HAL_TIM_ConfigClockSource+0x382>
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c4e:	d00e      	beq.n	8006c6e <HAL_TIM_ConfigClockSource+0x382>
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c58:	d009      	beq.n	8006c6e <HAL_TIM_ConfigClockSource+0x382>
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006c62:	d004      	beq.n	8006c6e <HAL_TIM_ConfigClockSource+0x382>
 8006c64:	f241 41e9 	movw	r1, #5353	; 0x14e9
 8006c68:	4881      	ldr	r0, [pc, #516]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006c6a:	f7fb f922 	bl	8001eb2 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c76:	d014      	beq.n	8006ca2 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d010      	beq.n	8006ca2 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00c      	beq.n	8006ca2 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d008      	beq.n	8006ca2 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	2b0a      	cmp	r3, #10
 8006c96:	d004      	beq.n	8006ca2 <HAL_TIM_ConfigClockSource+0x3b6>
 8006c98:	f241 41ea 	movw	r1, #5354	; 0x14ea
 8006c9c:	4874      	ldr	r0, [pc, #464]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006c9e:	f7fb f908 	bl	8001eb2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	2b0f      	cmp	r3, #15
 8006ca8:	d904      	bls.n	8006cb4 <HAL_TIM_ConfigClockSource+0x3c8>
 8006caa:	f241 41eb 	movw	r1, #5355	; 0x14eb
 8006cae:	4870      	ldr	r0, [pc, #448]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006cb0:	f7fb f8ff 	bl	8001eb2 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6818      	ldr	r0, [r3, #0]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	6899      	ldr	r1, [r3, #8]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f000 fd0e 	bl	80076e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	689a      	ldr	r2, [r3, #8]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cd6:	609a      	str	r2, [r3, #8]
      break;
 8006cd8:	e16a      	b.n	8006fb0 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a5f      	ldr	r2, [pc, #380]	; (8006e5c <HAL_TIM_ConfigClockSource+0x570>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d027      	beq.n	8006d34 <HAL_TIM_ConfigClockSource+0x448>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cec:	d022      	beq.n	8006d34 <HAL_TIM_ConfigClockSource+0x448>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a5b      	ldr	r2, [pc, #364]	; (8006e60 <HAL_TIM_ConfigClockSource+0x574>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d01d      	beq.n	8006d34 <HAL_TIM_ConfigClockSource+0x448>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a59      	ldr	r2, [pc, #356]	; (8006e64 <HAL_TIM_ConfigClockSource+0x578>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d018      	beq.n	8006d34 <HAL_TIM_ConfigClockSource+0x448>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a58      	ldr	r2, [pc, #352]	; (8006e68 <HAL_TIM_ConfigClockSource+0x57c>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d013      	beq.n	8006d34 <HAL_TIM_ConfigClockSource+0x448>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a56      	ldr	r2, [pc, #344]	; (8006e6c <HAL_TIM_ConfigClockSource+0x580>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d00e      	beq.n	8006d34 <HAL_TIM_ConfigClockSource+0x448>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a56      	ldr	r2, [pc, #344]	; (8006e74 <HAL_TIM_ConfigClockSource+0x588>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d009      	beq.n	8006d34 <HAL_TIM_ConfigClockSource+0x448>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a54      	ldr	r2, [pc, #336]	; (8006e78 <HAL_TIM_ConfigClockSource+0x58c>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d004      	beq.n	8006d34 <HAL_TIM_ConfigClockSource+0x448>
 8006d2a:	f241 41fa 	movw	r1, #5370	; 0x14fa
 8006d2e:	4850      	ldr	r0, [pc, #320]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006d30:	f7fb f8bf 	bl	8001eb2 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d3c:	d014      	beq.n	8006d68 <HAL_TIM_ConfigClockSource+0x47c>
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d010      	beq.n	8006d68 <HAL_TIM_ConfigClockSource+0x47c>
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00c      	beq.n	8006d68 <HAL_TIM_ConfigClockSource+0x47c>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d008      	beq.n	8006d68 <HAL_TIM_ConfigClockSource+0x47c>
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	2b0a      	cmp	r3, #10
 8006d5c:	d004      	beq.n	8006d68 <HAL_TIM_ConfigClockSource+0x47c>
 8006d5e:	f241 41fd 	movw	r1, #5373	; 0x14fd
 8006d62:	4843      	ldr	r0, [pc, #268]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006d64:	f7fb f8a5 	bl	8001eb2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	2b0f      	cmp	r3, #15
 8006d6e:	d904      	bls.n	8006d7a <HAL_TIM_ConfigClockSource+0x48e>
 8006d70:	f241 41fe 	movw	r1, #5374	; 0x14fe
 8006d74:	483e      	ldr	r0, [pc, #248]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006d76:	f7fb f89c 	bl	8001eb2 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6818      	ldr	r0, [r3, #0]
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	6859      	ldr	r1, [r3, #4]
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	461a      	mov	r2, r3
 8006d88:	f000 fc32 	bl	80075f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2150      	movs	r1, #80	; 0x50
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 fc8b 	bl	80076ae <TIM_ITRx_SetConfig>
      break;
 8006d98:	e10a      	b.n	8006fb0 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a2f      	ldr	r2, [pc, #188]	; (8006e5c <HAL_TIM_ConfigClockSource+0x570>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d027      	beq.n	8006df4 <HAL_TIM_ConfigClockSource+0x508>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dac:	d022      	beq.n	8006df4 <HAL_TIM_ConfigClockSource+0x508>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a2b      	ldr	r2, [pc, #172]	; (8006e60 <HAL_TIM_ConfigClockSource+0x574>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d01d      	beq.n	8006df4 <HAL_TIM_ConfigClockSource+0x508>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a29      	ldr	r2, [pc, #164]	; (8006e64 <HAL_TIM_ConfigClockSource+0x578>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d018      	beq.n	8006df4 <HAL_TIM_ConfigClockSource+0x508>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a28      	ldr	r2, [pc, #160]	; (8006e68 <HAL_TIM_ConfigClockSource+0x57c>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d013      	beq.n	8006df4 <HAL_TIM_ConfigClockSource+0x508>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a26      	ldr	r2, [pc, #152]	; (8006e6c <HAL_TIM_ConfigClockSource+0x580>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d00e      	beq.n	8006df4 <HAL_TIM_ConfigClockSource+0x508>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a26      	ldr	r2, [pc, #152]	; (8006e74 <HAL_TIM_ConfigClockSource+0x588>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d009      	beq.n	8006df4 <HAL_TIM_ConfigClockSource+0x508>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a24      	ldr	r2, [pc, #144]	; (8006e78 <HAL_TIM_ConfigClockSource+0x58c>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d004      	beq.n	8006df4 <HAL_TIM_ConfigClockSource+0x508>
 8006dea:	f241 510a 	movw	r1, #5386	; 0x150a
 8006dee:	4820      	ldr	r0, [pc, #128]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006df0:	f7fb f85f 	bl	8001eb2 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dfc:	d014      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x53c>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d010      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x53c>
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00c      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x53c>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d008      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x53c>
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	2b0a      	cmp	r3, #10
 8006e1c:	d004      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0x53c>
 8006e1e:	f241 510d 	movw	r1, #5389	; 0x150d
 8006e22:	4813      	ldr	r0, [pc, #76]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006e24:	f7fb f845 	bl	8001eb2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	2b0f      	cmp	r3, #15
 8006e2e:	d904      	bls.n	8006e3a <HAL_TIM_ConfigClockSource+0x54e>
 8006e30:	f241 510e 	movw	r1, #5390	; 0x150e
 8006e34:	480e      	ldr	r0, [pc, #56]	; (8006e70 <HAL_TIM_ConfigClockSource+0x584>)
 8006e36:	f7fb f83c 	bl	8001eb2 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6818      	ldr	r0, [r3, #0]
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	6859      	ldr	r1, [r3, #4]
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	461a      	mov	r2, r3
 8006e48:	f000 fc01 	bl	800764e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2160      	movs	r1, #96	; 0x60
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 fc2b 	bl	80076ae <TIM_ITRx_SetConfig>
      break;
 8006e58:	e0aa      	b.n	8006fb0 <HAL_TIM_ConfigClockSource+0x6c4>
 8006e5a:	bf00      	nop
 8006e5c:	40010000 	.word	0x40010000
 8006e60:	40000400 	.word	0x40000400
 8006e64:	40000800 	.word	0x40000800
 8006e68:	40000c00 	.word	0x40000c00
 8006e6c:	40010400 	.word	0x40010400
 8006e70:	08009908 	.word	0x08009908
 8006e74:	40014000 	.word	0x40014000
 8006e78:	40001800 	.word	0x40001800
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a52      	ldr	r2, [pc, #328]	; (8006fcc <HAL_TIM_ConfigClockSource+0x6e0>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d027      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e8e:	d022      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a4e      	ldr	r2, [pc, #312]	; (8006fd0 <HAL_TIM_ConfigClockSource+0x6e4>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d01d      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x5ea>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a4d      	ldr	r2, [pc, #308]	; (8006fd4 <HAL_TIM_ConfigClockSource+0x6e8>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d018      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x5ea>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a4b      	ldr	r2, [pc, #300]	; (8006fd8 <HAL_TIM_ConfigClockSource+0x6ec>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d013      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x5ea>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a4a      	ldr	r2, [pc, #296]	; (8006fdc <HAL_TIM_ConfigClockSource+0x6f0>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d00e      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x5ea>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a48      	ldr	r2, [pc, #288]	; (8006fe0 <HAL_TIM_ConfigClockSource+0x6f4>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d009      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x5ea>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a47      	ldr	r2, [pc, #284]	; (8006fe4 <HAL_TIM_ConfigClockSource+0x6f8>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d004      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x5ea>
 8006ecc:	f241 511a 	movw	r1, #5402	; 0x151a
 8006ed0:	4845      	ldr	r0, [pc, #276]	; (8006fe8 <HAL_TIM_ConfigClockSource+0x6fc>)
 8006ed2:	f7fa ffee 	bl	8001eb2 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ede:	d014      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x61e>
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d010      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x61e>
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d00c      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x61e>
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	2b02      	cmp	r3, #2
 8006ef6:	d008      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x61e>
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	2b0a      	cmp	r3, #10
 8006efe:	d004      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x61e>
 8006f00:	f241 511d 	movw	r1, #5405	; 0x151d
 8006f04:	4838      	ldr	r0, [pc, #224]	; (8006fe8 <HAL_TIM_ConfigClockSource+0x6fc>)
 8006f06:	f7fa ffd4 	bl	8001eb2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	2b0f      	cmp	r3, #15
 8006f10:	d904      	bls.n	8006f1c <HAL_TIM_ConfigClockSource+0x630>
 8006f12:	f241 511e 	movw	r1, #5406	; 0x151e
 8006f16:	4834      	ldr	r0, [pc, #208]	; (8006fe8 <HAL_TIM_ConfigClockSource+0x6fc>)
 8006f18:	f7fa ffcb 	bl	8001eb2 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6818      	ldr	r0, [r3, #0]
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	6859      	ldr	r1, [r3, #4]
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	461a      	mov	r2, r3
 8006f2a:	f000 fb61 	bl	80075f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2140      	movs	r1, #64	; 0x40
 8006f34:	4618      	mov	r0, r3
 8006f36:	f000 fbba 	bl	80076ae <TIM_ITRx_SetConfig>
      break;
 8006f3a:	e039      	b.n	8006fb0 <HAL_TIM_ConfigClockSource+0x6c4>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a22      	ldr	r2, [pc, #136]	; (8006fcc <HAL_TIM_ConfigClockSource+0x6e0>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d027      	beq.n	8006f96 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f4e:	d022      	beq.n	8006f96 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a1e      	ldr	r2, [pc, #120]	; (8006fd0 <HAL_TIM_ConfigClockSource+0x6e4>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d01d      	beq.n	8006f96 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a1d      	ldr	r2, [pc, #116]	; (8006fd4 <HAL_TIM_ConfigClockSource+0x6e8>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d018      	beq.n	8006f96 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a1b      	ldr	r2, [pc, #108]	; (8006fd8 <HAL_TIM_ConfigClockSource+0x6ec>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d013      	beq.n	8006f96 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a1a      	ldr	r2, [pc, #104]	; (8006fdc <HAL_TIM_ConfigClockSource+0x6f0>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d00e      	beq.n	8006f96 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a18      	ldr	r2, [pc, #96]	; (8006fe0 <HAL_TIM_ConfigClockSource+0x6f4>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d009      	beq.n	8006f96 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a17      	ldr	r2, [pc, #92]	; (8006fe4 <HAL_TIM_ConfigClockSource+0x6f8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d004      	beq.n	8006f96 <HAL_TIM_ConfigClockSource+0x6aa>
 8006f8c:	f241 512d 	movw	r1, #5421	; 0x152d
 8006f90:	4815      	ldr	r0, [pc, #84]	; (8006fe8 <HAL_TIM_ConfigClockSource+0x6fc>)
 8006f92:	f7fa ff8e 	bl	8001eb2 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	f000 fb84 	bl	80076ae <TIM_ITRx_SetConfig>
      break;
 8006fa6:	e003      	b.n	8006fb0 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    default:
      status = HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	73fb      	strb	r3, [r7, #15]
      break;
 8006fac:	e000      	b.n	8006fb0 <HAL_TIM_ConfigClockSource+0x6c4>
      break;
 8006fae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	40010000 	.word	0x40010000
 8006fd0:	40000400 	.word	0x40000400
 8006fd4:	40000800 	.word	0x40000800
 8006fd8:	40000c00 	.word	0x40000c00
 8006fdc:	40010400 	.word	0x40010400
 8006fe0:	40014000 	.word	0x40014000
 8006fe4:	40001800 	.word	0x40001800
 8006fe8:	08009908 	.word	0x08009908

08006fec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ff4:	bf00      	nop
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007008:	bf00      	nop
 800700a:	370c      	adds	r7, #12
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800701c:	bf00      	nop
 800701e:	370c      	adds	r7, #12
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007030:	bf00      	nop
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a40      	ldr	r2, [pc, #256]	; (8007150 <TIM_Base_SetConfig+0x114>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d013      	beq.n	800707c <TIM_Base_SetConfig+0x40>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800705a:	d00f      	beq.n	800707c <TIM_Base_SetConfig+0x40>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a3d      	ldr	r2, [pc, #244]	; (8007154 <TIM_Base_SetConfig+0x118>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d00b      	beq.n	800707c <TIM_Base_SetConfig+0x40>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a3c      	ldr	r2, [pc, #240]	; (8007158 <TIM_Base_SetConfig+0x11c>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d007      	beq.n	800707c <TIM_Base_SetConfig+0x40>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4a3b      	ldr	r2, [pc, #236]	; (800715c <TIM_Base_SetConfig+0x120>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d003      	beq.n	800707c <TIM_Base_SetConfig+0x40>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	4a3a      	ldr	r2, [pc, #232]	; (8007160 <TIM_Base_SetConfig+0x124>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d108      	bne.n	800708e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	68fa      	ldr	r2, [r7, #12]
 800708a:	4313      	orrs	r3, r2
 800708c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a2f      	ldr	r2, [pc, #188]	; (8007150 <TIM_Base_SetConfig+0x114>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d02b      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800709c:	d027      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4a2c      	ldr	r2, [pc, #176]	; (8007154 <TIM_Base_SetConfig+0x118>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d023      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a2b      	ldr	r2, [pc, #172]	; (8007158 <TIM_Base_SetConfig+0x11c>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d01f      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a2a      	ldr	r2, [pc, #168]	; (800715c <TIM_Base_SetConfig+0x120>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d01b      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	4a29      	ldr	r2, [pc, #164]	; (8007160 <TIM_Base_SetConfig+0x124>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d017      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a28      	ldr	r2, [pc, #160]	; (8007164 <TIM_Base_SetConfig+0x128>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d013      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4a27      	ldr	r2, [pc, #156]	; (8007168 <TIM_Base_SetConfig+0x12c>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d00f      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a26      	ldr	r2, [pc, #152]	; (800716c <TIM_Base_SetConfig+0x130>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d00b      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a25      	ldr	r2, [pc, #148]	; (8007170 <TIM_Base_SetConfig+0x134>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d007      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a24      	ldr	r2, [pc, #144]	; (8007174 <TIM_Base_SetConfig+0x138>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d003      	beq.n	80070ee <TIM_Base_SetConfig+0xb2>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4a23      	ldr	r2, [pc, #140]	; (8007178 <TIM_Base_SetConfig+0x13c>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d108      	bne.n	8007100 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	68fa      	ldr	r2, [r7, #12]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	695b      	ldr	r3, [r3, #20]
 800710a:	4313      	orrs	r3, r2
 800710c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	689a      	ldr	r2, [r3, #8]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4a0a      	ldr	r2, [pc, #40]	; (8007150 <TIM_Base_SetConfig+0x114>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d003      	beq.n	8007134 <TIM_Base_SetConfig+0xf8>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a0c      	ldr	r2, [pc, #48]	; (8007160 <TIM_Base_SetConfig+0x124>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d103      	bne.n	800713c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	691a      	ldr	r2, [r3, #16]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	615a      	str	r2, [r3, #20]
}
 8007142:	bf00      	nop
 8007144:	3714      	adds	r7, #20
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	40010000 	.word	0x40010000
 8007154:	40000400 	.word	0x40000400
 8007158:	40000800 	.word	0x40000800
 800715c:	40000c00 	.word	0x40000c00
 8007160:	40010400 	.word	0x40010400
 8007164:	40014000 	.word	0x40014000
 8007168:	40014400 	.word	0x40014400
 800716c:	40014800 	.word	0x40014800
 8007170:	40001800 	.word	0x40001800
 8007174:	40001c00 	.word	0x40001c00
 8007178:	40002000 	.word	0x40002000

0800717c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b086      	sub	sp, #24
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a1b      	ldr	r3, [r3, #32]
 800718a:	f023 0201 	bic.w	r2, r3, #1
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6a1b      	ldr	r3, [r3, #32]
 8007196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	699b      	ldr	r3, [r3, #24]
 80071a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f023 0303 	bic.w	r3, r3, #3
 80071b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	f023 0302 	bic.w	r3, r3, #2
 80071c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4a34      	ldr	r2, [pc, #208]	; (80072a4 <TIM_OC1_SetConfig+0x128>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d003      	beq.n	80071e0 <TIM_OC1_SetConfig+0x64>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a33      	ldr	r2, [pc, #204]	; (80072a8 <TIM_OC1_SetConfig+0x12c>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d119      	bne.n	8007214 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d008      	beq.n	80071fa <TIM_OC1_SetConfig+0x7e>
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	2b08      	cmp	r3, #8
 80071ee:	d004      	beq.n	80071fa <TIM_OC1_SetConfig+0x7e>
 80071f0:	f641 21cb 	movw	r1, #6859	; 0x1acb
 80071f4:	482d      	ldr	r0, [pc, #180]	; (80072ac <TIM_OC1_SetConfig+0x130>)
 80071f6:	f7fa fe5c 	bl	8001eb2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	f023 0308 	bic.w	r3, r3, #8
 8007200:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	697a      	ldr	r2, [r7, #20]
 8007208:	4313      	orrs	r3, r2
 800720a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	f023 0304 	bic.w	r3, r3, #4
 8007212:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	4a23      	ldr	r2, [pc, #140]	; (80072a4 <TIM_OC1_SetConfig+0x128>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d003      	beq.n	8007224 <TIM_OC1_SetConfig+0xa8>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4a22      	ldr	r2, [pc, #136]	; (80072a8 <TIM_OC1_SetConfig+0x12c>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d12d      	bne.n	8007280 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	699b      	ldr	r3, [r3, #24]
 8007228:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800722c:	d008      	beq.n	8007240 <TIM_OC1_SetConfig+0xc4>
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d004      	beq.n	8007240 <TIM_OC1_SetConfig+0xc4>
 8007236:	f641 21d8 	movw	r1, #6872	; 0x1ad8
 800723a:	481c      	ldr	r0, [pc, #112]	; (80072ac <TIM_OC1_SetConfig+0x130>)
 800723c:	f7fa fe39 	bl	8001eb2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	695b      	ldr	r3, [r3, #20]
 8007244:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007248:	d008      	beq.n	800725c <TIM_OC1_SetConfig+0xe0>
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	695b      	ldr	r3, [r3, #20]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d004      	beq.n	800725c <TIM_OC1_SetConfig+0xe0>
 8007252:	f641 21d9 	movw	r1, #6873	; 0x1ad9
 8007256:	4815      	ldr	r0, [pc, #84]	; (80072ac <TIM_OC1_SetConfig+0x130>)
 8007258:	f7fa fe2b 	bl	8001eb2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007262:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800726a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	695b      	ldr	r3, [r3, #20]
 8007270:	693a      	ldr	r2, [r7, #16]
 8007272:	4313      	orrs	r3, r2
 8007274:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	699b      	ldr	r3, [r3, #24]
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	4313      	orrs	r3, r2
 800727e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	685a      	ldr	r2, [r3, #4]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	697a      	ldr	r2, [r7, #20]
 8007298:	621a      	str	r2, [r3, #32]
}
 800729a:	bf00      	nop
 800729c:	3718      	adds	r7, #24
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	40010000 	.word	0x40010000
 80072a8:	40010400 	.word	0x40010400
 80072ac:	08009908 	.word	0x08009908

080072b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b086      	sub	sp, #24
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a1b      	ldr	r3, [r3, #32]
 80072be:	f023 0210 	bic.w	r2, r3, #16
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a1b      	ldr	r3, [r3, #32]
 80072ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	699b      	ldr	r3, [r3, #24]
 80072d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	021b      	lsls	r3, r3, #8
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	f023 0320 	bic.w	r3, r3, #32
 80072fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	011b      	lsls	r3, r3, #4
 8007302:	697a      	ldr	r2, [r7, #20]
 8007304:	4313      	orrs	r3, r2
 8007306:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a35      	ldr	r2, [pc, #212]	; (80073e0 <TIM_OC2_SetConfig+0x130>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d003      	beq.n	8007318 <TIM_OC2_SetConfig+0x68>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a34      	ldr	r2, [pc, #208]	; (80073e4 <TIM_OC2_SetConfig+0x134>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d11a      	bne.n	800734e <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d008      	beq.n	8007332 <TIM_OC2_SetConfig+0x82>
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	2b08      	cmp	r3, #8
 8007326:	d004      	beq.n	8007332 <TIM_OC2_SetConfig+0x82>
 8007328:	f641 3116 	movw	r1, #6934	; 0x1b16
 800732c:	482e      	ldr	r0, [pc, #184]	; (80073e8 <TIM_OC2_SetConfig+0x138>)
 800732e:	f7fa fdc0 	bl	8001eb2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007338:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	011b      	lsls	r3, r3, #4
 8007340:	697a      	ldr	r2, [r7, #20]
 8007342:	4313      	orrs	r3, r2
 8007344:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800734c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a23      	ldr	r2, [pc, #140]	; (80073e0 <TIM_OC2_SetConfig+0x130>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d003      	beq.n	800735e <TIM_OC2_SetConfig+0xae>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a22      	ldr	r2, [pc, #136]	; (80073e4 <TIM_OC2_SetConfig+0x134>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d12f      	bne.n	80073be <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007366:	d008      	beq.n	800737a <TIM_OC2_SetConfig+0xca>
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	699b      	ldr	r3, [r3, #24]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d004      	beq.n	800737a <TIM_OC2_SetConfig+0xca>
 8007370:	f641 3124 	movw	r1, #6948	; 0x1b24
 8007374:	481c      	ldr	r0, [pc, #112]	; (80073e8 <TIM_OC2_SetConfig+0x138>)
 8007376:	f7fa fd9c 	bl	8001eb2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	695b      	ldr	r3, [r3, #20]
 800737e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007382:	d008      	beq.n	8007396 <TIM_OC2_SetConfig+0xe6>
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	695b      	ldr	r3, [r3, #20]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d004      	beq.n	8007396 <TIM_OC2_SetConfig+0xe6>
 800738c:	f641 3125 	movw	r1, #6949	; 0x1b25
 8007390:	4815      	ldr	r0, [pc, #84]	; (80073e8 <TIM_OC2_SetConfig+0x138>)
 8007392:	f7fa fd8e 	bl	8001eb2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800739c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80073a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	693a      	ldr	r2, [r7, #16]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	693a      	ldr	r2, [r7, #16]
 80073c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	685a      	ldr	r2, [r3, #4]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	697a      	ldr	r2, [r7, #20]
 80073d6:	621a      	str	r2, [r3, #32]
}
 80073d8:	bf00      	nop
 80073da:	3718      	adds	r7, #24
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}
 80073e0:	40010000 	.word	0x40010000
 80073e4:	40010400 	.word	0x40010400
 80073e8:	08009908 	.word	0x08009908

080073ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b086      	sub	sp, #24
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6a1b      	ldr	r3, [r3, #32]
 80073fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6a1b      	ldr	r3, [r3, #32]
 8007406:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	69db      	ldr	r3, [r3, #28]
 8007412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800741a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f023 0303 	bic.w	r3, r3, #3
 8007422:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	4313      	orrs	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007434:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	021b      	lsls	r3, r3, #8
 800743c:	697a      	ldr	r2, [r7, #20]
 800743e:	4313      	orrs	r3, r2
 8007440:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a35      	ldr	r2, [pc, #212]	; (800751c <TIM_OC3_SetConfig+0x130>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d003      	beq.n	8007452 <TIM_OC3_SetConfig+0x66>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	4a34      	ldr	r2, [pc, #208]	; (8007520 <TIM_OC3_SetConfig+0x134>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d11a      	bne.n	8007488 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d008      	beq.n	800746c <TIM_OC3_SetConfig+0x80>
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	2b08      	cmp	r3, #8
 8007460:	d004      	beq.n	800746c <TIM_OC3_SetConfig+0x80>
 8007462:	f641 3161 	movw	r1, #7009	; 0x1b61
 8007466:	482f      	ldr	r0, [pc, #188]	; (8007524 <TIM_OC3_SetConfig+0x138>)
 8007468:	f7fa fd23 	bl	8001eb2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007472:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	021b      	lsls	r3, r3, #8
 800747a:	697a      	ldr	r2, [r7, #20]
 800747c:	4313      	orrs	r3, r2
 800747e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007486:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a24      	ldr	r2, [pc, #144]	; (800751c <TIM_OC3_SetConfig+0x130>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d003      	beq.n	8007498 <TIM_OC3_SetConfig+0xac>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a23      	ldr	r2, [pc, #140]	; (8007520 <TIM_OC3_SetConfig+0x134>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d12f      	bne.n	80074f8 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	699b      	ldr	r3, [r3, #24]
 800749c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074a0:	d008      	beq.n	80074b4 <TIM_OC3_SetConfig+0xc8>
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	699b      	ldr	r3, [r3, #24]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d004      	beq.n	80074b4 <TIM_OC3_SetConfig+0xc8>
 80074aa:	f641 316e 	movw	r1, #7022	; 0x1b6e
 80074ae:	481d      	ldr	r0, [pc, #116]	; (8007524 <TIM_OC3_SetConfig+0x138>)
 80074b0:	f7fa fcff 	bl	8001eb2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	695b      	ldr	r3, [r3, #20]
 80074b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074bc:	d008      	beq.n	80074d0 <TIM_OC3_SetConfig+0xe4>
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d004      	beq.n	80074d0 <TIM_OC3_SetConfig+0xe4>
 80074c6:	f641 316f 	movw	r1, #7023	; 0x1b6f
 80074ca:	4816      	ldr	r0, [pc, #88]	; (8007524 <TIM_OC3_SetConfig+0x138>)
 80074cc:	f7fa fcf1 	bl	8001eb2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	011b      	lsls	r3, r3, #4
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	699b      	ldr	r3, [r3, #24]
 80074f0:	011b      	lsls	r3, r3, #4
 80074f2:	693a      	ldr	r2, [r7, #16]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	685a      	ldr	r2, [r3, #4]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	697a      	ldr	r2, [r7, #20]
 8007510:	621a      	str	r2, [r3, #32]
}
 8007512:	bf00      	nop
 8007514:	3718      	adds	r7, #24
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}
 800751a:	bf00      	nop
 800751c:	40010000 	.word	0x40010000
 8007520:	40010400 	.word	0x40010400
 8007524:	08009908 	.word	0x08009908

08007528 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b086      	sub	sp, #24
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a1b      	ldr	r3, [r3, #32]
 8007536:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a1b      	ldr	r3, [r3, #32]
 8007542:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	69db      	ldr	r3, [r3, #28]
 800754e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800755e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	021b      	lsls	r3, r3, #8
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	4313      	orrs	r3, r2
 800756a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007572:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	031b      	lsls	r3, r3, #12
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	4313      	orrs	r3, r2
 800757e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	4a18      	ldr	r2, [pc, #96]	; (80075e4 <TIM_OC4_SetConfig+0xbc>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d003      	beq.n	8007590 <TIM_OC4_SetConfig+0x68>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a17      	ldr	r2, [pc, #92]	; (80075e8 <TIM_OC4_SetConfig+0xc0>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d117      	bne.n	80075c0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007598:	d008      	beq.n	80075ac <TIM_OC4_SetConfig+0x84>
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d004      	beq.n	80075ac <TIM_OC4_SetConfig+0x84>
 80075a2:	f641 31ad 	movw	r1, #7085	; 0x1bad
 80075a6:	4811      	ldr	r0, [pc, #68]	; (80075ec <TIM_OC4_SetConfig+0xc4>)
 80075a8:	f7fa fc83 	bl	8001eb2 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	695b      	ldr	r3, [r3, #20]
 80075b8:	019b      	lsls	r3, r3, #6
 80075ba:	697a      	ldr	r2, [r7, #20]
 80075bc:	4313      	orrs	r3, r2
 80075be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	685a      	ldr	r2, [r3, #4]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	693a      	ldr	r2, [r7, #16]
 80075d8:	621a      	str	r2, [r3, #32]
}
 80075da:	bf00      	nop
 80075dc:	3718      	adds	r7, #24
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	bf00      	nop
 80075e4:	40010000 	.word	0x40010000
 80075e8:	40010400 	.word	0x40010400
 80075ec:	08009908 	.word	0x08009908

080075f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b087      	sub	sp, #28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6a1b      	ldr	r3, [r3, #32]
 8007600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6a1b      	ldr	r3, [r3, #32]
 8007606:	f023 0201 	bic.w	r2, r3, #1
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	699b      	ldr	r3, [r3, #24]
 8007612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800761a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	011b      	lsls	r3, r3, #4
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	4313      	orrs	r3, r2
 8007624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f023 030a 	bic.w	r3, r3, #10
 800762c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800762e:	697a      	ldr	r2, [r7, #20]
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	4313      	orrs	r3, r2
 8007634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	693a      	ldr	r2, [r7, #16]
 800763a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	621a      	str	r2, [r3, #32]
}
 8007642:	bf00      	nop
 8007644:	371c      	adds	r7, #28
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr

0800764e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800764e:	b480      	push	{r7}
 8007650:	b087      	sub	sp, #28
 8007652:	af00      	add	r7, sp, #0
 8007654:	60f8      	str	r0, [r7, #12]
 8007656:	60b9      	str	r1, [r7, #8]
 8007658:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	6a1b      	ldr	r3, [r3, #32]
 800765e:	f023 0210 	bic.w	r2, r3, #16
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6a1b      	ldr	r3, [r3, #32]
 8007670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007678:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	031b      	lsls	r3, r3, #12
 800767e:	697a      	ldr	r2, [r7, #20]
 8007680:	4313      	orrs	r3, r2
 8007682:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800768a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	011b      	lsls	r3, r3, #4
 8007690:	693a      	ldr	r2, [r7, #16]
 8007692:	4313      	orrs	r3, r2
 8007694:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	697a      	ldr	r2, [r7, #20]
 800769a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	693a      	ldr	r2, [r7, #16]
 80076a0:	621a      	str	r2, [r3, #32]
}
 80076a2:	bf00      	nop
 80076a4:	371c      	adds	r7, #28
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr

080076ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076ae:	b480      	push	{r7}
 80076b0:	b085      	sub	sp, #20
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
 80076b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076c6:	683a      	ldr	r2, [r7, #0]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	f043 0307 	orr.w	r3, r3, #7
 80076d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	68fa      	ldr	r2, [r7, #12]
 80076d6:	609a      	str	r2, [r3, #8]
}
 80076d8:	bf00      	nop
 80076da:	3714      	adds	r7, #20
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b087      	sub	sp, #28
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	607a      	str	r2, [r7, #4]
 80076f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	021a      	lsls	r2, r3, #8
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	431a      	orrs	r2, r3
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	4313      	orrs	r3, r2
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	4313      	orrs	r3, r2
 8007710:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	609a      	str	r2, [r3, #8]
}
 8007718:	bf00      	nop
 800771a:	371c      	adds	r7, #28
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b086      	sub	sp, #24
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	4a32      	ldr	r2, [pc, #200]	; (80077fc <TIM_CCxChannelCmd+0xd8>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d030      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800773e:	d02c      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	4a2f      	ldr	r2, [pc, #188]	; (8007800 <TIM_CCxChannelCmd+0xdc>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d028      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	4a2e      	ldr	r2, [pc, #184]	; (8007804 <TIM_CCxChannelCmd+0xe0>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d024      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	4a2d      	ldr	r2, [pc, #180]	; (8007808 <TIM_CCxChannelCmd+0xe4>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d020      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	4a2c      	ldr	r2, [pc, #176]	; (800780c <TIM_CCxChannelCmd+0xe8>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d01c      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	4a2b      	ldr	r2, [pc, #172]	; (8007810 <TIM_CCxChannelCmd+0xec>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d018      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	4a2a      	ldr	r2, [pc, #168]	; (8007814 <TIM_CCxChannelCmd+0xf0>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d014      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	4a29      	ldr	r2, [pc, #164]	; (8007818 <TIM_CCxChannelCmd+0xf4>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d010      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	4a28      	ldr	r2, [pc, #160]	; (800781c <TIM_CCxChannelCmd+0xf8>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d00c      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	4a27      	ldr	r2, [pc, #156]	; (8007820 <TIM_CCxChannelCmd+0xfc>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d008      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	4a26      	ldr	r2, [pc, #152]	; (8007824 <TIM_CCxChannelCmd+0x100>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d004      	beq.n	800779a <TIM_CCxChannelCmd+0x76>
 8007790:	f641 5198 	movw	r1, #7576	; 0x1d98
 8007794:	4824      	ldr	r0, [pc, #144]	; (8007828 <TIM_CCxChannelCmd+0x104>)
 8007796:	f7fa fb8c 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d010      	beq.n	80077c2 <TIM_CCxChannelCmd+0x9e>
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	2b04      	cmp	r3, #4
 80077a4:	d00d      	beq.n	80077c2 <TIM_CCxChannelCmd+0x9e>
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	2b08      	cmp	r3, #8
 80077aa:	d00a      	beq.n	80077c2 <TIM_CCxChannelCmd+0x9e>
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	2b0c      	cmp	r3, #12
 80077b0:	d007      	beq.n	80077c2 <TIM_CCxChannelCmd+0x9e>
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	2b3c      	cmp	r3, #60	; 0x3c
 80077b6:	d004      	beq.n	80077c2 <TIM_CCxChannelCmd+0x9e>
 80077b8:	f641 5199 	movw	r1, #7577	; 0x1d99
 80077bc:	481a      	ldr	r0, [pc, #104]	; (8007828 <TIM_CCxChannelCmd+0x104>)
 80077be:	f7fa fb78 	bl	8001eb2 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	f003 031f 	and.w	r3, r3, #31
 80077c8:	2201      	movs	r2, #1
 80077ca:	fa02 f303 	lsl.w	r3, r2, r3
 80077ce:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a1a      	ldr	r2, [r3, #32]
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	43db      	mvns	r3, r3
 80077d8:	401a      	ands	r2, r3
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6a1a      	ldr	r2, [r3, #32]
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	f003 031f 	and.w	r3, r3, #31
 80077e8:	6879      	ldr	r1, [r7, #4]
 80077ea:	fa01 f303 	lsl.w	r3, r1, r3
 80077ee:	431a      	orrs	r2, r3
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	621a      	str	r2, [r3, #32]
}
 80077f4:	bf00      	nop
 80077f6:	3718      	adds	r7, #24
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	40010000 	.word	0x40010000
 8007800:	40000400 	.word	0x40000400
 8007804:	40000800 	.word	0x40000800
 8007808:	40000c00 	.word	0x40000c00
 800780c:	40010400 	.word	0x40010400
 8007810:	40014000 	.word	0x40014000
 8007814:	40014400 	.word	0x40014400
 8007818:	40014800 	.word	0x40014800
 800781c:	40001800 	.word	0x40001800
 8007820:	40001c00 	.word	0x40001c00
 8007824:	40002000 	.word	0x40002000
 8007828:	08009908 	.word	0x08009908

0800782c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a61      	ldr	r2, [pc, #388]	; (80079c0 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d027      	beq.n	8007890 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007848:	d022      	beq.n	8007890 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a5d      	ldr	r2, [pc, #372]	; (80079c4 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d01d      	beq.n	8007890 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a5b      	ldr	r2, [pc, #364]	; (80079c8 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d018      	beq.n	8007890 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a5a      	ldr	r2, [pc, #360]	; (80079cc <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d013      	beq.n	8007890 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a58      	ldr	r2, [pc, #352]	; (80079d0 <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d00e      	beq.n	8007890 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a57      	ldr	r2, [pc, #348]	; (80079d4 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d009      	beq.n	8007890 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a55      	ldr	r2, [pc, #340]	; (80079d8 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d004      	beq.n	8007890 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007886:	f240 71b1 	movw	r1, #1969	; 0x7b1
 800788a:	4854      	ldr	r0, [pc, #336]	; (80079dc <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800788c:	f7fa fb11 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d020      	beq.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2b10      	cmp	r3, #16
 800789e:	d01c      	beq.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2b20      	cmp	r3, #32
 80078a6:	d018      	beq.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2b30      	cmp	r3, #48	; 0x30
 80078ae:	d014      	beq.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	2b40      	cmp	r3, #64	; 0x40
 80078b6:	d010      	beq.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2b50      	cmp	r3, #80	; 0x50
 80078be:	d00c      	beq.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2b60      	cmp	r3, #96	; 0x60
 80078c6:	d008      	beq.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2b70      	cmp	r3, #112	; 0x70
 80078ce:	d004      	beq.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80078d0:	f240 71b2 	movw	r1, #1970	; 0x7b2
 80078d4:	4841      	ldr	r0, [pc, #260]	; (80079dc <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 80078d6:	f7fa faec 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	2b80      	cmp	r3, #128	; 0x80
 80078e0:	d008      	beq.n	80078f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d004      	beq.n	80078f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078ea:	f240 71b3 	movw	r1, #1971	; 0x7b3
 80078ee:	483b      	ldr	r0, [pc, #236]	; (80079dc <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 80078f0:	f7fa fadf 	bl	8001eb2 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d101      	bne.n	8007902 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80078fe:	2302      	movs	r3, #2
 8007900:	e05a      	b.n	80079b8 <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2202      	movs	r2, #2
 800790e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007928:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	4313      	orrs	r3, r2
 8007932:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a1f      	ldr	r2, [pc, #124]	; (80079c0 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d022      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800794e:	d01d      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a1b      	ldr	r2, [pc, #108]	; (80079c4 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d018      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a1a      	ldr	r2, [pc, #104]	; (80079c8 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d013      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a18      	ldr	r2, [pc, #96]	; (80079cc <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d00e      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a19      	ldr	r2, [pc, #100]	; (80079d8 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d009      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a18      	ldr	r2, [pc, #96]	; (80079e0 <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d004      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a17      	ldr	r2, [pc, #92]	; (80079e4 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d10c      	bne.n	80079a6 <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007992:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	68ba      	ldr	r2, [r7, #8]
 800799a:	4313      	orrs	r3, r2
 800799c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68ba      	ldr	r2, [r7, #8]
 80079a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3710      	adds	r7, #16
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}
 80079c0:	40010000 	.word	0x40010000
 80079c4:	40000400 	.word	0x40000400
 80079c8:	40000800 	.word	0x40000800
 80079cc:	40000c00 	.word	0x40000c00
 80079d0:	40001000 	.word	0x40001000
 80079d4:	40001400 	.word	0x40001400
 80079d8:	40010400 	.word	0x40010400
 80079dc:	08009940 	.word	0x08009940
 80079e0:	40014000 	.word	0x40014000
 80079e4:	40001800 	.word	0x40001800

080079e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80079f2:	2300      	movs	r3, #0
 80079f4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a5e      	ldr	r2, [pc, #376]	; (8007b74 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d009      	beq.n	8007a14 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a5c      	ldr	r2, [pc, #368]	; (8007b78 <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d004      	beq.n	8007a14 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8007a0a:	f240 71ee 	movw	r1, #2030	; 0x7ee
 8007a0e:	485b      	ldr	r0, [pc, #364]	; (8007b7c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a10:	f7fa fa4f 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a1c:	d008      	beq.n	8007a30 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d004      	beq.n	8007a30 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8007a26:	f240 71ef 	movw	r1, #2031	; 0x7ef
 8007a2a:	4854      	ldr	r0, [pc, #336]	; (8007b7c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a2c:	f7fa fa41 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a38:	d008      	beq.n	8007a4c <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d004      	beq.n	8007a4c <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8007a42:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 8007a46:	484d      	ldr	r0, [pc, #308]	; (8007b7c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a48:	f7fa fa33 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d013      	beq.n	8007a7c <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a5c:	d00e      	beq.n	8007a7c <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	689b      	ldr	r3, [r3, #8]
 8007a62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a66:	d009      	beq.n	8007a7c <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a70:	d004      	beq.n	8007a7c <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007a72:	f240 71f1 	movw	r1, #2033	; 0x7f1
 8007a76:	4841      	ldr	r0, [pc, #260]	; (8007b7c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a78:	f7fa fa1b 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	2bff      	cmp	r3, #255	; 0xff
 8007a82:	d904      	bls.n	8007a8e <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8007a84:	f240 71f2 	movw	r1, #2034	; 0x7f2
 8007a88:	483c      	ldr	r0, [pc, #240]	; (8007b7c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007a8a:	f7fa fa12 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a96:	d008      	beq.n	8007aaa <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d004      	beq.n	8007aaa <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007aa0:	f240 71f3 	movw	r1, #2035	; 0x7f3
 8007aa4:	4835      	ldr	r0, [pc, #212]	; (8007b7c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007aa6:	f7fa fa04 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d009      	beq.n	8007ac6 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	695b      	ldr	r3, [r3, #20]
 8007ab6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007aba:	d004      	beq.n	8007ac6 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007abc:	f240 71f4 	movw	r1, #2036	; 0x7f4
 8007ac0:	482e      	ldr	r0, [pc, #184]	; (8007b7c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007ac2:	f7fa f9f6 	bl	8001eb2 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	69db      	ldr	r3, [r3, #28]
 8007aca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ace:	d008      	beq.n	8007ae2 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	69db      	ldr	r3, [r3, #28]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d004      	beq.n	8007ae2 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8007ad8:	f240 71f5 	movw	r1, #2037	; 0x7f5
 8007adc:	4827      	ldr	r0, [pc, #156]	; (8007b7c <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007ade:	f7fa f9e8 	bl	8001eb2 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d101      	bne.n	8007af0 <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 8007aec:	2302      	movs	r3, #2
 8007aee:	e03d      	b.n	8007b6c <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	695b      	ldr	r3, [r3, #20]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	69db      	ldr	r3, [r3, #28]
 8007b56:	4313      	orrs	r3, r2
 8007b58:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}
 8007b74:	40010000 	.word	0x40010000
 8007b78:	40010400 	.word	0x40010400
 8007b7c:	08009940 	.word	0x08009940

08007b80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b083      	sub	sp, #12
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b88:	bf00      	nop
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d101      	bne.n	8007bba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e0be      	b.n	8007d38 <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d03b      	beq.n	8007c3a <HAL_UART_Init+0x92>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a5e      	ldr	r2, [pc, #376]	; (8007d40 <HAL_UART_Init+0x198>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d01d      	beq.n	8007c08 <HAL_UART_Init+0x60>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a5c      	ldr	r2, [pc, #368]	; (8007d44 <HAL_UART_Init+0x19c>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d018      	beq.n	8007c08 <HAL_UART_Init+0x60>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a5b      	ldr	r2, [pc, #364]	; (8007d48 <HAL_UART_Init+0x1a0>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d013      	beq.n	8007c08 <HAL_UART_Init+0x60>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a59      	ldr	r2, [pc, #356]	; (8007d4c <HAL_UART_Init+0x1a4>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d00e      	beq.n	8007c08 <HAL_UART_Init+0x60>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a58      	ldr	r2, [pc, #352]	; (8007d50 <HAL_UART_Init+0x1a8>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d009      	beq.n	8007c08 <HAL_UART_Init+0x60>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a56      	ldr	r2, [pc, #344]	; (8007d54 <HAL_UART_Init+0x1ac>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d004      	beq.n	8007c08 <HAL_UART_Init+0x60>
 8007bfe:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8007c02:	4855      	ldr	r0, [pc, #340]	; (8007d58 <HAL_UART_Init+0x1b0>)
 8007c04:	f7fa f955 	bl	8001eb2 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d037      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c18:	d032      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	699b      	ldr	r3, [r3, #24]
 8007c1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c22:	d02d      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	699b      	ldr	r3, [r3, #24]
 8007c28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c2c:	d028      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c2e:	f240 1173 	movw	r1, #371	; 0x173
 8007c32:	4849      	ldr	r0, [pc, #292]	; (8007d58 <HAL_UART_Init+0x1b0>)
 8007c34:	f7fa f93d 	bl	8001eb2 <assert_failed>
 8007c38:	e022      	b.n	8007c80 <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a40      	ldr	r2, [pc, #256]	; (8007d40 <HAL_UART_Init+0x198>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d01d      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a3e      	ldr	r2, [pc, #248]	; (8007d44 <HAL_UART_Init+0x19c>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d018      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a3d      	ldr	r2, [pc, #244]	; (8007d48 <HAL_UART_Init+0x1a0>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d013      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a3b      	ldr	r2, [pc, #236]	; (8007d4c <HAL_UART_Init+0x1a4>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d00e      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a3a      	ldr	r2, [pc, #232]	; (8007d50 <HAL_UART_Init+0x1a8>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d009      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a38      	ldr	r2, [pc, #224]	; (8007d54 <HAL_UART_Init+0x1ac>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d004      	beq.n	8007c80 <HAL_UART_Init+0xd8>
 8007c76:	f240 1177 	movw	r1, #375	; 0x177
 8007c7a:	4837      	ldr	r0, [pc, #220]	; (8007d58 <HAL_UART_Init+0x1b0>)
 8007c7c:	f7fa f919 	bl	8001eb2 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d009      	beq.n	8007c9c <HAL_UART_Init+0xf4>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c90:	d004      	beq.n	8007c9c <HAL_UART_Init+0xf4>
 8007c92:	f240 1179 	movw	r1, #377	; 0x179
 8007c96:	4830      	ldr	r0, [pc, #192]	; (8007d58 <HAL_UART_Init+0x1b0>)
 8007c98:	f7fa f90b 	bl	8001eb2 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	69db      	ldr	r3, [r3, #28]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d009      	beq.n	8007cb8 <HAL_UART_Init+0x110>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	69db      	ldr	r3, [r3, #28]
 8007ca8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cac:	d004      	beq.n	8007cb8 <HAL_UART_Init+0x110>
 8007cae:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8007cb2:	4829      	ldr	r0, [pc, #164]	; (8007d58 <HAL_UART_Init+0x1b0>)
 8007cb4:	f7fa f8fd 	bl	8001eb2 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d106      	bne.n	8007cd2 <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f7fa fcc5 	bl	800265c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2224      	movs	r2, #36	; 0x24
 8007cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	68da      	ldr	r2, [r3, #12]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ce8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 fce8 	bl	80086c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	691a      	ldr	r2, [r3, #16]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cfe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	695a      	ldr	r2, [r3, #20]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d0e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	68da      	ldr	r2, [r3, #12]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d1e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2220      	movs	r2, #32
 8007d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2220      	movs	r2, #32
 8007d32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007d36:	2300      	movs	r3, #0
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3708      	adds	r7, #8
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}
 8007d40:	40011000 	.word	0x40011000
 8007d44:	40004400 	.word	0x40004400
 8007d48:	40004800 	.word	0x40004800
 8007d4c:	40004c00 	.word	0x40004c00
 8007d50:	40005000 	.word	0x40005000
 8007d54:	40011400 	.word	0x40011400
 8007d58:	0800997c 	.word	0x0800997c

08007d5c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	60b9      	str	r1, [r7, #8]
 8007d66:	4613      	mov	r3, r2
 8007d68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	2b20      	cmp	r3, #32
 8007d74:	d11d      	bne.n	8007db2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d002      	beq.n	8007d82 <HAL_UART_Receive_IT+0x26>
 8007d7c:	88fb      	ldrh	r3, [r7, #6]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e016      	b.n	8007db4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d101      	bne.n	8007d94 <HAL_UART_Receive_IT+0x38>
 8007d90:	2302      	movs	r3, #2
 8007d92:	e00f      	b.n	8007db4 <HAL_UART_Receive_IT+0x58>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007da2:	88fb      	ldrh	r3, [r7, #6]
 8007da4:	461a      	mov	r2, r3
 8007da6:	68b9      	ldr	r1, [r7, #8]
 8007da8:	68f8      	ldr	r0, [r7, #12]
 8007daa:	f000 fab5 	bl	8008318 <UART_Start_Receive_IT>
 8007dae:	4603      	mov	r3, r0
 8007db0:	e000      	b.n	8007db4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007db2:	2302      	movs	r3, #2
  }
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3710      	adds	r7, #16
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b0ba      	sub	sp, #232	; 0xe8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	695b      	ldr	r3, [r3, #20]
 8007dde:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007de2:	2300      	movs	r3, #0
 8007de4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007de8:	2300      	movs	r3, #0
 8007dea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007df2:	f003 030f 	and.w	r3, r3, #15
 8007df6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007dfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d10f      	bne.n	8007e22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e06:	f003 0320 	and.w	r3, r3, #32
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d009      	beq.n	8007e22 <HAL_UART_IRQHandler+0x66>
 8007e0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e12:	f003 0320 	and.w	r3, r3, #32
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d003      	beq.n	8007e22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 fb95 	bl	800854a <UART_Receive_IT>
      return;
 8007e20:	e256      	b.n	80082d0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007e22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	f000 80de 	beq.w	8007fe8 <HAL_UART_IRQHandler+0x22c>
 8007e2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d106      	bne.n	8007e46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e3c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	f000 80d1 	beq.w	8007fe8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e4a:	f003 0301 	and.w	r3, r3, #1
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d00b      	beq.n	8007e6a <HAL_UART_IRQHandler+0xae>
 8007e52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d005      	beq.n	8007e6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e62:	f043 0201 	orr.w	r2, r3, #1
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e6e:	f003 0304 	and.w	r3, r3, #4
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00b      	beq.n	8007e8e <HAL_UART_IRQHandler+0xd2>
 8007e76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d005      	beq.n	8007e8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e86:	f043 0202 	orr.w	r2, r3, #2
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e92:	f003 0302 	and.w	r3, r3, #2
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00b      	beq.n	8007eb2 <HAL_UART_IRQHandler+0xf6>
 8007e9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e9e:	f003 0301 	and.w	r3, r3, #1
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d005      	beq.n	8007eb2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eaa:	f043 0204 	orr.w	r2, r3, #4
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007eb6:	f003 0308 	and.w	r3, r3, #8
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d011      	beq.n	8007ee2 <HAL_UART_IRQHandler+0x126>
 8007ebe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ec2:	f003 0320 	and.w	r3, r3, #32
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d105      	bne.n	8007ed6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007eca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d005      	beq.n	8007ee2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eda:	f043 0208 	orr.w	r2, r3, #8
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	f000 81ed 	beq.w	80082c6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ef0:	f003 0320 	and.w	r3, r3, #32
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d008      	beq.n	8007f0a <HAL_UART_IRQHandler+0x14e>
 8007ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007efc:	f003 0320 	and.w	r3, r3, #32
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d002      	beq.n	8007f0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 fb20 	bl	800854a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	695b      	ldr	r3, [r3, #20]
 8007f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f14:	2b40      	cmp	r3, #64	; 0x40
 8007f16:	bf0c      	ite	eq
 8007f18:	2301      	moveq	r3, #1
 8007f1a:	2300      	movne	r3, #0
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f26:	f003 0308 	and.w	r3, r3, #8
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d103      	bne.n	8007f36 <HAL_UART_IRQHandler+0x17a>
 8007f2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d04f      	beq.n	8007fd6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f000 fa28 	bl	800838c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	695b      	ldr	r3, [r3, #20]
 8007f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f46:	2b40      	cmp	r3, #64	; 0x40
 8007f48:	d141      	bne.n	8007fce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	3314      	adds	r3, #20
 8007f50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f54:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f58:	e853 3f00 	ldrex	r3, [r3]
 8007f5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007f60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007f64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	3314      	adds	r3, #20
 8007f72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007f76:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007f7a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007f82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f86:	e841 2300 	strex	r3, r2, [r1]
 8007f8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d1d9      	bne.n	8007f4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d013      	beq.n	8007fc6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fa2:	4a7d      	ldr	r2, [pc, #500]	; (8008198 <HAL_UART_IRQHandler+0x3dc>)
 8007fa4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007faa:	4618      	mov	r0, r3
 8007fac:	f7fb f96c 	bl	8003288 <HAL_DMA_Abort_IT>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d016      	beq.n	8007fe4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007fc0:	4610      	mov	r0, r2
 8007fc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fc4:	e00e      	b.n	8007fe4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 f990 	bl	80082ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fcc:	e00a      	b.n	8007fe4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f000 f98c 	bl	80082ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fd4:	e006      	b.n	8007fe4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 f988 	bl	80082ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007fe2:	e170      	b.n	80082c6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fe4:	bf00      	nop
    return;
 8007fe6:	e16e      	b.n	80082c6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	f040 814a 	bne.w	8008286 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ff6:	f003 0310 	and.w	r3, r3, #16
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f000 8143 	beq.w	8008286 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008004:	f003 0310 	and.w	r3, r3, #16
 8008008:	2b00      	cmp	r3, #0
 800800a:	f000 813c 	beq.w	8008286 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800800e:	2300      	movs	r3, #0
 8008010:	60bb      	str	r3, [r7, #8]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	60bb      	str	r3, [r7, #8]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	60bb      	str	r3, [r7, #8]
 8008022:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	695b      	ldr	r3, [r3, #20]
 800802a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800802e:	2b40      	cmp	r3, #64	; 0x40
 8008030:	f040 80b4 	bne.w	800819c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008040:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008044:	2b00      	cmp	r3, #0
 8008046:	f000 8140 	beq.w	80082ca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800804e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008052:	429a      	cmp	r2, r3
 8008054:	f080 8139 	bcs.w	80082ca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800805e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008064:	69db      	ldr	r3, [r3, #28]
 8008066:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800806a:	f000 8088 	beq.w	800817e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	330c      	adds	r3, #12
 8008074:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008078:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800807c:	e853 3f00 	ldrex	r3, [r3]
 8008080:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008084:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008088:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800808c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	330c      	adds	r3, #12
 8008096:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800809a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800809e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80080a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80080aa:	e841 2300 	strex	r3, r2, [r1]
 80080ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80080b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d1d9      	bne.n	800806e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	3314      	adds	r3, #20
 80080c0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080c4:	e853 3f00 	ldrex	r3, [r3]
 80080c8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80080ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80080cc:	f023 0301 	bic.w	r3, r3, #1
 80080d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	3314      	adds	r3, #20
 80080da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80080de:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80080e2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80080e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80080ea:	e841 2300 	strex	r3, r2, [r1]
 80080ee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80080f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d1e1      	bne.n	80080ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	3314      	adds	r3, #20
 80080fc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008100:	e853 3f00 	ldrex	r3, [r3]
 8008104:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008106:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008108:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800810c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	3314      	adds	r3, #20
 8008116:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800811a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800811c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008120:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008122:	e841 2300 	strex	r3, r2, [r1]
 8008126:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008128:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1e3      	bne.n	80080f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2220      	movs	r2, #32
 8008132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	330c      	adds	r3, #12
 8008142:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008144:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008146:	e853 3f00 	ldrex	r3, [r3]
 800814a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800814c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800814e:	f023 0310 	bic.w	r3, r3, #16
 8008152:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	330c      	adds	r3, #12
 800815c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008160:	65ba      	str	r2, [r7, #88]	; 0x58
 8008162:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008164:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008166:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008168:	e841 2300 	strex	r3, r2, [r1]
 800816c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800816e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1e3      	bne.n	800813c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008178:	4618      	mov	r0, r3
 800817a:	f7fb f815 	bl	80031a8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008186:	b29b      	uxth	r3, r3
 8008188:	1ad3      	subs	r3, r2, r3
 800818a:	b29b      	uxth	r3, r3
 800818c:	4619      	mov	r1, r3
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 f8b6 	bl	8008300 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008194:	e099      	b.n	80082ca <HAL_UART_IRQHandler+0x50e>
 8008196:	bf00      	nop
 8008198:	08008453 	.word	0x08008453
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	1ad3      	subs	r3, r2, r3
 80081a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f000 808b 	beq.w	80082ce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80081b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80081bc:	2b00      	cmp	r3, #0
 80081be:	f000 8086 	beq.w	80082ce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	330c      	adds	r3, #12
 80081c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081cc:	e853 3f00 	ldrex	r3, [r3]
 80081d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80081d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80081d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	330c      	adds	r3, #12
 80081e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80081e6:	647a      	str	r2, [r7, #68]	; 0x44
 80081e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80081ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081ee:	e841 2300 	strex	r3, r2, [r1]
 80081f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80081f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1e3      	bne.n	80081c2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	3314      	adds	r3, #20
 8008200:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008204:	e853 3f00 	ldrex	r3, [r3]
 8008208:	623b      	str	r3, [r7, #32]
   return(result);
 800820a:	6a3b      	ldr	r3, [r7, #32]
 800820c:	f023 0301 	bic.w	r3, r3, #1
 8008210:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	3314      	adds	r3, #20
 800821a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800821e:	633a      	str	r2, [r7, #48]	; 0x30
 8008220:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008222:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008224:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008226:	e841 2300 	strex	r3, r2, [r1]
 800822a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800822c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1e3      	bne.n	80081fa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2220      	movs	r2, #32
 8008236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2200      	movs	r2, #0
 800823e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	330c      	adds	r3, #12
 8008246:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	e853 3f00 	ldrex	r3, [r3]
 800824e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f023 0310 	bic.w	r3, r3, #16
 8008256:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	330c      	adds	r3, #12
 8008260:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008264:	61fa      	str	r2, [r7, #28]
 8008266:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008268:	69b9      	ldr	r1, [r7, #24]
 800826a:	69fa      	ldr	r2, [r7, #28]
 800826c:	e841 2300 	strex	r3, r2, [r1]
 8008270:	617b      	str	r3, [r7, #20]
   return(result);
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e3      	bne.n	8008240 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008278:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800827c:	4619      	mov	r1, r3
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 f83e 	bl	8008300 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008284:	e023      	b.n	80082ce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800828a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800828e:	2b00      	cmp	r3, #0
 8008290:	d009      	beq.n	80082a6 <HAL_UART_IRQHandler+0x4ea>
 8008292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800829a:	2b00      	cmp	r3, #0
 800829c:	d003      	beq.n	80082a6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f000 f8eb 	bl	800847a <UART_Transmit_IT>
    return;
 80082a4:	e014      	b.n	80082d0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80082a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00e      	beq.n	80082d0 <HAL_UART_IRQHandler+0x514>
 80082b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d008      	beq.n	80082d0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f92b 	bl	800851a <UART_EndTransmit_IT>
    return;
 80082c4:	e004      	b.n	80082d0 <HAL_UART_IRQHandler+0x514>
    return;
 80082c6:	bf00      	nop
 80082c8:	e002      	b.n	80082d0 <HAL_UART_IRQHandler+0x514>
      return;
 80082ca:	bf00      	nop
 80082cc:	e000      	b.n	80082d0 <HAL_UART_IRQHandler+0x514>
      return;
 80082ce:	bf00      	nop
  }
}
 80082d0:	37e8      	adds	r7, #232	; 0xe8
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop

080082d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80082f4:	bf00      	nop
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	460b      	mov	r3, r1
 800830a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800830c:	bf00      	nop
 800830e:	370c      	adds	r7, #12
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008318:	b480      	push	{r7}
 800831a:	b085      	sub	sp, #20
 800831c:	af00      	add	r7, sp, #0
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	4613      	mov	r3, r2
 8008324:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	68ba      	ldr	r2, [r7, #8]
 800832a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	88fa      	ldrh	r2, [r7, #6]
 8008330:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	88fa      	ldrh	r2, [r7, #6]
 8008336:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2200      	movs	r2, #0
 800833c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2222      	movs	r2, #34	; 0x22
 8008342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68da      	ldr	r2, [r3, #12]
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800835c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	695a      	ldr	r2, [r3, #20]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f042 0201 	orr.w	r2, r2, #1
 800836c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	68da      	ldr	r2, [r3, #12]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f042 0220 	orr.w	r2, r2, #32
 800837c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3714      	adds	r7, #20
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800838c:	b480      	push	{r7}
 800838e:	b095      	sub	sp, #84	; 0x54
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	330c      	adds	r3, #12
 800839a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800839e:	e853 3f00 	ldrex	r3, [r3]
 80083a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80083a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80083aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	330c      	adds	r3, #12
 80083b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80083b4:	643a      	str	r2, [r7, #64]	; 0x40
 80083b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80083ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80083bc:	e841 2300 	strex	r3, r2, [r1]
 80083c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80083c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d1e5      	bne.n	8008394 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	3314      	adds	r3, #20
 80083ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d0:	6a3b      	ldr	r3, [r7, #32]
 80083d2:	e853 3f00 	ldrex	r3, [r3]
 80083d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	f023 0301 	bic.w	r3, r3, #1
 80083de:	64bb      	str	r3, [r7, #72]	; 0x48
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	3314      	adds	r3, #20
 80083e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80083ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80083ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083f0:	e841 2300 	strex	r3, r2, [r1]
 80083f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80083f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d1e5      	bne.n	80083c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008400:	2b01      	cmp	r3, #1
 8008402:	d119      	bne.n	8008438 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	330c      	adds	r3, #12
 800840a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	e853 3f00 	ldrex	r3, [r3]
 8008412:	60bb      	str	r3, [r7, #8]
   return(result);
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	f023 0310 	bic.w	r3, r3, #16
 800841a:	647b      	str	r3, [r7, #68]	; 0x44
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	330c      	adds	r3, #12
 8008422:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008424:	61ba      	str	r2, [r7, #24]
 8008426:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008428:	6979      	ldr	r1, [r7, #20]
 800842a:	69ba      	ldr	r2, [r7, #24]
 800842c:	e841 2300 	strex	r3, r2, [r1]
 8008430:	613b      	str	r3, [r7, #16]
   return(result);
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d1e5      	bne.n	8008404 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2220      	movs	r2, #32
 800843c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2200      	movs	r2, #0
 8008444:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008446:	bf00      	nop
 8008448:	3754      	adds	r7, #84	; 0x54
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr

08008452 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b084      	sub	sp, #16
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800845e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2200      	movs	r2, #0
 8008464:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2200      	movs	r2, #0
 800846a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800846c:	68f8      	ldr	r0, [r7, #12]
 800846e:	f7ff ff3d 	bl	80082ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008472:	bf00      	nop
 8008474:	3710      	adds	r7, #16
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800847a:	b480      	push	{r7}
 800847c:	b085      	sub	sp, #20
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008488:	b2db      	uxtb	r3, r3
 800848a:	2b21      	cmp	r3, #33	; 0x21
 800848c:	d13e      	bne.n	800850c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008496:	d114      	bne.n	80084c2 <UART_Transmit_IT+0x48>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	691b      	ldr	r3, [r3, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d110      	bne.n	80084c2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6a1b      	ldr	r3, [r3, #32]
 80084a4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	881b      	ldrh	r3, [r3, #0]
 80084aa:	461a      	mov	r2, r3
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084b4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6a1b      	ldr	r3, [r3, #32]
 80084ba:	1c9a      	adds	r2, r3, #2
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	621a      	str	r2, [r3, #32]
 80084c0:	e008      	b.n	80084d4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6a1b      	ldr	r3, [r3, #32]
 80084c6:	1c59      	adds	r1, r3, #1
 80084c8:	687a      	ldr	r2, [r7, #4]
 80084ca:	6211      	str	r1, [r2, #32]
 80084cc:	781a      	ldrb	r2, [r3, #0]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80084d8:	b29b      	uxth	r3, r3
 80084da:	3b01      	subs	r3, #1
 80084dc:	b29b      	uxth	r3, r3
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	4619      	mov	r1, r3
 80084e2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d10f      	bne.n	8008508 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	68da      	ldr	r2, [r3, #12]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	68da      	ldr	r2, [r3, #12]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008506:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008508:	2300      	movs	r3, #0
 800850a:	e000      	b.n	800850e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800850c:	2302      	movs	r3, #2
  }
}
 800850e:	4618      	mov	r0, r3
 8008510:	3714      	adds	r7, #20
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr

0800851a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b082      	sub	sp, #8
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	68da      	ldr	r2, [r3, #12]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008530:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2220      	movs	r2, #32
 8008536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f7ff fecc 	bl	80082d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3708      	adds	r7, #8
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b08c      	sub	sp, #48	; 0x30
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b22      	cmp	r3, #34	; 0x22
 800855c:	f040 80ab 	bne.w	80086b6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008568:	d117      	bne.n	800859a <UART_Receive_IT+0x50>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d113      	bne.n	800859a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008572:	2300      	movs	r3, #0
 8008574:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800857a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	b29b      	uxth	r3, r3
 8008584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008588:	b29a      	uxth	r2, r3
 800858a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800858c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008592:	1c9a      	adds	r2, r3, #2
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	629a      	str	r2, [r3, #40]	; 0x28
 8008598:	e026      	b.n	80085e8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800859e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80085a0:	2300      	movs	r3, #0
 80085a2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ac:	d007      	beq.n	80085be <UART_Receive_IT+0x74>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d10a      	bne.n	80085cc <UART_Receive_IT+0x82>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d106      	bne.n	80085cc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	b2da      	uxtb	r2, r3
 80085c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085c8:	701a      	strb	r2, [r3, #0]
 80085ca:	e008      	b.n	80085de <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085d8:	b2da      	uxtb	r2, r3
 80085da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085dc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085e2:	1c5a      	adds	r2, r3, #1
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	3b01      	subs	r3, #1
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	4619      	mov	r1, r3
 80085f6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d15a      	bne.n	80086b2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	68da      	ldr	r2, [r3, #12]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f022 0220 	bic.w	r2, r2, #32
 800860a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	68da      	ldr	r2, [r3, #12]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800861a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	695a      	ldr	r2, [r3, #20]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f022 0201 	bic.w	r2, r2, #1
 800862a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2220      	movs	r2, #32
 8008630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008638:	2b01      	cmp	r3, #1
 800863a:	d135      	bne.n	80086a8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2200      	movs	r2, #0
 8008640:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	330c      	adds	r3, #12
 8008648:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	613b      	str	r3, [r7, #16]
   return(result);
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	f023 0310 	bic.w	r3, r3, #16
 8008658:	627b      	str	r3, [r7, #36]	; 0x24
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	330c      	adds	r3, #12
 8008660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008662:	623a      	str	r2, [r7, #32]
 8008664:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008666:	69f9      	ldr	r1, [r7, #28]
 8008668:	6a3a      	ldr	r2, [r7, #32]
 800866a:	e841 2300 	strex	r3, r2, [r1]
 800866e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008670:	69bb      	ldr	r3, [r7, #24]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1e5      	bne.n	8008642 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 0310 	and.w	r3, r3, #16
 8008680:	2b10      	cmp	r3, #16
 8008682:	d10a      	bne.n	800869a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008684:	2300      	movs	r3, #0
 8008686:	60fb      	str	r3, [r7, #12]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	60fb      	str	r3, [r7, #12]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	60fb      	str	r3, [r7, #12]
 8008698:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800869e:	4619      	mov	r1, r3
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f7ff fe2d 	bl	8008300 <HAL_UARTEx_RxEventCallback>
 80086a6:	e002      	b.n	80086ae <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f7f8 fd53 	bl	8001154 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80086ae:	2300      	movs	r3, #0
 80086b0:	e002      	b.n	80086b8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80086b2:	2300      	movs	r3, #0
 80086b4:	e000      	b.n	80086b8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80086b6:	2302      	movs	r3, #2
  }
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3730      	adds	r7, #48	; 0x30
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c4:	b09f      	sub	sp, #124	; 0x7c
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	66f8      	str	r0, [r7, #108]	; 0x6c
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80086ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086cc:	685a      	ldr	r2, [r3, #4]
 80086ce:	4b9b      	ldr	r3, [pc, #620]	; (800893c <UART_SetConfig+0x27c>)
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d904      	bls.n	80086de <UART_SetConfig+0x1e>
 80086d4:	f640 6156 	movw	r1, #3670	; 0xe56
 80086d8:	4899      	ldr	r0, [pc, #612]	; (8008940 <UART_SetConfig+0x280>)
 80086da:	f7f9 fbea 	bl	8001eb2 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80086de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086e0:	68db      	ldr	r3, [r3, #12]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d009      	beq.n	80086fa <UART_SetConfig+0x3a>
 80086e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086e8:	68db      	ldr	r3, [r3, #12]
 80086ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086ee:	d004      	beq.n	80086fa <UART_SetConfig+0x3a>
 80086f0:	f640 6157 	movw	r1, #3671	; 0xe57
 80086f4:	4892      	ldr	r0, [pc, #584]	; (8008940 <UART_SetConfig+0x280>)
 80086f6:	f7f9 fbdc 	bl	8001eb2 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80086fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086fc:	691b      	ldr	r3, [r3, #16]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d00e      	beq.n	8008720 <UART_SetConfig+0x60>
 8008702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800870a:	d009      	beq.n	8008720 <UART_SetConfig+0x60>
 800870c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800870e:	691b      	ldr	r3, [r3, #16]
 8008710:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008714:	d004      	beq.n	8008720 <UART_SetConfig+0x60>
 8008716:	f640 6158 	movw	r1, #3672	; 0xe58
 800871a:	4889      	ldr	r0, [pc, #548]	; (8008940 <UART_SetConfig+0x280>)
 800871c:	f7f9 fbc9 	bl	8001eb2 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8008720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008722:	695a      	ldr	r2, [r3, #20]
 8008724:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8008728:	4013      	ands	r3, r2
 800872a:	2b00      	cmp	r3, #0
 800872c:	d103      	bne.n	8008736 <UART_SetConfig+0x76>
 800872e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d104      	bne.n	8008740 <UART_SetConfig+0x80>
 8008736:	f640 6159 	movw	r1, #3673	; 0xe59
 800873a:	4881      	ldr	r0, [pc, #516]	; (8008940 <UART_SetConfig+0x280>)
 800873c:	f7f9 fbb9 	bl	8001eb2 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	691b      	ldr	r3, [r3, #16]
 8008746:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800874a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800874c:	68d9      	ldr	r1, [r3, #12]
 800874e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008750:	681a      	ldr	r2, [r3, #0]
 8008752:	ea40 0301 	orr.w	r3, r0, r1
 8008756:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008758:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800875a:	689a      	ldr	r2, [r3, #8]
 800875c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800875e:	691b      	ldr	r3, [r3, #16]
 8008760:	431a      	orrs	r2, r3
 8008762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008764:	695b      	ldr	r3, [r3, #20]
 8008766:	431a      	orrs	r2, r3
 8008768:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800876a:	69db      	ldr	r3, [r3, #28]
 800876c:	4313      	orrs	r3, r2
 800876e:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	68db      	ldr	r3, [r3, #12]
 8008776:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800877a:	f021 010c 	bic.w	r1, r1, #12
 800877e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008784:	430b      	orrs	r3, r1
 8008786:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008788:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	695b      	ldr	r3, [r3, #20]
 800878e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008794:	6999      	ldr	r1, [r3, #24]
 8008796:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008798:	681a      	ldr	r2, [r3, #0]
 800879a:	ea40 0301 	orr.w	r3, r0, r1
 800879e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80087a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	4b67      	ldr	r3, [pc, #412]	; (8008944 <UART_SetConfig+0x284>)
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d004      	beq.n	80087b4 <UART_SetConfig+0xf4>
 80087aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	4b66      	ldr	r3, [pc, #408]	; (8008948 <UART_SetConfig+0x288>)
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d103      	bne.n	80087bc <UART_SetConfig+0xfc>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80087b4:	f7fb ff16 	bl	80045e4 <HAL_RCC_GetPCLK2Freq>
 80087b8:	6778      	str	r0, [r7, #116]	; 0x74
 80087ba:	e002      	b.n	80087c2 <UART_SetConfig+0x102>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80087bc:	f7fb fefe 	bl	80045bc <HAL_RCC_GetPCLK1Freq>
 80087c0:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80087c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087c4:	69db      	ldr	r3, [r3, #28]
 80087c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087ca:	f040 80c1 	bne.w	8008950 <UART_SetConfig+0x290>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80087ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087d0:	461c      	mov	r4, r3
 80087d2:	f04f 0500 	mov.w	r5, #0
 80087d6:	4622      	mov	r2, r4
 80087d8:	462b      	mov	r3, r5
 80087da:	1891      	adds	r1, r2, r2
 80087dc:	6439      	str	r1, [r7, #64]	; 0x40
 80087de:	415b      	adcs	r3, r3
 80087e0:	647b      	str	r3, [r7, #68]	; 0x44
 80087e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80087e6:	1912      	adds	r2, r2, r4
 80087e8:	eb45 0303 	adc.w	r3, r5, r3
 80087ec:	f04f 0000 	mov.w	r0, #0
 80087f0:	f04f 0100 	mov.w	r1, #0
 80087f4:	00d9      	lsls	r1, r3, #3
 80087f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80087fa:	00d0      	lsls	r0, r2, #3
 80087fc:	4602      	mov	r2, r0
 80087fe:	460b      	mov	r3, r1
 8008800:	1911      	adds	r1, r2, r4
 8008802:	6639      	str	r1, [r7, #96]	; 0x60
 8008804:	416b      	adcs	r3, r5
 8008806:	667b      	str	r3, [r7, #100]	; 0x64
 8008808:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	461a      	mov	r2, r3
 800880e:	f04f 0300 	mov.w	r3, #0
 8008812:	1891      	adds	r1, r2, r2
 8008814:	63b9      	str	r1, [r7, #56]	; 0x38
 8008816:	415b      	adcs	r3, r3
 8008818:	63fb      	str	r3, [r7, #60]	; 0x3c
 800881a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800881e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008822:	f7f8 f93b 	bl	8000a9c <__aeabi_uldivmod>
 8008826:	4602      	mov	r2, r0
 8008828:	460b      	mov	r3, r1
 800882a:	4b48      	ldr	r3, [pc, #288]	; (800894c <UART_SetConfig+0x28c>)
 800882c:	fba3 2302 	umull	r2, r3, r3, r2
 8008830:	095b      	lsrs	r3, r3, #5
 8008832:	011e      	lsls	r6, r3, #4
 8008834:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008836:	461c      	mov	r4, r3
 8008838:	f04f 0500 	mov.w	r5, #0
 800883c:	4622      	mov	r2, r4
 800883e:	462b      	mov	r3, r5
 8008840:	1891      	adds	r1, r2, r2
 8008842:	6339      	str	r1, [r7, #48]	; 0x30
 8008844:	415b      	adcs	r3, r3
 8008846:	637b      	str	r3, [r7, #52]	; 0x34
 8008848:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800884c:	1912      	adds	r2, r2, r4
 800884e:	eb45 0303 	adc.w	r3, r5, r3
 8008852:	f04f 0000 	mov.w	r0, #0
 8008856:	f04f 0100 	mov.w	r1, #0
 800885a:	00d9      	lsls	r1, r3, #3
 800885c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008860:	00d0      	lsls	r0, r2, #3
 8008862:	4602      	mov	r2, r0
 8008864:	460b      	mov	r3, r1
 8008866:	1911      	adds	r1, r2, r4
 8008868:	65b9      	str	r1, [r7, #88]	; 0x58
 800886a:	416b      	adcs	r3, r5
 800886c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800886e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	461a      	mov	r2, r3
 8008874:	f04f 0300 	mov.w	r3, #0
 8008878:	1891      	adds	r1, r2, r2
 800887a:	62b9      	str	r1, [r7, #40]	; 0x28
 800887c:	415b      	adcs	r3, r3
 800887e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008880:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008884:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008888:	f7f8 f908 	bl	8000a9c <__aeabi_uldivmod>
 800888c:	4602      	mov	r2, r0
 800888e:	460b      	mov	r3, r1
 8008890:	4b2e      	ldr	r3, [pc, #184]	; (800894c <UART_SetConfig+0x28c>)
 8008892:	fba3 1302 	umull	r1, r3, r3, r2
 8008896:	095b      	lsrs	r3, r3, #5
 8008898:	2164      	movs	r1, #100	; 0x64
 800889a:	fb01 f303 	mul.w	r3, r1, r3
 800889e:	1ad3      	subs	r3, r2, r3
 80088a0:	00db      	lsls	r3, r3, #3
 80088a2:	3332      	adds	r3, #50	; 0x32
 80088a4:	4a29      	ldr	r2, [pc, #164]	; (800894c <UART_SetConfig+0x28c>)
 80088a6:	fba2 2303 	umull	r2, r3, r2, r3
 80088aa:	095b      	lsrs	r3, r3, #5
 80088ac:	005b      	lsls	r3, r3, #1
 80088ae:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80088b2:	441e      	add	r6, r3
 80088b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088b6:	4618      	mov	r0, r3
 80088b8:	f04f 0100 	mov.w	r1, #0
 80088bc:	4602      	mov	r2, r0
 80088be:	460b      	mov	r3, r1
 80088c0:	1894      	adds	r4, r2, r2
 80088c2:	623c      	str	r4, [r7, #32]
 80088c4:	415b      	adcs	r3, r3
 80088c6:	627b      	str	r3, [r7, #36]	; 0x24
 80088c8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80088cc:	1812      	adds	r2, r2, r0
 80088ce:	eb41 0303 	adc.w	r3, r1, r3
 80088d2:	f04f 0400 	mov.w	r4, #0
 80088d6:	f04f 0500 	mov.w	r5, #0
 80088da:	00dd      	lsls	r5, r3, #3
 80088dc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80088e0:	00d4      	lsls	r4, r2, #3
 80088e2:	4622      	mov	r2, r4
 80088e4:	462b      	mov	r3, r5
 80088e6:	1814      	adds	r4, r2, r0
 80088e8:	653c      	str	r4, [r7, #80]	; 0x50
 80088ea:	414b      	adcs	r3, r1
 80088ec:	657b      	str	r3, [r7, #84]	; 0x54
 80088ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	461a      	mov	r2, r3
 80088f4:	f04f 0300 	mov.w	r3, #0
 80088f8:	1891      	adds	r1, r2, r2
 80088fa:	61b9      	str	r1, [r7, #24]
 80088fc:	415b      	adcs	r3, r3
 80088fe:	61fb      	str	r3, [r7, #28]
 8008900:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008904:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008908:	f7f8 f8c8 	bl	8000a9c <__aeabi_uldivmod>
 800890c:	4602      	mov	r2, r0
 800890e:	460b      	mov	r3, r1
 8008910:	4b0e      	ldr	r3, [pc, #56]	; (800894c <UART_SetConfig+0x28c>)
 8008912:	fba3 1302 	umull	r1, r3, r3, r2
 8008916:	095b      	lsrs	r3, r3, #5
 8008918:	2164      	movs	r1, #100	; 0x64
 800891a:	fb01 f303 	mul.w	r3, r1, r3
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	00db      	lsls	r3, r3, #3
 8008922:	3332      	adds	r3, #50	; 0x32
 8008924:	4a09      	ldr	r2, [pc, #36]	; (800894c <UART_SetConfig+0x28c>)
 8008926:	fba2 2303 	umull	r2, r3, r2, r3
 800892a:	095b      	lsrs	r3, r3, #5
 800892c:	f003 0207 	and.w	r2, r3, #7
 8008930:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4432      	add	r2, r6
 8008936:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008938:	e0c4      	b.n	8008ac4 <UART_SetConfig+0x404>
 800893a:	bf00      	nop
 800893c:	00a037a0 	.word	0x00a037a0
 8008940:	0800997c 	.word	0x0800997c
 8008944:	40011000 	.word	0x40011000
 8008948:	40011400 	.word	0x40011400
 800894c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008950:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008952:	461c      	mov	r4, r3
 8008954:	f04f 0500 	mov.w	r5, #0
 8008958:	4622      	mov	r2, r4
 800895a:	462b      	mov	r3, r5
 800895c:	1891      	adds	r1, r2, r2
 800895e:	6139      	str	r1, [r7, #16]
 8008960:	415b      	adcs	r3, r3
 8008962:	617b      	str	r3, [r7, #20]
 8008964:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008968:	1912      	adds	r2, r2, r4
 800896a:	eb45 0303 	adc.w	r3, r5, r3
 800896e:	f04f 0000 	mov.w	r0, #0
 8008972:	f04f 0100 	mov.w	r1, #0
 8008976:	00d9      	lsls	r1, r3, #3
 8008978:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800897c:	00d0      	lsls	r0, r2, #3
 800897e:	4602      	mov	r2, r0
 8008980:	460b      	mov	r3, r1
 8008982:	eb12 0804 	adds.w	r8, r2, r4
 8008986:	eb43 0905 	adc.w	r9, r3, r5
 800898a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	4618      	mov	r0, r3
 8008990:	f04f 0100 	mov.w	r1, #0
 8008994:	f04f 0200 	mov.w	r2, #0
 8008998:	f04f 0300 	mov.w	r3, #0
 800899c:	008b      	lsls	r3, r1, #2
 800899e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80089a2:	0082      	lsls	r2, r0, #2
 80089a4:	4640      	mov	r0, r8
 80089a6:	4649      	mov	r1, r9
 80089a8:	f7f8 f878 	bl	8000a9c <__aeabi_uldivmod>
 80089ac:	4602      	mov	r2, r0
 80089ae:	460b      	mov	r3, r1
 80089b0:	4b47      	ldr	r3, [pc, #284]	; (8008ad0 <UART_SetConfig+0x410>)
 80089b2:	fba3 2302 	umull	r2, r3, r3, r2
 80089b6:	095b      	lsrs	r3, r3, #5
 80089b8:	011e      	lsls	r6, r3, #4
 80089ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089bc:	4618      	mov	r0, r3
 80089be:	f04f 0100 	mov.w	r1, #0
 80089c2:	4602      	mov	r2, r0
 80089c4:	460b      	mov	r3, r1
 80089c6:	1894      	adds	r4, r2, r2
 80089c8:	60bc      	str	r4, [r7, #8]
 80089ca:	415b      	adcs	r3, r3
 80089cc:	60fb      	str	r3, [r7, #12]
 80089ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80089d2:	1812      	adds	r2, r2, r0
 80089d4:	eb41 0303 	adc.w	r3, r1, r3
 80089d8:	f04f 0400 	mov.w	r4, #0
 80089dc:	f04f 0500 	mov.w	r5, #0
 80089e0:	00dd      	lsls	r5, r3, #3
 80089e2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80089e6:	00d4      	lsls	r4, r2, #3
 80089e8:	4622      	mov	r2, r4
 80089ea:	462b      	mov	r3, r5
 80089ec:	1814      	adds	r4, r2, r0
 80089ee:	64bc      	str	r4, [r7, #72]	; 0x48
 80089f0:	414b      	adcs	r3, r1
 80089f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80089f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	4618      	mov	r0, r3
 80089fa:	f04f 0100 	mov.w	r1, #0
 80089fe:	f04f 0200 	mov.w	r2, #0
 8008a02:	f04f 0300 	mov.w	r3, #0
 8008a06:	008b      	lsls	r3, r1, #2
 8008a08:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a0c:	0082      	lsls	r2, r0, #2
 8008a0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008a12:	f7f8 f843 	bl	8000a9c <__aeabi_uldivmod>
 8008a16:	4602      	mov	r2, r0
 8008a18:	460b      	mov	r3, r1
 8008a1a:	4b2d      	ldr	r3, [pc, #180]	; (8008ad0 <UART_SetConfig+0x410>)
 8008a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8008a20:	095b      	lsrs	r3, r3, #5
 8008a22:	2164      	movs	r1, #100	; 0x64
 8008a24:	fb01 f303 	mul.w	r3, r1, r3
 8008a28:	1ad3      	subs	r3, r2, r3
 8008a2a:	011b      	lsls	r3, r3, #4
 8008a2c:	3332      	adds	r3, #50	; 0x32
 8008a2e:	4a28      	ldr	r2, [pc, #160]	; (8008ad0 <UART_SetConfig+0x410>)
 8008a30:	fba2 2303 	umull	r2, r3, r2, r3
 8008a34:	095b      	lsrs	r3, r3, #5
 8008a36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a3a:	441e      	add	r6, r3
 8008a3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f04f 0100 	mov.w	r1, #0
 8008a44:	4602      	mov	r2, r0
 8008a46:	460b      	mov	r3, r1
 8008a48:	1894      	adds	r4, r2, r2
 8008a4a:	603c      	str	r4, [r7, #0]
 8008a4c:	415b      	adcs	r3, r3
 8008a4e:	607b      	str	r3, [r7, #4]
 8008a50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a54:	1812      	adds	r2, r2, r0
 8008a56:	eb41 0303 	adc.w	r3, r1, r3
 8008a5a:	f04f 0400 	mov.w	r4, #0
 8008a5e:	f04f 0500 	mov.w	r5, #0
 8008a62:	00dd      	lsls	r5, r3, #3
 8008a64:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008a68:	00d4      	lsls	r4, r2, #3
 8008a6a:	4622      	mov	r2, r4
 8008a6c:	462b      	mov	r3, r5
 8008a6e:	eb12 0a00 	adds.w	sl, r2, r0
 8008a72:	eb43 0b01 	adc.w	fp, r3, r1
 8008a76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f04f 0100 	mov.w	r1, #0
 8008a80:	f04f 0200 	mov.w	r2, #0
 8008a84:	f04f 0300 	mov.w	r3, #0
 8008a88:	008b      	lsls	r3, r1, #2
 8008a8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a8e:	0082      	lsls	r2, r0, #2
 8008a90:	4650      	mov	r0, sl
 8008a92:	4659      	mov	r1, fp
 8008a94:	f7f8 f802 	bl	8000a9c <__aeabi_uldivmod>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	4b0c      	ldr	r3, [pc, #48]	; (8008ad0 <UART_SetConfig+0x410>)
 8008a9e:	fba3 1302 	umull	r1, r3, r3, r2
 8008aa2:	095b      	lsrs	r3, r3, #5
 8008aa4:	2164      	movs	r1, #100	; 0x64
 8008aa6:	fb01 f303 	mul.w	r3, r1, r3
 8008aaa:	1ad3      	subs	r3, r2, r3
 8008aac:	011b      	lsls	r3, r3, #4
 8008aae:	3332      	adds	r3, #50	; 0x32
 8008ab0:	4a07      	ldr	r2, [pc, #28]	; (8008ad0 <UART_SetConfig+0x410>)
 8008ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ab6:	095b      	lsrs	r3, r3, #5
 8008ab8:	f003 020f 	and.w	r2, r3, #15
 8008abc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4432      	add	r2, r6
 8008ac2:	609a      	str	r2, [r3, #8]
}
 8008ac4:	bf00      	nop
 8008ac6:	377c      	adds	r7, #124	; 0x7c
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ace:	bf00      	nop
 8008ad0:	51eb851f 	.word	0x51eb851f

08008ad4 <DC_MOTOR_Init>:
#include "../DC_MOTOR/DC_MOTOR.h"
#include "../DC_MOTOR/DC_MOTOR_cfg.h"
#include "../Core/Inc/main.h"

void DC_MOTOR_Init(uint8_t au8_MOTOR_Instance)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b0a4      	sub	sp, #144	; 0x90
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	4603      	mov	r3, r0
 8008adc:	71fb      	strb	r3, [r7, #7]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008ade:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	601a      	str	r2, [r3, #0]
 8008ae6:	605a      	str	r2, [r3, #4]
 8008ae8:	609a      	str	r2, [r3, #8]
 8008aea:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008aec:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8008af0:	2200      	movs	r2, #0
 8008af2:	601a      	str	r2, [r3, #0]
 8008af4:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8008af6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008afa:	2200      	movs	r2, #0
 8008afc:	601a      	str	r2, [r3, #0]
 8008afe:	605a      	str	r2, [r3, #4]
 8008b00:	609a      	str	r2, [r3, #8]
 8008b02:	60da      	str	r2, [r3, #12]
 8008b04:	611a      	str	r2, [r3, #16]
 8008b06:	615a      	str	r2, [r3, #20]
 8008b08:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint32_t ARR_Value = 0;
 8008b10:	2300      	movs	r3, #0
 8008b12:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    uint8_t i = 0;
 8008b16:	2300      	movs	r3, #0
 8008b18:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b


	/*--------[ Calculate The PSC & ARR Values To Set PWM Resolution And Approx. The F_pwm ]-------*/

	/* Those Equations Sets The PWM Resolution & Approximates The F_pwm */
	ARR_Value = 1;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8008b22:	2300      	movs	r3, #0
 8008b24:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 8008b28:	e009      	b.n	8008b3e <DC_MOTOR_Init+0x6a>
	{
		ARR_Value *= 2;
 8008b2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008b2e:	005b      	lsls	r3, r3, #1
 8008b30:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8008b34:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8008b38:	3301      	adds	r3, #1
 8008b3a:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 8008b3e:	79fa      	ldrb	r2, [r7, #7]
 8008b40:	494d      	ldr	r1, [pc, #308]	; (8008c78 <DC_MOTOR_Init+0x1a4>)
 8008b42:	4613      	mov	r3, r2
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	4413      	add	r3, r2
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	440b      	add	r3, r1
 8008b4c:	3310      	adds	r3, #16
 8008b4e:	781b      	ldrb	r3, [r3, #0]
 8008b50:	f897 208b 	ldrb.w	r2, [r7, #139]	; 0x8b
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d3e8      	bcc.n	8008b2a <DC_MOTOR_Init+0x56>
	}
	PSC_Value = (uint32_t) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz*1000000) / (ARR_Value*DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_FREQ_Hz));
 8008b58:	79fa      	ldrb	r2, [r7, #7]
 8008b5a:	4947      	ldr	r1, [pc, #284]	; (8008c78 <DC_MOTOR_Init+0x1a4>)
 8008b5c:	4613      	mov	r3, r2
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	4413      	add	r3, r2
 8008b62:	009b      	lsls	r3, r3, #2
 8008b64:	440b      	add	r3, r1
 8008b66:	3308      	adds	r3, #8
 8008b68:	881b      	ldrh	r3, [r3, #0]
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	4b43      	ldr	r3, [pc, #268]	; (8008c7c <DC_MOTOR_Init+0x1a8>)
 8008b6e:	fb03 f302 	mul.w	r3, r3, r2
 8008b72:	4618      	mov	r0, r3
 8008b74:	79fa      	ldrb	r2, [r7, #7]
 8008b76:	4940      	ldr	r1, [pc, #256]	; (8008c78 <DC_MOTOR_Init+0x1a4>)
 8008b78:	4613      	mov	r3, r2
 8008b7a:	009b      	lsls	r3, r3, #2
 8008b7c:	4413      	add	r3, r2
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	440b      	add	r3, r1
 8008b82:	330c      	adds	r3, #12
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8008b8a:	fb02 f303 	mul.w	r3, r2, r3
 8008b8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008b92:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PSC_Value--;
 8008b96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b9a:	3b01      	subs	r3, #1
 8008b9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	ARR_Value -= 2;
 8008ba0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008ba4:	3b02      	subs	r3, #2
 8008ba6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	/*--------[ Configure The DC Motor PWM Timer Channel ]-------*/

	htim.Instance = DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance;
 8008baa:	79fa      	ldrb	r2, [r7, #7]
 8008bac:	4932      	ldr	r1, [pc, #200]	; (8008c78 <DC_MOTOR_Init+0x1a4>)
 8008bae:	4613      	mov	r3, r2
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	4413      	add	r3, r2
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	440b      	add	r3, r1
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	60bb      	str	r3, [r7, #8]
	htim.Init.Prescaler = PSC_Value;
 8008bbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008bc0:	60fb      	str	r3, [r7, #12]
	htim.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8008bc2:	2360      	movs	r3, #96	; 0x60
 8008bc4:	613b      	str	r3, [r7, #16]
	htim.Init.Period = ARR_Value;
 8008bc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008bca:	617b      	str	r3, [r7, #20]
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	61bb      	str	r3, [r7, #24]
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008bd0:	2380      	movs	r3, #128	; 0x80
 8008bd2:	623b      	str	r3, [r7, #32]
	HAL_TIM_Base_Init(&htim);
 8008bd4:	f107 0308 	add.w	r3, r7, #8
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7fc fdd1 	bl	8005780 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008bde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008be2:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 8008be4:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8008be8:	f107 0308 	add.w	r3, r7, #8
 8008bec:	4611      	mov	r1, r2
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f7fd fe7c 	bl	80068ec <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 8008bf4:	f107 0308 	add.w	r3, r7, #8
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f7fc ff77 	bl	8005aec <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	66fb      	str	r3, [r7, #108]	; 0x6c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008c02:	2300      	movs	r3, #0
 8008c04:	673b      	str	r3, [r7, #112]	; 0x70
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8008c06:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8008c0a:	f107 0308 	add.w	r3, r7, #8
 8008c0e:	4611      	mov	r1, r2
 8008c10:	4618      	mov	r0, r3
 8008c12:	f7fe fe0b 	bl	800782c <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008c16:	2360      	movs	r3, #96	; 0x60
 8008c18:	653b      	str	r3, [r7, #80]	; 0x50
	sConfigOC.Pulse = 0;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	657b      	str	r3, [r7, #84]	; 0x54
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	65bb      	str	r3, [r7, #88]	; 0x58
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008c22:	2300      	movs	r3, #0
 8008c24:	663b      	str	r3, [r7, #96]	; 0x60
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8008c26:	79fa      	ldrb	r2, [r7, #7]
 8008c28:	4913      	ldr	r1, [pc, #76]	; (8008c78 <DC_MOTOR_Init+0x1a4>)
 8008c2a:	4613      	mov	r3, r2
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	4413      	add	r3, r2
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	440b      	add	r3, r1
 8008c34:	3304      	adds	r3, #4
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8008c3c:	f107 0308 	add.w	r3, r7, #8
 8008c40:	4618      	mov	r0, r3
 8008c42:	f7fd fc7b 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim);
 8008c46:	f107 0308 	add.w	r3, r7, #8
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f7f9 fc7c 	bl	8002548 <HAL_TIM_MspPostInit>

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8008c50:	79fa      	ldrb	r2, [r7, #7]
 8008c52:	4909      	ldr	r1, [pc, #36]	; (8008c78 <DC_MOTOR_Init+0x1a4>)
 8008c54:	4613      	mov	r3, r2
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	4413      	add	r3, r2
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	440b      	add	r3, r1
 8008c5e:	3304      	adds	r3, #4
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	f107 0308 	add.w	r3, r7, #8
 8008c66:	4611      	mov	r1, r2
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f7fd f82f 	bl	8005ccc <HAL_TIM_PWM_Start>
}
 8008c6e:	bf00      	nop
 8008c70:	3790      	adds	r7, #144	; 0x90
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}
 8008c76:	bf00      	nop
 8008c78:	080099f8 	.word	0x080099f8
 8008c7c:	000f4240 	.word	0x000f4240

08008c80 <DC_MOTOR_Start>:

void DC_MOTOR_Start(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b083      	sub	sp, #12
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	4603      	mov	r3, r0
 8008c88:	460a      	mov	r2, r1
 8008c8a:	71fb      	strb	r3, [r7, #7]
 8008c8c:	4613      	mov	r3, r2
 8008c8e:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8008c90:	79fa      	ldrb	r2, [r7, #7]
 8008c92:	4928      	ldr	r1, [pc, #160]	; (8008d34 <DC_MOTOR_Start+0xb4>)
 8008c94:	4613      	mov	r3, r2
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	4413      	add	r3, r2
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	440b      	add	r3, r1
 8008c9e:	3304      	adds	r3, #4
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d10a      	bne.n	8008cbc <DC_MOTOR_Start+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8008ca6:	79fa      	ldrb	r2, [r7, #7]
 8008ca8:	4922      	ldr	r1, [pc, #136]	; (8008d34 <DC_MOTOR_Start+0xb4>)
 8008caa:	4613      	mov	r3, r2
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	4413      	add	r3, r2
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	440b      	add	r3, r1
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	88ba      	ldrh	r2, [r7, #4]
 8008cb8:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8008cba:	e035      	b.n	8008d28 <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8008cbc:	79fa      	ldrb	r2, [r7, #7]
 8008cbe:	491d      	ldr	r1, [pc, #116]	; (8008d34 <DC_MOTOR_Start+0xb4>)
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	009b      	lsls	r3, r3, #2
 8008cc4:	4413      	add	r3, r2
 8008cc6:	009b      	lsls	r3, r3, #2
 8008cc8:	440b      	add	r3, r1
 8008cca:	3304      	adds	r3, #4
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	2b04      	cmp	r3, #4
 8008cd0:	d10a      	bne.n	8008ce8 <DC_MOTOR_Start+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8008cd2:	79fa      	ldrb	r2, [r7, #7]
 8008cd4:	4917      	ldr	r1, [pc, #92]	; (8008d34 <DC_MOTOR_Start+0xb4>)
 8008cd6:	4613      	mov	r3, r2
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	4413      	add	r3, r2
 8008cdc:	009b      	lsls	r3, r3, #2
 8008cde:	440b      	add	r3, r1
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	88ba      	ldrh	r2, [r7, #4]
 8008ce4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8008ce6:	e01f      	b.n	8008d28 <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8008ce8:	79fa      	ldrb	r2, [r7, #7]
 8008cea:	4912      	ldr	r1, [pc, #72]	; (8008d34 <DC_MOTOR_Start+0xb4>)
 8008cec:	4613      	mov	r3, r2
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	4413      	add	r3, r2
 8008cf2:	009b      	lsls	r3, r3, #2
 8008cf4:	440b      	add	r3, r1
 8008cf6:	3304      	adds	r3, #4
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	2b08      	cmp	r3, #8
 8008cfc:	d10a      	bne.n	8008d14 <DC_MOTOR_Start+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8008cfe:	79fa      	ldrb	r2, [r7, #7]
 8008d00:	490c      	ldr	r1, [pc, #48]	; (8008d34 <DC_MOTOR_Start+0xb4>)
 8008d02:	4613      	mov	r3, r2
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	4413      	add	r3, r2
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	440b      	add	r3, r1
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	88ba      	ldrh	r2, [r7, #4]
 8008d10:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008d12:	e009      	b.n	8008d28 <DC_MOTOR_Start+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 8008d14:	79fa      	ldrb	r2, [r7, #7]
 8008d16:	4907      	ldr	r1, [pc, #28]	; (8008d34 <DC_MOTOR_Start+0xb4>)
 8008d18:	4613      	mov	r3, r2
 8008d1a:	009b      	lsls	r3, r3, #2
 8008d1c:	4413      	add	r3, r2
 8008d1e:	009b      	lsls	r3, r3, #2
 8008d20:	440b      	add	r3, r1
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	88ba      	ldrh	r2, [r7, #4]
 8008d26:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008d28:	bf00      	nop
 8008d2a:	370c      	adds	r7, #12
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr
 8008d34:	080099f8 	.word	0x080099f8

08008d38 <DC_MOTOR_Set_Speed>:

void DC_MOTOR_Set_Speed(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	4603      	mov	r3, r0
 8008d40:	460a      	mov	r2, r1
 8008d42:	71fb      	strb	r3, [r7, #7]
 8008d44:	4613      	mov	r3, r2
 8008d46:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8008d48:	79fa      	ldrb	r2, [r7, #7]
 8008d4a:	4928      	ldr	r1, [pc, #160]	; (8008dec <DC_MOTOR_Set_Speed+0xb4>)
 8008d4c:	4613      	mov	r3, r2
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	4413      	add	r3, r2
 8008d52:	009b      	lsls	r3, r3, #2
 8008d54:	440b      	add	r3, r1
 8008d56:	3304      	adds	r3, #4
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d10a      	bne.n	8008d74 <DC_MOTOR_Set_Speed+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8008d5e:	79fa      	ldrb	r2, [r7, #7]
 8008d60:	4922      	ldr	r1, [pc, #136]	; (8008dec <DC_MOTOR_Set_Speed+0xb4>)
 8008d62:	4613      	mov	r3, r2
 8008d64:	009b      	lsls	r3, r3, #2
 8008d66:	4413      	add	r3, r2
 8008d68:	009b      	lsls	r3, r3, #2
 8008d6a:	440b      	add	r3, r1
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	88ba      	ldrh	r2, [r7, #4]
 8008d70:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8008d72:	e035      	b.n	8008de0 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8008d74:	79fa      	ldrb	r2, [r7, #7]
 8008d76:	491d      	ldr	r1, [pc, #116]	; (8008dec <DC_MOTOR_Set_Speed+0xb4>)
 8008d78:	4613      	mov	r3, r2
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	4413      	add	r3, r2
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	440b      	add	r3, r1
 8008d82:	3304      	adds	r3, #4
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	2b04      	cmp	r3, #4
 8008d88:	d10a      	bne.n	8008da0 <DC_MOTOR_Set_Speed+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8008d8a:	79fa      	ldrb	r2, [r7, #7]
 8008d8c:	4917      	ldr	r1, [pc, #92]	; (8008dec <DC_MOTOR_Set_Speed+0xb4>)
 8008d8e:	4613      	mov	r3, r2
 8008d90:	009b      	lsls	r3, r3, #2
 8008d92:	4413      	add	r3, r2
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	440b      	add	r3, r1
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	88ba      	ldrh	r2, [r7, #4]
 8008d9c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8008d9e:	e01f      	b.n	8008de0 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8008da0:	79fa      	ldrb	r2, [r7, #7]
 8008da2:	4912      	ldr	r1, [pc, #72]	; (8008dec <DC_MOTOR_Set_Speed+0xb4>)
 8008da4:	4613      	mov	r3, r2
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	4413      	add	r3, r2
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	440b      	add	r3, r1
 8008dae:	3304      	adds	r3, #4
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b08      	cmp	r3, #8
 8008db4:	d10a      	bne.n	8008dcc <DC_MOTOR_Set_Speed+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8008db6:	79fa      	ldrb	r2, [r7, #7]
 8008db8:	490c      	ldr	r1, [pc, #48]	; (8008dec <DC_MOTOR_Set_Speed+0xb4>)
 8008dba:	4613      	mov	r3, r2
 8008dbc:	009b      	lsls	r3, r3, #2
 8008dbe:	4413      	add	r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	440b      	add	r3, r1
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	88ba      	ldrh	r2, [r7, #4]
 8008dc8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008dca:	e009      	b.n	8008de0 <DC_MOTOR_Set_Speed+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 8008dcc:	79fa      	ldrb	r2, [r7, #7]
 8008dce:	4907      	ldr	r1, [pc, #28]	; (8008dec <DC_MOTOR_Set_Speed+0xb4>)
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	4413      	add	r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	440b      	add	r3, r1
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	88ba      	ldrh	r2, [r7, #4]
 8008dde:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008de0:	bf00      	nop
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr
 8008dec:	080099f8 	.word	0x080099f8

08008df0 <DWT_Delay_Init>:

#include "DWT_Delay.h"


uint32_t DWT_Delay_Init(void)
{
 8008df0:	b480      	push	{r7}
 8008df2:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8008df4:	4b14      	ldr	r3, [pc, #80]	; (8008e48 <DWT_Delay_Init+0x58>)
 8008df6:	68db      	ldr	r3, [r3, #12]
 8008df8:	4a13      	ldr	r2, [pc, #76]	; (8008e48 <DWT_Delay_Init+0x58>)
 8008dfa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008dfe:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8008e00:	4b11      	ldr	r3, [pc, #68]	; (8008e48 <DWT_Delay_Init+0x58>)
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	4a10      	ldr	r2, [pc, #64]	; (8008e48 <DWT_Delay_Init+0x58>)
 8008e06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008e0a:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8008e0c:	4b0f      	ldr	r3, [pc, #60]	; (8008e4c <DWT_Delay_Init+0x5c>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a0e      	ldr	r2, [pc, #56]	; (8008e4c <DWT_Delay_Init+0x5c>)
 8008e12:	f023 0301 	bic.w	r3, r3, #1
 8008e16:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8008e18:	4b0c      	ldr	r3, [pc, #48]	; (8008e4c <DWT_Delay_Init+0x5c>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a0b      	ldr	r2, [pc, #44]	; (8008e4c <DWT_Delay_Init+0x5c>)
 8008e1e:	f043 0301 	orr.w	r3, r3, #1
 8008e22:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8008e24:	4b09      	ldr	r3, [pc, #36]	; (8008e4c <DWT_Delay_Init+0x5c>)
 8008e26:	2200      	movs	r2, #0
 8008e28:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8008e2a:	bf00      	nop
    __ASM volatile ("NOP");
 8008e2c:	bf00      	nop
    __ASM volatile ("NOP");
 8008e2e:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8008e30:	4b06      	ldr	r3, [pc, #24]	; (8008e4c <DWT_Delay_Init+0x5c>)
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d001      	beq.n	8008e3c <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8008e38:	2300      	movs	r3, #0
 8008e3a:	e000      	b.n	8008e3e <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8008e3c:	2301      	movs	r3, #1
    }
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr
 8008e48:	e000edf0 	.word	0xe000edf0
 8008e4c:	e0001000 	.word	0xe0001000

08008e50 <__errno>:
 8008e50:	4b01      	ldr	r3, [pc, #4]	; (8008e58 <__errno+0x8>)
 8008e52:	6818      	ldr	r0, [r3, #0]
 8008e54:	4770      	bx	lr
 8008e56:	bf00      	nop
 8008e58:	20000028 	.word	0x20000028

08008e5c <__libc_init_array>:
 8008e5c:	b570      	push	{r4, r5, r6, lr}
 8008e5e:	4d0d      	ldr	r5, [pc, #52]	; (8008e94 <__libc_init_array+0x38>)
 8008e60:	4c0d      	ldr	r4, [pc, #52]	; (8008e98 <__libc_init_array+0x3c>)
 8008e62:	1b64      	subs	r4, r4, r5
 8008e64:	10a4      	asrs	r4, r4, #2
 8008e66:	2600      	movs	r6, #0
 8008e68:	42a6      	cmp	r6, r4
 8008e6a:	d109      	bne.n	8008e80 <__libc_init_array+0x24>
 8008e6c:	4d0b      	ldr	r5, [pc, #44]	; (8008e9c <__libc_init_array+0x40>)
 8008e6e:	4c0c      	ldr	r4, [pc, #48]	; (8008ea0 <__libc_init_array+0x44>)
 8008e70:	f000 fc4e 	bl	8009710 <_init>
 8008e74:	1b64      	subs	r4, r4, r5
 8008e76:	10a4      	asrs	r4, r4, #2
 8008e78:	2600      	movs	r6, #0
 8008e7a:	42a6      	cmp	r6, r4
 8008e7c:	d105      	bne.n	8008e8a <__libc_init_array+0x2e>
 8008e7e:	bd70      	pop	{r4, r5, r6, pc}
 8008e80:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e84:	4798      	blx	r3
 8008e86:	3601      	adds	r6, #1
 8008e88:	e7ee      	b.n	8008e68 <__libc_init_array+0xc>
 8008e8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e8e:	4798      	blx	r3
 8008e90:	3601      	adds	r6, #1
 8008e92:	e7f2      	b.n	8008e7a <__libc_init_array+0x1e>
 8008e94:	08009a5c 	.word	0x08009a5c
 8008e98:	08009a5c 	.word	0x08009a5c
 8008e9c:	08009a5c 	.word	0x08009a5c
 8008ea0:	08009a60 	.word	0x08009a60

08008ea4 <memcpy>:
 8008ea4:	440a      	add	r2, r1
 8008ea6:	4291      	cmp	r1, r2
 8008ea8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008eac:	d100      	bne.n	8008eb0 <memcpy+0xc>
 8008eae:	4770      	bx	lr
 8008eb0:	b510      	push	{r4, lr}
 8008eb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008eba:	4291      	cmp	r1, r2
 8008ebc:	d1f9      	bne.n	8008eb2 <memcpy+0xe>
 8008ebe:	bd10      	pop	{r4, pc}

08008ec0 <memset>:
 8008ec0:	4402      	add	r2, r0
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d100      	bne.n	8008eca <memset+0xa>
 8008ec8:	4770      	bx	lr
 8008eca:	f803 1b01 	strb.w	r1, [r3], #1
 8008ece:	e7f9      	b.n	8008ec4 <memset+0x4>

08008ed0 <siprintf>:
 8008ed0:	b40e      	push	{r1, r2, r3}
 8008ed2:	b500      	push	{lr}
 8008ed4:	b09c      	sub	sp, #112	; 0x70
 8008ed6:	ab1d      	add	r3, sp, #116	; 0x74
 8008ed8:	9002      	str	r0, [sp, #8]
 8008eda:	9006      	str	r0, [sp, #24]
 8008edc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ee0:	4809      	ldr	r0, [pc, #36]	; (8008f08 <siprintf+0x38>)
 8008ee2:	9107      	str	r1, [sp, #28]
 8008ee4:	9104      	str	r1, [sp, #16]
 8008ee6:	4909      	ldr	r1, [pc, #36]	; (8008f0c <siprintf+0x3c>)
 8008ee8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eec:	9105      	str	r1, [sp, #20]
 8008eee:	6800      	ldr	r0, [r0, #0]
 8008ef0:	9301      	str	r3, [sp, #4]
 8008ef2:	a902      	add	r1, sp, #8
 8008ef4:	f000 f868 	bl	8008fc8 <_svfiprintf_r>
 8008ef8:	9b02      	ldr	r3, [sp, #8]
 8008efa:	2200      	movs	r2, #0
 8008efc:	701a      	strb	r2, [r3, #0]
 8008efe:	b01c      	add	sp, #112	; 0x70
 8008f00:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f04:	b003      	add	sp, #12
 8008f06:	4770      	bx	lr
 8008f08:	20000028 	.word	0x20000028
 8008f0c:	ffff0208 	.word	0xffff0208

08008f10 <__ssputs_r>:
 8008f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f14:	688e      	ldr	r6, [r1, #8]
 8008f16:	429e      	cmp	r6, r3
 8008f18:	4682      	mov	sl, r0
 8008f1a:	460c      	mov	r4, r1
 8008f1c:	4690      	mov	r8, r2
 8008f1e:	461f      	mov	r7, r3
 8008f20:	d838      	bhi.n	8008f94 <__ssputs_r+0x84>
 8008f22:	898a      	ldrh	r2, [r1, #12]
 8008f24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f28:	d032      	beq.n	8008f90 <__ssputs_r+0x80>
 8008f2a:	6825      	ldr	r5, [r4, #0]
 8008f2c:	6909      	ldr	r1, [r1, #16]
 8008f2e:	eba5 0901 	sub.w	r9, r5, r1
 8008f32:	6965      	ldr	r5, [r4, #20]
 8008f34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	444b      	add	r3, r9
 8008f40:	106d      	asrs	r5, r5, #1
 8008f42:	429d      	cmp	r5, r3
 8008f44:	bf38      	it	cc
 8008f46:	461d      	movcc	r5, r3
 8008f48:	0553      	lsls	r3, r2, #21
 8008f4a:	d531      	bpl.n	8008fb0 <__ssputs_r+0xa0>
 8008f4c:	4629      	mov	r1, r5
 8008f4e:	f000 fb39 	bl	80095c4 <_malloc_r>
 8008f52:	4606      	mov	r6, r0
 8008f54:	b950      	cbnz	r0, 8008f6c <__ssputs_r+0x5c>
 8008f56:	230c      	movs	r3, #12
 8008f58:	f8ca 3000 	str.w	r3, [sl]
 8008f5c:	89a3      	ldrh	r3, [r4, #12]
 8008f5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f62:	81a3      	strh	r3, [r4, #12]
 8008f64:	f04f 30ff 	mov.w	r0, #4294967295
 8008f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f6c:	6921      	ldr	r1, [r4, #16]
 8008f6e:	464a      	mov	r2, r9
 8008f70:	f7ff ff98 	bl	8008ea4 <memcpy>
 8008f74:	89a3      	ldrh	r3, [r4, #12]
 8008f76:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f7e:	81a3      	strh	r3, [r4, #12]
 8008f80:	6126      	str	r6, [r4, #16]
 8008f82:	6165      	str	r5, [r4, #20]
 8008f84:	444e      	add	r6, r9
 8008f86:	eba5 0509 	sub.w	r5, r5, r9
 8008f8a:	6026      	str	r6, [r4, #0]
 8008f8c:	60a5      	str	r5, [r4, #8]
 8008f8e:	463e      	mov	r6, r7
 8008f90:	42be      	cmp	r6, r7
 8008f92:	d900      	bls.n	8008f96 <__ssputs_r+0x86>
 8008f94:	463e      	mov	r6, r7
 8008f96:	4632      	mov	r2, r6
 8008f98:	6820      	ldr	r0, [r4, #0]
 8008f9a:	4641      	mov	r1, r8
 8008f9c:	f000 faa8 	bl	80094f0 <memmove>
 8008fa0:	68a3      	ldr	r3, [r4, #8]
 8008fa2:	6822      	ldr	r2, [r4, #0]
 8008fa4:	1b9b      	subs	r3, r3, r6
 8008fa6:	4432      	add	r2, r6
 8008fa8:	60a3      	str	r3, [r4, #8]
 8008faa:	6022      	str	r2, [r4, #0]
 8008fac:	2000      	movs	r0, #0
 8008fae:	e7db      	b.n	8008f68 <__ssputs_r+0x58>
 8008fb0:	462a      	mov	r2, r5
 8008fb2:	f000 fb61 	bl	8009678 <_realloc_r>
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	d1e1      	bne.n	8008f80 <__ssputs_r+0x70>
 8008fbc:	6921      	ldr	r1, [r4, #16]
 8008fbe:	4650      	mov	r0, sl
 8008fc0:	f000 fab0 	bl	8009524 <_free_r>
 8008fc4:	e7c7      	b.n	8008f56 <__ssputs_r+0x46>
	...

08008fc8 <_svfiprintf_r>:
 8008fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fcc:	4698      	mov	r8, r3
 8008fce:	898b      	ldrh	r3, [r1, #12]
 8008fd0:	061b      	lsls	r3, r3, #24
 8008fd2:	b09d      	sub	sp, #116	; 0x74
 8008fd4:	4607      	mov	r7, r0
 8008fd6:	460d      	mov	r5, r1
 8008fd8:	4614      	mov	r4, r2
 8008fda:	d50e      	bpl.n	8008ffa <_svfiprintf_r+0x32>
 8008fdc:	690b      	ldr	r3, [r1, #16]
 8008fde:	b963      	cbnz	r3, 8008ffa <_svfiprintf_r+0x32>
 8008fe0:	2140      	movs	r1, #64	; 0x40
 8008fe2:	f000 faef 	bl	80095c4 <_malloc_r>
 8008fe6:	6028      	str	r0, [r5, #0]
 8008fe8:	6128      	str	r0, [r5, #16]
 8008fea:	b920      	cbnz	r0, 8008ff6 <_svfiprintf_r+0x2e>
 8008fec:	230c      	movs	r3, #12
 8008fee:	603b      	str	r3, [r7, #0]
 8008ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ff4:	e0d1      	b.n	800919a <_svfiprintf_r+0x1d2>
 8008ff6:	2340      	movs	r3, #64	; 0x40
 8008ff8:	616b      	str	r3, [r5, #20]
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	9309      	str	r3, [sp, #36]	; 0x24
 8008ffe:	2320      	movs	r3, #32
 8009000:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009004:	f8cd 800c 	str.w	r8, [sp, #12]
 8009008:	2330      	movs	r3, #48	; 0x30
 800900a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80091b4 <_svfiprintf_r+0x1ec>
 800900e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009012:	f04f 0901 	mov.w	r9, #1
 8009016:	4623      	mov	r3, r4
 8009018:	469a      	mov	sl, r3
 800901a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800901e:	b10a      	cbz	r2, 8009024 <_svfiprintf_r+0x5c>
 8009020:	2a25      	cmp	r2, #37	; 0x25
 8009022:	d1f9      	bne.n	8009018 <_svfiprintf_r+0x50>
 8009024:	ebba 0b04 	subs.w	fp, sl, r4
 8009028:	d00b      	beq.n	8009042 <_svfiprintf_r+0x7a>
 800902a:	465b      	mov	r3, fp
 800902c:	4622      	mov	r2, r4
 800902e:	4629      	mov	r1, r5
 8009030:	4638      	mov	r0, r7
 8009032:	f7ff ff6d 	bl	8008f10 <__ssputs_r>
 8009036:	3001      	adds	r0, #1
 8009038:	f000 80aa 	beq.w	8009190 <_svfiprintf_r+0x1c8>
 800903c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800903e:	445a      	add	r2, fp
 8009040:	9209      	str	r2, [sp, #36]	; 0x24
 8009042:	f89a 3000 	ldrb.w	r3, [sl]
 8009046:	2b00      	cmp	r3, #0
 8009048:	f000 80a2 	beq.w	8009190 <_svfiprintf_r+0x1c8>
 800904c:	2300      	movs	r3, #0
 800904e:	f04f 32ff 	mov.w	r2, #4294967295
 8009052:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009056:	f10a 0a01 	add.w	sl, sl, #1
 800905a:	9304      	str	r3, [sp, #16]
 800905c:	9307      	str	r3, [sp, #28]
 800905e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009062:	931a      	str	r3, [sp, #104]	; 0x68
 8009064:	4654      	mov	r4, sl
 8009066:	2205      	movs	r2, #5
 8009068:	f814 1b01 	ldrb.w	r1, [r4], #1
 800906c:	4851      	ldr	r0, [pc, #324]	; (80091b4 <_svfiprintf_r+0x1ec>)
 800906e:	f7f7 f8d7 	bl	8000220 <memchr>
 8009072:	9a04      	ldr	r2, [sp, #16]
 8009074:	b9d8      	cbnz	r0, 80090ae <_svfiprintf_r+0xe6>
 8009076:	06d0      	lsls	r0, r2, #27
 8009078:	bf44      	itt	mi
 800907a:	2320      	movmi	r3, #32
 800907c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009080:	0711      	lsls	r1, r2, #28
 8009082:	bf44      	itt	mi
 8009084:	232b      	movmi	r3, #43	; 0x2b
 8009086:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800908a:	f89a 3000 	ldrb.w	r3, [sl]
 800908e:	2b2a      	cmp	r3, #42	; 0x2a
 8009090:	d015      	beq.n	80090be <_svfiprintf_r+0xf6>
 8009092:	9a07      	ldr	r2, [sp, #28]
 8009094:	4654      	mov	r4, sl
 8009096:	2000      	movs	r0, #0
 8009098:	f04f 0c0a 	mov.w	ip, #10
 800909c:	4621      	mov	r1, r4
 800909e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090a2:	3b30      	subs	r3, #48	; 0x30
 80090a4:	2b09      	cmp	r3, #9
 80090a6:	d94e      	bls.n	8009146 <_svfiprintf_r+0x17e>
 80090a8:	b1b0      	cbz	r0, 80090d8 <_svfiprintf_r+0x110>
 80090aa:	9207      	str	r2, [sp, #28]
 80090ac:	e014      	b.n	80090d8 <_svfiprintf_r+0x110>
 80090ae:	eba0 0308 	sub.w	r3, r0, r8
 80090b2:	fa09 f303 	lsl.w	r3, r9, r3
 80090b6:	4313      	orrs	r3, r2
 80090b8:	9304      	str	r3, [sp, #16]
 80090ba:	46a2      	mov	sl, r4
 80090bc:	e7d2      	b.n	8009064 <_svfiprintf_r+0x9c>
 80090be:	9b03      	ldr	r3, [sp, #12]
 80090c0:	1d19      	adds	r1, r3, #4
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	9103      	str	r1, [sp, #12]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	bfbb      	ittet	lt
 80090ca:	425b      	neglt	r3, r3
 80090cc:	f042 0202 	orrlt.w	r2, r2, #2
 80090d0:	9307      	strge	r3, [sp, #28]
 80090d2:	9307      	strlt	r3, [sp, #28]
 80090d4:	bfb8      	it	lt
 80090d6:	9204      	strlt	r2, [sp, #16]
 80090d8:	7823      	ldrb	r3, [r4, #0]
 80090da:	2b2e      	cmp	r3, #46	; 0x2e
 80090dc:	d10c      	bne.n	80090f8 <_svfiprintf_r+0x130>
 80090de:	7863      	ldrb	r3, [r4, #1]
 80090e0:	2b2a      	cmp	r3, #42	; 0x2a
 80090e2:	d135      	bne.n	8009150 <_svfiprintf_r+0x188>
 80090e4:	9b03      	ldr	r3, [sp, #12]
 80090e6:	1d1a      	adds	r2, r3, #4
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	9203      	str	r2, [sp, #12]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	bfb8      	it	lt
 80090f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80090f4:	3402      	adds	r4, #2
 80090f6:	9305      	str	r3, [sp, #20]
 80090f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80091c4 <_svfiprintf_r+0x1fc>
 80090fc:	7821      	ldrb	r1, [r4, #0]
 80090fe:	2203      	movs	r2, #3
 8009100:	4650      	mov	r0, sl
 8009102:	f7f7 f88d 	bl	8000220 <memchr>
 8009106:	b140      	cbz	r0, 800911a <_svfiprintf_r+0x152>
 8009108:	2340      	movs	r3, #64	; 0x40
 800910a:	eba0 000a 	sub.w	r0, r0, sl
 800910e:	fa03 f000 	lsl.w	r0, r3, r0
 8009112:	9b04      	ldr	r3, [sp, #16]
 8009114:	4303      	orrs	r3, r0
 8009116:	3401      	adds	r4, #1
 8009118:	9304      	str	r3, [sp, #16]
 800911a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800911e:	4826      	ldr	r0, [pc, #152]	; (80091b8 <_svfiprintf_r+0x1f0>)
 8009120:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009124:	2206      	movs	r2, #6
 8009126:	f7f7 f87b 	bl	8000220 <memchr>
 800912a:	2800      	cmp	r0, #0
 800912c:	d038      	beq.n	80091a0 <_svfiprintf_r+0x1d8>
 800912e:	4b23      	ldr	r3, [pc, #140]	; (80091bc <_svfiprintf_r+0x1f4>)
 8009130:	bb1b      	cbnz	r3, 800917a <_svfiprintf_r+0x1b2>
 8009132:	9b03      	ldr	r3, [sp, #12]
 8009134:	3307      	adds	r3, #7
 8009136:	f023 0307 	bic.w	r3, r3, #7
 800913a:	3308      	adds	r3, #8
 800913c:	9303      	str	r3, [sp, #12]
 800913e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009140:	4433      	add	r3, r6
 8009142:	9309      	str	r3, [sp, #36]	; 0x24
 8009144:	e767      	b.n	8009016 <_svfiprintf_r+0x4e>
 8009146:	fb0c 3202 	mla	r2, ip, r2, r3
 800914a:	460c      	mov	r4, r1
 800914c:	2001      	movs	r0, #1
 800914e:	e7a5      	b.n	800909c <_svfiprintf_r+0xd4>
 8009150:	2300      	movs	r3, #0
 8009152:	3401      	adds	r4, #1
 8009154:	9305      	str	r3, [sp, #20]
 8009156:	4619      	mov	r1, r3
 8009158:	f04f 0c0a 	mov.w	ip, #10
 800915c:	4620      	mov	r0, r4
 800915e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009162:	3a30      	subs	r2, #48	; 0x30
 8009164:	2a09      	cmp	r2, #9
 8009166:	d903      	bls.n	8009170 <_svfiprintf_r+0x1a8>
 8009168:	2b00      	cmp	r3, #0
 800916a:	d0c5      	beq.n	80090f8 <_svfiprintf_r+0x130>
 800916c:	9105      	str	r1, [sp, #20]
 800916e:	e7c3      	b.n	80090f8 <_svfiprintf_r+0x130>
 8009170:	fb0c 2101 	mla	r1, ip, r1, r2
 8009174:	4604      	mov	r4, r0
 8009176:	2301      	movs	r3, #1
 8009178:	e7f0      	b.n	800915c <_svfiprintf_r+0x194>
 800917a:	ab03      	add	r3, sp, #12
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	462a      	mov	r2, r5
 8009180:	4b0f      	ldr	r3, [pc, #60]	; (80091c0 <_svfiprintf_r+0x1f8>)
 8009182:	a904      	add	r1, sp, #16
 8009184:	4638      	mov	r0, r7
 8009186:	f3af 8000 	nop.w
 800918a:	1c42      	adds	r2, r0, #1
 800918c:	4606      	mov	r6, r0
 800918e:	d1d6      	bne.n	800913e <_svfiprintf_r+0x176>
 8009190:	89ab      	ldrh	r3, [r5, #12]
 8009192:	065b      	lsls	r3, r3, #25
 8009194:	f53f af2c 	bmi.w	8008ff0 <_svfiprintf_r+0x28>
 8009198:	9809      	ldr	r0, [sp, #36]	; 0x24
 800919a:	b01d      	add	sp, #116	; 0x74
 800919c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091a0:	ab03      	add	r3, sp, #12
 80091a2:	9300      	str	r3, [sp, #0]
 80091a4:	462a      	mov	r2, r5
 80091a6:	4b06      	ldr	r3, [pc, #24]	; (80091c0 <_svfiprintf_r+0x1f8>)
 80091a8:	a904      	add	r1, sp, #16
 80091aa:	4638      	mov	r0, r7
 80091ac:	f000 f87a 	bl	80092a4 <_printf_i>
 80091b0:	e7eb      	b.n	800918a <_svfiprintf_r+0x1c2>
 80091b2:	bf00      	nop
 80091b4:	08009a20 	.word	0x08009a20
 80091b8:	08009a2a 	.word	0x08009a2a
 80091bc:	00000000 	.word	0x00000000
 80091c0:	08008f11 	.word	0x08008f11
 80091c4:	08009a26 	.word	0x08009a26

080091c8 <_printf_common>:
 80091c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091cc:	4616      	mov	r6, r2
 80091ce:	4699      	mov	r9, r3
 80091d0:	688a      	ldr	r2, [r1, #8]
 80091d2:	690b      	ldr	r3, [r1, #16]
 80091d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091d8:	4293      	cmp	r3, r2
 80091da:	bfb8      	it	lt
 80091dc:	4613      	movlt	r3, r2
 80091de:	6033      	str	r3, [r6, #0]
 80091e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091e4:	4607      	mov	r7, r0
 80091e6:	460c      	mov	r4, r1
 80091e8:	b10a      	cbz	r2, 80091ee <_printf_common+0x26>
 80091ea:	3301      	adds	r3, #1
 80091ec:	6033      	str	r3, [r6, #0]
 80091ee:	6823      	ldr	r3, [r4, #0]
 80091f0:	0699      	lsls	r1, r3, #26
 80091f2:	bf42      	ittt	mi
 80091f4:	6833      	ldrmi	r3, [r6, #0]
 80091f6:	3302      	addmi	r3, #2
 80091f8:	6033      	strmi	r3, [r6, #0]
 80091fa:	6825      	ldr	r5, [r4, #0]
 80091fc:	f015 0506 	ands.w	r5, r5, #6
 8009200:	d106      	bne.n	8009210 <_printf_common+0x48>
 8009202:	f104 0a19 	add.w	sl, r4, #25
 8009206:	68e3      	ldr	r3, [r4, #12]
 8009208:	6832      	ldr	r2, [r6, #0]
 800920a:	1a9b      	subs	r3, r3, r2
 800920c:	42ab      	cmp	r3, r5
 800920e:	dc26      	bgt.n	800925e <_printf_common+0x96>
 8009210:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009214:	1e13      	subs	r3, r2, #0
 8009216:	6822      	ldr	r2, [r4, #0]
 8009218:	bf18      	it	ne
 800921a:	2301      	movne	r3, #1
 800921c:	0692      	lsls	r2, r2, #26
 800921e:	d42b      	bmi.n	8009278 <_printf_common+0xb0>
 8009220:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009224:	4649      	mov	r1, r9
 8009226:	4638      	mov	r0, r7
 8009228:	47c0      	blx	r8
 800922a:	3001      	adds	r0, #1
 800922c:	d01e      	beq.n	800926c <_printf_common+0xa4>
 800922e:	6823      	ldr	r3, [r4, #0]
 8009230:	68e5      	ldr	r5, [r4, #12]
 8009232:	6832      	ldr	r2, [r6, #0]
 8009234:	f003 0306 	and.w	r3, r3, #6
 8009238:	2b04      	cmp	r3, #4
 800923a:	bf08      	it	eq
 800923c:	1aad      	subeq	r5, r5, r2
 800923e:	68a3      	ldr	r3, [r4, #8]
 8009240:	6922      	ldr	r2, [r4, #16]
 8009242:	bf0c      	ite	eq
 8009244:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009248:	2500      	movne	r5, #0
 800924a:	4293      	cmp	r3, r2
 800924c:	bfc4      	itt	gt
 800924e:	1a9b      	subgt	r3, r3, r2
 8009250:	18ed      	addgt	r5, r5, r3
 8009252:	2600      	movs	r6, #0
 8009254:	341a      	adds	r4, #26
 8009256:	42b5      	cmp	r5, r6
 8009258:	d11a      	bne.n	8009290 <_printf_common+0xc8>
 800925a:	2000      	movs	r0, #0
 800925c:	e008      	b.n	8009270 <_printf_common+0xa8>
 800925e:	2301      	movs	r3, #1
 8009260:	4652      	mov	r2, sl
 8009262:	4649      	mov	r1, r9
 8009264:	4638      	mov	r0, r7
 8009266:	47c0      	blx	r8
 8009268:	3001      	adds	r0, #1
 800926a:	d103      	bne.n	8009274 <_printf_common+0xac>
 800926c:	f04f 30ff 	mov.w	r0, #4294967295
 8009270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009274:	3501      	adds	r5, #1
 8009276:	e7c6      	b.n	8009206 <_printf_common+0x3e>
 8009278:	18e1      	adds	r1, r4, r3
 800927a:	1c5a      	adds	r2, r3, #1
 800927c:	2030      	movs	r0, #48	; 0x30
 800927e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009282:	4422      	add	r2, r4
 8009284:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009288:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800928c:	3302      	adds	r3, #2
 800928e:	e7c7      	b.n	8009220 <_printf_common+0x58>
 8009290:	2301      	movs	r3, #1
 8009292:	4622      	mov	r2, r4
 8009294:	4649      	mov	r1, r9
 8009296:	4638      	mov	r0, r7
 8009298:	47c0      	blx	r8
 800929a:	3001      	adds	r0, #1
 800929c:	d0e6      	beq.n	800926c <_printf_common+0xa4>
 800929e:	3601      	adds	r6, #1
 80092a0:	e7d9      	b.n	8009256 <_printf_common+0x8e>
	...

080092a4 <_printf_i>:
 80092a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092a8:	460c      	mov	r4, r1
 80092aa:	4691      	mov	r9, r2
 80092ac:	7e27      	ldrb	r7, [r4, #24]
 80092ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 80092b0:	2f78      	cmp	r7, #120	; 0x78
 80092b2:	4680      	mov	r8, r0
 80092b4:	469a      	mov	sl, r3
 80092b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092ba:	d807      	bhi.n	80092cc <_printf_i+0x28>
 80092bc:	2f62      	cmp	r7, #98	; 0x62
 80092be:	d80a      	bhi.n	80092d6 <_printf_i+0x32>
 80092c0:	2f00      	cmp	r7, #0
 80092c2:	f000 80d8 	beq.w	8009476 <_printf_i+0x1d2>
 80092c6:	2f58      	cmp	r7, #88	; 0x58
 80092c8:	f000 80a3 	beq.w	8009412 <_printf_i+0x16e>
 80092cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80092d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80092d4:	e03a      	b.n	800934c <_printf_i+0xa8>
 80092d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80092da:	2b15      	cmp	r3, #21
 80092dc:	d8f6      	bhi.n	80092cc <_printf_i+0x28>
 80092de:	a001      	add	r0, pc, #4	; (adr r0, 80092e4 <_printf_i+0x40>)
 80092e0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80092e4:	0800933d 	.word	0x0800933d
 80092e8:	08009351 	.word	0x08009351
 80092ec:	080092cd 	.word	0x080092cd
 80092f0:	080092cd 	.word	0x080092cd
 80092f4:	080092cd 	.word	0x080092cd
 80092f8:	080092cd 	.word	0x080092cd
 80092fc:	08009351 	.word	0x08009351
 8009300:	080092cd 	.word	0x080092cd
 8009304:	080092cd 	.word	0x080092cd
 8009308:	080092cd 	.word	0x080092cd
 800930c:	080092cd 	.word	0x080092cd
 8009310:	0800945d 	.word	0x0800945d
 8009314:	08009381 	.word	0x08009381
 8009318:	0800943f 	.word	0x0800943f
 800931c:	080092cd 	.word	0x080092cd
 8009320:	080092cd 	.word	0x080092cd
 8009324:	0800947f 	.word	0x0800947f
 8009328:	080092cd 	.word	0x080092cd
 800932c:	08009381 	.word	0x08009381
 8009330:	080092cd 	.word	0x080092cd
 8009334:	080092cd 	.word	0x080092cd
 8009338:	08009447 	.word	0x08009447
 800933c:	680b      	ldr	r3, [r1, #0]
 800933e:	1d1a      	adds	r2, r3, #4
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	600a      	str	r2, [r1, #0]
 8009344:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009348:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800934c:	2301      	movs	r3, #1
 800934e:	e0a3      	b.n	8009498 <_printf_i+0x1f4>
 8009350:	6825      	ldr	r5, [r4, #0]
 8009352:	6808      	ldr	r0, [r1, #0]
 8009354:	062e      	lsls	r6, r5, #24
 8009356:	f100 0304 	add.w	r3, r0, #4
 800935a:	d50a      	bpl.n	8009372 <_printf_i+0xce>
 800935c:	6805      	ldr	r5, [r0, #0]
 800935e:	600b      	str	r3, [r1, #0]
 8009360:	2d00      	cmp	r5, #0
 8009362:	da03      	bge.n	800936c <_printf_i+0xc8>
 8009364:	232d      	movs	r3, #45	; 0x2d
 8009366:	426d      	negs	r5, r5
 8009368:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800936c:	485e      	ldr	r0, [pc, #376]	; (80094e8 <_printf_i+0x244>)
 800936e:	230a      	movs	r3, #10
 8009370:	e019      	b.n	80093a6 <_printf_i+0x102>
 8009372:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009376:	6805      	ldr	r5, [r0, #0]
 8009378:	600b      	str	r3, [r1, #0]
 800937a:	bf18      	it	ne
 800937c:	b22d      	sxthne	r5, r5
 800937e:	e7ef      	b.n	8009360 <_printf_i+0xbc>
 8009380:	680b      	ldr	r3, [r1, #0]
 8009382:	6825      	ldr	r5, [r4, #0]
 8009384:	1d18      	adds	r0, r3, #4
 8009386:	6008      	str	r0, [r1, #0]
 8009388:	0628      	lsls	r0, r5, #24
 800938a:	d501      	bpl.n	8009390 <_printf_i+0xec>
 800938c:	681d      	ldr	r5, [r3, #0]
 800938e:	e002      	b.n	8009396 <_printf_i+0xf2>
 8009390:	0669      	lsls	r1, r5, #25
 8009392:	d5fb      	bpl.n	800938c <_printf_i+0xe8>
 8009394:	881d      	ldrh	r5, [r3, #0]
 8009396:	4854      	ldr	r0, [pc, #336]	; (80094e8 <_printf_i+0x244>)
 8009398:	2f6f      	cmp	r7, #111	; 0x6f
 800939a:	bf0c      	ite	eq
 800939c:	2308      	moveq	r3, #8
 800939e:	230a      	movne	r3, #10
 80093a0:	2100      	movs	r1, #0
 80093a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093a6:	6866      	ldr	r6, [r4, #4]
 80093a8:	60a6      	str	r6, [r4, #8]
 80093aa:	2e00      	cmp	r6, #0
 80093ac:	bfa2      	ittt	ge
 80093ae:	6821      	ldrge	r1, [r4, #0]
 80093b0:	f021 0104 	bicge.w	r1, r1, #4
 80093b4:	6021      	strge	r1, [r4, #0]
 80093b6:	b90d      	cbnz	r5, 80093bc <_printf_i+0x118>
 80093b8:	2e00      	cmp	r6, #0
 80093ba:	d04d      	beq.n	8009458 <_printf_i+0x1b4>
 80093bc:	4616      	mov	r6, r2
 80093be:	fbb5 f1f3 	udiv	r1, r5, r3
 80093c2:	fb03 5711 	mls	r7, r3, r1, r5
 80093c6:	5dc7      	ldrb	r7, [r0, r7]
 80093c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80093cc:	462f      	mov	r7, r5
 80093ce:	42bb      	cmp	r3, r7
 80093d0:	460d      	mov	r5, r1
 80093d2:	d9f4      	bls.n	80093be <_printf_i+0x11a>
 80093d4:	2b08      	cmp	r3, #8
 80093d6:	d10b      	bne.n	80093f0 <_printf_i+0x14c>
 80093d8:	6823      	ldr	r3, [r4, #0]
 80093da:	07df      	lsls	r7, r3, #31
 80093dc:	d508      	bpl.n	80093f0 <_printf_i+0x14c>
 80093de:	6923      	ldr	r3, [r4, #16]
 80093e0:	6861      	ldr	r1, [r4, #4]
 80093e2:	4299      	cmp	r1, r3
 80093e4:	bfde      	ittt	le
 80093e6:	2330      	movle	r3, #48	; 0x30
 80093e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80093ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80093f0:	1b92      	subs	r2, r2, r6
 80093f2:	6122      	str	r2, [r4, #16]
 80093f4:	f8cd a000 	str.w	sl, [sp]
 80093f8:	464b      	mov	r3, r9
 80093fa:	aa03      	add	r2, sp, #12
 80093fc:	4621      	mov	r1, r4
 80093fe:	4640      	mov	r0, r8
 8009400:	f7ff fee2 	bl	80091c8 <_printf_common>
 8009404:	3001      	adds	r0, #1
 8009406:	d14c      	bne.n	80094a2 <_printf_i+0x1fe>
 8009408:	f04f 30ff 	mov.w	r0, #4294967295
 800940c:	b004      	add	sp, #16
 800940e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009412:	4835      	ldr	r0, [pc, #212]	; (80094e8 <_printf_i+0x244>)
 8009414:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009418:	6823      	ldr	r3, [r4, #0]
 800941a:	680e      	ldr	r6, [r1, #0]
 800941c:	061f      	lsls	r7, r3, #24
 800941e:	f856 5b04 	ldr.w	r5, [r6], #4
 8009422:	600e      	str	r6, [r1, #0]
 8009424:	d514      	bpl.n	8009450 <_printf_i+0x1ac>
 8009426:	07d9      	lsls	r1, r3, #31
 8009428:	bf44      	itt	mi
 800942a:	f043 0320 	orrmi.w	r3, r3, #32
 800942e:	6023      	strmi	r3, [r4, #0]
 8009430:	b91d      	cbnz	r5, 800943a <_printf_i+0x196>
 8009432:	6823      	ldr	r3, [r4, #0]
 8009434:	f023 0320 	bic.w	r3, r3, #32
 8009438:	6023      	str	r3, [r4, #0]
 800943a:	2310      	movs	r3, #16
 800943c:	e7b0      	b.n	80093a0 <_printf_i+0xfc>
 800943e:	6823      	ldr	r3, [r4, #0]
 8009440:	f043 0320 	orr.w	r3, r3, #32
 8009444:	6023      	str	r3, [r4, #0]
 8009446:	2378      	movs	r3, #120	; 0x78
 8009448:	4828      	ldr	r0, [pc, #160]	; (80094ec <_printf_i+0x248>)
 800944a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800944e:	e7e3      	b.n	8009418 <_printf_i+0x174>
 8009450:	065e      	lsls	r6, r3, #25
 8009452:	bf48      	it	mi
 8009454:	b2ad      	uxthmi	r5, r5
 8009456:	e7e6      	b.n	8009426 <_printf_i+0x182>
 8009458:	4616      	mov	r6, r2
 800945a:	e7bb      	b.n	80093d4 <_printf_i+0x130>
 800945c:	680b      	ldr	r3, [r1, #0]
 800945e:	6826      	ldr	r6, [r4, #0]
 8009460:	6960      	ldr	r0, [r4, #20]
 8009462:	1d1d      	adds	r5, r3, #4
 8009464:	600d      	str	r5, [r1, #0]
 8009466:	0635      	lsls	r5, r6, #24
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	d501      	bpl.n	8009470 <_printf_i+0x1cc>
 800946c:	6018      	str	r0, [r3, #0]
 800946e:	e002      	b.n	8009476 <_printf_i+0x1d2>
 8009470:	0671      	lsls	r1, r6, #25
 8009472:	d5fb      	bpl.n	800946c <_printf_i+0x1c8>
 8009474:	8018      	strh	r0, [r3, #0]
 8009476:	2300      	movs	r3, #0
 8009478:	6123      	str	r3, [r4, #16]
 800947a:	4616      	mov	r6, r2
 800947c:	e7ba      	b.n	80093f4 <_printf_i+0x150>
 800947e:	680b      	ldr	r3, [r1, #0]
 8009480:	1d1a      	adds	r2, r3, #4
 8009482:	600a      	str	r2, [r1, #0]
 8009484:	681e      	ldr	r6, [r3, #0]
 8009486:	6862      	ldr	r2, [r4, #4]
 8009488:	2100      	movs	r1, #0
 800948a:	4630      	mov	r0, r6
 800948c:	f7f6 fec8 	bl	8000220 <memchr>
 8009490:	b108      	cbz	r0, 8009496 <_printf_i+0x1f2>
 8009492:	1b80      	subs	r0, r0, r6
 8009494:	6060      	str	r0, [r4, #4]
 8009496:	6863      	ldr	r3, [r4, #4]
 8009498:	6123      	str	r3, [r4, #16]
 800949a:	2300      	movs	r3, #0
 800949c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094a0:	e7a8      	b.n	80093f4 <_printf_i+0x150>
 80094a2:	6923      	ldr	r3, [r4, #16]
 80094a4:	4632      	mov	r2, r6
 80094a6:	4649      	mov	r1, r9
 80094a8:	4640      	mov	r0, r8
 80094aa:	47d0      	blx	sl
 80094ac:	3001      	adds	r0, #1
 80094ae:	d0ab      	beq.n	8009408 <_printf_i+0x164>
 80094b0:	6823      	ldr	r3, [r4, #0]
 80094b2:	079b      	lsls	r3, r3, #30
 80094b4:	d413      	bmi.n	80094de <_printf_i+0x23a>
 80094b6:	68e0      	ldr	r0, [r4, #12]
 80094b8:	9b03      	ldr	r3, [sp, #12]
 80094ba:	4298      	cmp	r0, r3
 80094bc:	bfb8      	it	lt
 80094be:	4618      	movlt	r0, r3
 80094c0:	e7a4      	b.n	800940c <_printf_i+0x168>
 80094c2:	2301      	movs	r3, #1
 80094c4:	4632      	mov	r2, r6
 80094c6:	4649      	mov	r1, r9
 80094c8:	4640      	mov	r0, r8
 80094ca:	47d0      	blx	sl
 80094cc:	3001      	adds	r0, #1
 80094ce:	d09b      	beq.n	8009408 <_printf_i+0x164>
 80094d0:	3501      	adds	r5, #1
 80094d2:	68e3      	ldr	r3, [r4, #12]
 80094d4:	9903      	ldr	r1, [sp, #12]
 80094d6:	1a5b      	subs	r3, r3, r1
 80094d8:	42ab      	cmp	r3, r5
 80094da:	dcf2      	bgt.n	80094c2 <_printf_i+0x21e>
 80094dc:	e7eb      	b.n	80094b6 <_printf_i+0x212>
 80094de:	2500      	movs	r5, #0
 80094e0:	f104 0619 	add.w	r6, r4, #25
 80094e4:	e7f5      	b.n	80094d2 <_printf_i+0x22e>
 80094e6:	bf00      	nop
 80094e8:	08009a31 	.word	0x08009a31
 80094ec:	08009a42 	.word	0x08009a42

080094f0 <memmove>:
 80094f0:	4288      	cmp	r0, r1
 80094f2:	b510      	push	{r4, lr}
 80094f4:	eb01 0402 	add.w	r4, r1, r2
 80094f8:	d902      	bls.n	8009500 <memmove+0x10>
 80094fa:	4284      	cmp	r4, r0
 80094fc:	4623      	mov	r3, r4
 80094fe:	d807      	bhi.n	8009510 <memmove+0x20>
 8009500:	1e43      	subs	r3, r0, #1
 8009502:	42a1      	cmp	r1, r4
 8009504:	d008      	beq.n	8009518 <memmove+0x28>
 8009506:	f811 2b01 	ldrb.w	r2, [r1], #1
 800950a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800950e:	e7f8      	b.n	8009502 <memmove+0x12>
 8009510:	4402      	add	r2, r0
 8009512:	4601      	mov	r1, r0
 8009514:	428a      	cmp	r2, r1
 8009516:	d100      	bne.n	800951a <memmove+0x2a>
 8009518:	bd10      	pop	{r4, pc}
 800951a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800951e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009522:	e7f7      	b.n	8009514 <memmove+0x24>

08009524 <_free_r>:
 8009524:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009526:	2900      	cmp	r1, #0
 8009528:	d048      	beq.n	80095bc <_free_r+0x98>
 800952a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800952e:	9001      	str	r0, [sp, #4]
 8009530:	2b00      	cmp	r3, #0
 8009532:	f1a1 0404 	sub.w	r4, r1, #4
 8009536:	bfb8      	it	lt
 8009538:	18e4      	addlt	r4, r4, r3
 800953a:	f000 f8d3 	bl	80096e4 <__malloc_lock>
 800953e:	4a20      	ldr	r2, [pc, #128]	; (80095c0 <_free_r+0x9c>)
 8009540:	9801      	ldr	r0, [sp, #4]
 8009542:	6813      	ldr	r3, [r2, #0]
 8009544:	4615      	mov	r5, r2
 8009546:	b933      	cbnz	r3, 8009556 <_free_r+0x32>
 8009548:	6063      	str	r3, [r4, #4]
 800954a:	6014      	str	r4, [r2, #0]
 800954c:	b003      	add	sp, #12
 800954e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009552:	f000 b8cd 	b.w	80096f0 <__malloc_unlock>
 8009556:	42a3      	cmp	r3, r4
 8009558:	d90b      	bls.n	8009572 <_free_r+0x4e>
 800955a:	6821      	ldr	r1, [r4, #0]
 800955c:	1862      	adds	r2, r4, r1
 800955e:	4293      	cmp	r3, r2
 8009560:	bf04      	itt	eq
 8009562:	681a      	ldreq	r2, [r3, #0]
 8009564:	685b      	ldreq	r3, [r3, #4]
 8009566:	6063      	str	r3, [r4, #4]
 8009568:	bf04      	itt	eq
 800956a:	1852      	addeq	r2, r2, r1
 800956c:	6022      	streq	r2, [r4, #0]
 800956e:	602c      	str	r4, [r5, #0]
 8009570:	e7ec      	b.n	800954c <_free_r+0x28>
 8009572:	461a      	mov	r2, r3
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	b10b      	cbz	r3, 800957c <_free_r+0x58>
 8009578:	42a3      	cmp	r3, r4
 800957a:	d9fa      	bls.n	8009572 <_free_r+0x4e>
 800957c:	6811      	ldr	r1, [r2, #0]
 800957e:	1855      	adds	r5, r2, r1
 8009580:	42a5      	cmp	r5, r4
 8009582:	d10b      	bne.n	800959c <_free_r+0x78>
 8009584:	6824      	ldr	r4, [r4, #0]
 8009586:	4421      	add	r1, r4
 8009588:	1854      	adds	r4, r2, r1
 800958a:	42a3      	cmp	r3, r4
 800958c:	6011      	str	r1, [r2, #0]
 800958e:	d1dd      	bne.n	800954c <_free_r+0x28>
 8009590:	681c      	ldr	r4, [r3, #0]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	6053      	str	r3, [r2, #4]
 8009596:	4421      	add	r1, r4
 8009598:	6011      	str	r1, [r2, #0]
 800959a:	e7d7      	b.n	800954c <_free_r+0x28>
 800959c:	d902      	bls.n	80095a4 <_free_r+0x80>
 800959e:	230c      	movs	r3, #12
 80095a0:	6003      	str	r3, [r0, #0]
 80095a2:	e7d3      	b.n	800954c <_free_r+0x28>
 80095a4:	6825      	ldr	r5, [r4, #0]
 80095a6:	1961      	adds	r1, r4, r5
 80095a8:	428b      	cmp	r3, r1
 80095aa:	bf04      	itt	eq
 80095ac:	6819      	ldreq	r1, [r3, #0]
 80095ae:	685b      	ldreq	r3, [r3, #4]
 80095b0:	6063      	str	r3, [r4, #4]
 80095b2:	bf04      	itt	eq
 80095b4:	1949      	addeq	r1, r1, r5
 80095b6:	6021      	streq	r1, [r4, #0]
 80095b8:	6054      	str	r4, [r2, #4]
 80095ba:	e7c7      	b.n	800954c <_free_r+0x28>
 80095bc:	b003      	add	sp, #12
 80095be:	bd30      	pop	{r4, r5, pc}
 80095c0:	20000168 	.word	0x20000168

080095c4 <_malloc_r>:
 80095c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095c6:	1ccd      	adds	r5, r1, #3
 80095c8:	f025 0503 	bic.w	r5, r5, #3
 80095cc:	3508      	adds	r5, #8
 80095ce:	2d0c      	cmp	r5, #12
 80095d0:	bf38      	it	cc
 80095d2:	250c      	movcc	r5, #12
 80095d4:	2d00      	cmp	r5, #0
 80095d6:	4606      	mov	r6, r0
 80095d8:	db01      	blt.n	80095de <_malloc_r+0x1a>
 80095da:	42a9      	cmp	r1, r5
 80095dc:	d903      	bls.n	80095e6 <_malloc_r+0x22>
 80095de:	230c      	movs	r3, #12
 80095e0:	6033      	str	r3, [r6, #0]
 80095e2:	2000      	movs	r0, #0
 80095e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095e6:	f000 f87d 	bl	80096e4 <__malloc_lock>
 80095ea:	4921      	ldr	r1, [pc, #132]	; (8009670 <_malloc_r+0xac>)
 80095ec:	680a      	ldr	r2, [r1, #0]
 80095ee:	4614      	mov	r4, r2
 80095f0:	b99c      	cbnz	r4, 800961a <_malloc_r+0x56>
 80095f2:	4f20      	ldr	r7, [pc, #128]	; (8009674 <_malloc_r+0xb0>)
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	b923      	cbnz	r3, 8009602 <_malloc_r+0x3e>
 80095f8:	4621      	mov	r1, r4
 80095fa:	4630      	mov	r0, r6
 80095fc:	f000 f862 	bl	80096c4 <_sbrk_r>
 8009600:	6038      	str	r0, [r7, #0]
 8009602:	4629      	mov	r1, r5
 8009604:	4630      	mov	r0, r6
 8009606:	f000 f85d 	bl	80096c4 <_sbrk_r>
 800960a:	1c43      	adds	r3, r0, #1
 800960c:	d123      	bne.n	8009656 <_malloc_r+0x92>
 800960e:	230c      	movs	r3, #12
 8009610:	6033      	str	r3, [r6, #0]
 8009612:	4630      	mov	r0, r6
 8009614:	f000 f86c 	bl	80096f0 <__malloc_unlock>
 8009618:	e7e3      	b.n	80095e2 <_malloc_r+0x1e>
 800961a:	6823      	ldr	r3, [r4, #0]
 800961c:	1b5b      	subs	r3, r3, r5
 800961e:	d417      	bmi.n	8009650 <_malloc_r+0x8c>
 8009620:	2b0b      	cmp	r3, #11
 8009622:	d903      	bls.n	800962c <_malloc_r+0x68>
 8009624:	6023      	str	r3, [r4, #0]
 8009626:	441c      	add	r4, r3
 8009628:	6025      	str	r5, [r4, #0]
 800962a:	e004      	b.n	8009636 <_malloc_r+0x72>
 800962c:	6863      	ldr	r3, [r4, #4]
 800962e:	42a2      	cmp	r2, r4
 8009630:	bf0c      	ite	eq
 8009632:	600b      	streq	r3, [r1, #0]
 8009634:	6053      	strne	r3, [r2, #4]
 8009636:	4630      	mov	r0, r6
 8009638:	f000 f85a 	bl	80096f0 <__malloc_unlock>
 800963c:	f104 000b 	add.w	r0, r4, #11
 8009640:	1d23      	adds	r3, r4, #4
 8009642:	f020 0007 	bic.w	r0, r0, #7
 8009646:	1ac2      	subs	r2, r0, r3
 8009648:	d0cc      	beq.n	80095e4 <_malloc_r+0x20>
 800964a:	1a1b      	subs	r3, r3, r0
 800964c:	50a3      	str	r3, [r4, r2]
 800964e:	e7c9      	b.n	80095e4 <_malloc_r+0x20>
 8009650:	4622      	mov	r2, r4
 8009652:	6864      	ldr	r4, [r4, #4]
 8009654:	e7cc      	b.n	80095f0 <_malloc_r+0x2c>
 8009656:	1cc4      	adds	r4, r0, #3
 8009658:	f024 0403 	bic.w	r4, r4, #3
 800965c:	42a0      	cmp	r0, r4
 800965e:	d0e3      	beq.n	8009628 <_malloc_r+0x64>
 8009660:	1a21      	subs	r1, r4, r0
 8009662:	4630      	mov	r0, r6
 8009664:	f000 f82e 	bl	80096c4 <_sbrk_r>
 8009668:	3001      	adds	r0, #1
 800966a:	d1dd      	bne.n	8009628 <_malloc_r+0x64>
 800966c:	e7cf      	b.n	800960e <_malloc_r+0x4a>
 800966e:	bf00      	nop
 8009670:	20000168 	.word	0x20000168
 8009674:	2000016c 	.word	0x2000016c

08009678 <_realloc_r>:
 8009678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800967a:	4607      	mov	r7, r0
 800967c:	4614      	mov	r4, r2
 800967e:	460e      	mov	r6, r1
 8009680:	b921      	cbnz	r1, 800968c <_realloc_r+0x14>
 8009682:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009686:	4611      	mov	r1, r2
 8009688:	f7ff bf9c 	b.w	80095c4 <_malloc_r>
 800968c:	b922      	cbnz	r2, 8009698 <_realloc_r+0x20>
 800968e:	f7ff ff49 	bl	8009524 <_free_r>
 8009692:	4625      	mov	r5, r4
 8009694:	4628      	mov	r0, r5
 8009696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009698:	f000 f830 	bl	80096fc <_malloc_usable_size_r>
 800969c:	42a0      	cmp	r0, r4
 800969e:	d20f      	bcs.n	80096c0 <_realloc_r+0x48>
 80096a0:	4621      	mov	r1, r4
 80096a2:	4638      	mov	r0, r7
 80096a4:	f7ff ff8e 	bl	80095c4 <_malloc_r>
 80096a8:	4605      	mov	r5, r0
 80096aa:	2800      	cmp	r0, #0
 80096ac:	d0f2      	beq.n	8009694 <_realloc_r+0x1c>
 80096ae:	4631      	mov	r1, r6
 80096b0:	4622      	mov	r2, r4
 80096b2:	f7ff fbf7 	bl	8008ea4 <memcpy>
 80096b6:	4631      	mov	r1, r6
 80096b8:	4638      	mov	r0, r7
 80096ba:	f7ff ff33 	bl	8009524 <_free_r>
 80096be:	e7e9      	b.n	8009694 <_realloc_r+0x1c>
 80096c0:	4635      	mov	r5, r6
 80096c2:	e7e7      	b.n	8009694 <_realloc_r+0x1c>

080096c4 <_sbrk_r>:
 80096c4:	b538      	push	{r3, r4, r5, lr}
 80096c6:	4d06      	ldr	r5, [pc, #24]	; (80096e0 <_sbrk_r+0x1c>)
 80096c8:	2300      	movs	r3, #0
 80096ca:	4604      	mov	r4, r0
 80096cc:	4608      	mov	r0, r1
 80096ce:	602b      	str	r3, [r5, #0]
 80096d0:	f7f9 f906 	bl	80028e0 <_sbrk>
 80096d4:	1c43      	adds	r3, r0, #1
 80096d6:	d102      	bne.n	80096de <_sbrk_r+0x1a>
 80096d8:	682b      	ldr	r3, [r5, #0]
 80096da:	b103      	cbz	r3, 80096de <_sbrk_r+0x1a>
 80096dc:	6023      	str	r3, [r4, #0]
 80096de:	bd38      	pop	{r3, r4, r5, pc}
 80096e0:	20000628 	.word	0x20000628

080096e4 <__malloc_lock>:
 80096e4:	4801      	ldr	r0, [pc, #4]	; (80096ec <__malloc_lock+0x8>)
 80096e6:	f000 b811 	b.w	800970c <__retarget_lock_acquire_recursive>
 80096ea:	bf00      	nop
 80096ec:	20000630 	.word	0x20000630

080096f0 <__malloc_unlock>:
 80096f0:	4801      	ldr	r0, [pc, #4]	; (80096f8 <__malloc_unlock+0x8>)
 80096f2:	f000 b80c 	b.w	800970e <__retarget_lock_release_recursive>
 80096f6:	bf00      	nop
 80096f8:	20000630 	.word	0x20000630

080096fc <_malloc_usable_size_r>:
 80096fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009700:	1f18      	subs	r0, r3, #4
 8009702:	2b00      	cmp	r3, #0
 8009704:	bfbc      	itt	lt
 8009706:	580b      	ldrlt	r3, [r1, r0]
 8009708:	18c0      	addlt	r0, r0, r3
 800970a:	4770      	bx	lr

0800970c <__retarget_lock_acquire_recursive>:
 800970c:	4770      	bx	lr

0800970e <__retarget_lock_release_recursive>:
 800970e:	4770      	bx	lr

08009710 <_init>:
 8009710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009712:	bf00      	nop
 8009714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009716:	bc08      	pop	{r3}
 8009718:	469e      	mov	lr, r3
 800971a:	4770      	bx	lr

0800971c <_fini>:
 800971c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800971e:	bf00      	nop
 8009720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009722:	bc08      	pop	{r3}
 8009724:	469e      	mov	lr, r3
 8009726:	4770      	bx	lr
