\hypertarget{classMipsISA_1_1MipsFaultBase}{
\section{クラス MipsFaultBase}
\label{classMipsISA_1_1MipsFaultBase}\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
}


{\ttfamily \#include $<$faults.hh$>$}MipsFaultBaseに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=12cm]{classMipsISA_1_1MipsFaultBase}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structMipsISA_1_1MipsFaultBase_1_1FaultVals}{FaultVals}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classMipsISA_1_1MipsFaultBase_a8254d2aa7a98db60b019665d8542442c}{setExceptionState} (\hyperlink{classThreadContext}{ThreadContext} $\ast$, uint8\_\-t)
\item 
virtual \hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1MipsFaultBase_abc58e13990620c35409a5eaf15679c3c}{offset} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const =0
\item 
virtual \hyperlink{namespaceMipsISA_abcc8a7c57cd8becefbfd621dbff5ffd4}{ExcCode} \hyperlink{classMipsISA_1_1MipsFaultBase_a61bd3af5e2aa0d5447807e9fe98769be}{code} () const =0
\item 
virtual \hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1MipsFaultBase_aeffc2acfc2e831414e517e76995fc6d5}{base} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
\hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1MipsFaultBase_a1052109661a1cc9f7847b80b8b98450b}{vect} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
void \hyperlink{classMipsISA_1_1MipsFaultBase_a2bd783b42262278d41157d428e1f8d6f}{invoke} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classRefCountingPtr}{StaticInstPtr} inst=\hyperlink{classStaticInst_aa793d9793af735f09096369fb17567b6}{StaticInst::nullStaticInstPtr})
\item 
void \hyperlink{classMipsISA_1_1MipsFaultBase_a8254d2aa7a98db60b019665d8542442c}{setExceptionState} (\hyperlink{classThreadContext}{ThreadContext} $\ast$, uint8\_\-t)
\item 
virtual \hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1MipsFaultBase_abc58e13990620c35409a5eaf15679c3c}{offset} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const =0
\item 
virtual \hyperlink{namespaceMipsISA_abcc8a7c57cd8becefbfd621dbff5ffd4}{ExcCode} \hyperlink{classMipsISA_1_1MipsFaultBase_a61bd3af5e2aa0d5447807e9fe98769be}{code} () const =0
\item 
virtual \hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1MipsFaultBase_aeffc2acfc2e831414e517e76995fc6d5}{base} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
\hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1MipsFaultBase_a1052109661a1cc9f7847b80b8b98450b}{vect} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
void \hyperlink{classMipsISA_1_1MipsFaultBase_a2bd783b42262278d41157d428e1f8d6f}{invoke} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classRefCountingPtr}{StaticInstPtr} inst=\hyperlink{classStaticInst_aa793d9793af735f09096369fb17567b6}{StaticInst::nullStaticInstPtr})
\end{DoxyCompactItemize}


\subsection{関数}
\hypertarget{classMipsISA_1_1MipsFaultBase_aeffc2acfc2e831414e517e76995fc6d5}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!base@{base}}
\index{base@{base}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{base}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf FaultVect} base ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_aeffc2acfc2e831414e517e76995fc6d5}



\begin{DoxyCode}
91     {
92         StatusReg status = tc->readMiscReg(MISCREG_STATUS);
93         if (!status.bev)
94             return tc->readMiscReg(MISCREG_EBASE);
95         else
96             return 0xbfc00200;
97     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1MipsFaultBase_aeffc2acfc2e831414e517e76995fc6d5}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!base@{base}}
\index{base@{base}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{base}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf FaultVect} base ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_aeffc2acfc2e831414e517e76995fc6d5}



\begin{DoxyCode}
91     {
92         StatusReg status = tc->readMiscReg(MISCREG_STATUS);
93         if (!status.bev)
94             return tc->readMiscReg(MISCREG_EBASE);
95         else
96             return 0xbfc00200;
97     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1MipsFaultBase_a61bd3af5e2aa0d5447807e9fe98769be}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!code@{code}}
\index{code@{code}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{code}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf ExcCode} code () const\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_a61bd3af5e2aa0d5447807e9fe98769be}


\hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ T $>$}, \hyperlink{classMipsISA_1_1AddressErrorFault_a1dd20a2460d7723d3eaa287b7cc07e79}{AddressErrorFault}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ T $>$}, \hyperlink{classMipsISA_1_1TlbModifiedFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbModifiedFault}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ T $>$}, \hyperlink{classMipsISA_1_1AddressErrorFault_a1dd20a2460d7723d3eaa287b7cc07e79}{AddressErrorFault}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ T $>$}, \hyperlink{classMipsISA_1_1TlbModifiedFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbModifiedFault}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ IntegerOverflowFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ IntegerOverflowFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ SoftResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ SoftResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TrapFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TrapFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ DspStateDisabledFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ DspStateDisabledFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ NonMaskableInterrupt $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ NonMaskableInterrupt $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ MachineCheckFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ MachineCheckFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ThreadFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ThreadFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ CoprocessorUnusableFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ CoprocessorUnusableFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ReservedInstructionFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ReservedInstructionFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ BreakpointFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ BreakpointFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ InterruptFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ InterruptFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ SystemCallFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ SystemCallFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbInvalidFault $>$}, と \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbInvalidFault $>$}で実装されています。\hypertarget{classMipsISA_1_1MipsFaultBase_a61bd3af5e2aa0d5447807e9fe98769be}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!code@{code}}
\index{code@{code}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{code}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf ExcCode} code () const\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_a61bd3af5e2aa0d5447807e9fe98769be}


\hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ T $>$}, \hyperlink{classMipsISA_1_1AddressErrorFault_a1dd20a2460d7723d3eaa287b7cc07e79}{AddressErrorFault}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ T $>$}, \hyperlink{classMipsISA_1_1TlbModifiedFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbModifiedFault}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ T $>$}, \hyperlink{classMipsISA_1_1AddressErrorFault_a1dd20a2460d7723d3eaa287b7cc07e79}{AddressErrorFault}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ T $>$}, \hyperlink{classMipsISA_1_1TlbModifiedFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbModifiedFault}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ IntegerOverflowFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ IntegerOverflowFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ SoftResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ SoftResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TrapFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TrapFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ DspStateDisabledFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ DspStateDisabledFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ NonMaskableInterrupt $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ NonMaskableInterrupt $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ MachineCheckFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ MachineCheckFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ThreadFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ThreadFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ CoprocessorUnusableFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ CoprocessorUnusableFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ReservedInstructionFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ ReservedInstructionFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ BreakpointFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ BreakpointFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ InterruptFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ InterruptFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ SystemCallFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a1dd20a2460d7723d3eaa287b7cc07e79}{MipsFault$<$ SystemCallFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbInvalidFault $>$}, と \hyperlink{classMipsISA_1_1TlbFault_a1dd20a2460d7723d3eaa287b7cc07e79}{TlbFault$<$ TlbInvalidFault $>$}で実装されています。\hypertarget{classMipsISA_1_1MipsFaultBase_a2bd783b42262278d41157d428e1f8d6f}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!invoke@{invoke}}
\index{invoke@{invoke}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{invoke}]{\setlength{\rightskip}{0pt plus 5cm}void invoke ({\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf StaticInstPtr} {\em inst} = {\ttfamily {\bf StaticInst::nullStaticInstPtr}})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_a2bd783b42262278d41157d428e1f8d6f}


\hyperlink{classFaultBase_a2bd783b42262278d41157d428e1f8d6f}{FaultBase}を再定義しています。

\hyperlink{classMipsISA_1_1ResetFault_a2bd783b42262278d41157d428e1f8d6f}{ResetFault}, \hyperlink{classMipsISA_1_1SoftResetFault_a2bd783b42262278d41157d428e1f8d6f}{SoftResetFault}, \hyperlink{classMipsISA_1_1NonMaskableInterrupt_a2bd783b42262278d41157d428e1f8d6f}{NonMaskableInterrupt}, \hyperlink{classMipsISA_1_1CoprocessorUnusableFault_a2bd783b42262278d41157d428e1f8d6f}{CoprocessorUnusableFault}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ T $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ T $>$}, \hyperlink{classMipsISA_1_1ResetFault_a2bd783b42262278d41157d428e1f8d6f}{ResetFault}, \hyperlink{classMipsISA_1_1SoftResetFault_a2bd783b42262278d41157d428e1f8d6f}{SoftResetFault}, \hyperlink{classMipsISA_1_1NonMaskableInterrupt_a2bd783b42262278d41157d428e1f8d6f}{NonMaskableInterrupt}, \hyperlink{classMipsISA_1_1CoprocessorUnusableFault_a2bd783b42262278d41157d428e1f8d6f}{CoprocessorUnusableFault}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ T $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ T $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbInvalidFault $>$}, と \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbInvalidFault $>$}で再定義されています。\hypertarget{classMipsISA_1_1MipsFaultBase_a2bd783b42262278d41157d428e1f8d6f}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!invoke@{invoke}}
\index{invoke@{invoke}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{invoke}]{\setlength{\rightskip}{0pt plus 5cm}void invoke ({\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf StaticInstPtr} {\em inst} = {\ttfamily {\bf StaticInst::nullStaticInstPtr}})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_a2bd783b42262278d41157d428e1f8d6f}


\hyperlink{classFaultBase_a2bd783b42262278d41157d428e1f8d6f}{FaultBase}を再定義しています。

\hyperlink{classMipsISA_1_1ResetFault_a2bd783b42262278d41157d428e1f8d6f}{ResetFault}, \hyperlink{classMipsISA_1_1SoftResetFault_a2bd783b42262278d41157d428e1f8d6f}{SoftResetFault}, \hyperlink{classMipsISA_1_1NonMaskableInterrupt_a2bd783b42262278d41157d428e1f8d6f}{NonMaskableInterrupt}, \hyperlink{classMipsISA_1_1CoprocessorUnusableFault_a2bd783b42262278d41157d428e1f8d6f}{CoprocessorUnusableFault}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ T $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ T $>$}, \hyperlink{classMipsISA_1_1ResetFault_a2bd783b42262278d41157d428e1f8d6f}{ResetFault}, \hyperlink{classMipsISA_1_1SoftResetFault_a2bd783b42262278d41157d428e1f8d6f}{SoftResetFault}, \hyperlink{classMipsISA_1_1NonMaskableInterrupt_a2bd783b42262278d41157d428e1f8d6f}{NonMaskableInterrupt}, \hyperlink{classMipsISA_1_1CoprocessorUnusableFault_a2bd783b42262278d41157d428e1f8d6f}{CoprocessorUnusableFault}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ T $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ T $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1AddressFault_a2bd783b42262278d41157d428e1f8d6f}{AddressFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbInvalidFault $>$}, と \hyperlink{classMipsISA_1_1TlbFault_a2bd783b42262278d41157d428e1f8d6f}{TlbFault$<$ TlbInvalidFault $>$}で再定義されています。


\begin{DoxyCode}
135 {
136     if (FullSystem) {
137         DPRINTF(MipsPRA, "Fault %s encountered.\n", name());
138         setExceptionState(tc, code());
139         tc->pcState(vect(tc));
140     } else {
141         panic("Fault %s encountered.\n", name());
142     }
143 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1MipsFaultBase_abc58e13990620c35409a5eaf15679c3c}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!offset@{offset}}
\index{offset@{offset}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{offset}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf FaultVect} offset ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_abc58e13990620c35409a5eaf15679c3c}


\hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ T $>$}, \hyperlink{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}{InterruptFault}, \hyperlink{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}{TlbRefillFault}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ T $>$}, \hyperlink{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}{InterruptFault}, \hyperlink{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}{TlbRefillFault}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ IntegerOverflowFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ IntegerOverflowFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ SoftResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ SoftResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TrapFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TrapFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ DspStateDisabledFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ DspStateDisabledFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ NonMaskableInterrupt $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ NonMaskableInterrupt $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ MachineCheckFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ MachineCheckFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ThreadFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ThreadFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ CoprocessorUnusableFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ CoprocessorUnusableFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ReservedInstructionFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ReservedInstructionFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ BreakpointFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ BreakpointFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ InterruptFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ InterruptFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ SystemCallFault $>$}, と \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ SystemCallFault $>$}で実装されています。\hypertarget{classMipsISA_1_1MipsFaultBase_abc58e13990620c35409a5eaf15679c3c}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!offset@{offset}}
\index{offset@{offset}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{offset}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf FaultVect} offset ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_abc58e13990620c35409a5eaf15679c3c}


\hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ T $>$}, \hyperlink{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}{InterruptFault}, \hyperlink{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}{TlbRefillFault}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ T $>$}, \hyperlink{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}{InterruptFault}, \hyperlink{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}{TlbRefillFault}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ IntegerOverflowFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ IntegerOverflowFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ SoftResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ SoftResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TrapFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TrapFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ DspStateDisabledFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ DspStateDisabledFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ NonMaskableInterrupt $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ NonMaskableInterrupt $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ MachineCheckFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ MachineCheckFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ AddressErrorFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ThreadFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ThreadFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ CoprocessorUnusableFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ CoprocessorUnusableFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ResetFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbRefillFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ReservedInstructionFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ ReservedInstructionFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ BreakpointFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ BreakpointFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbModifiedFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ InterruptFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ InterruptFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbInvalidFault $>$}, \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ SystemCallFault $>$}, と \hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ SystemCallFault $>$}で実装されています。\hypertarget{classMipsISA_1_1MipsFaultBase_a8254d2aa7a98db60b019665d8542442c}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!setExceptionState@{setExceptionState}}
\index{setExceptionState@{setExceptionState}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{setExceptionState}]{\setlength{\rightskip}{0pt plus 5cm}void setExceptionState ({\bf ThreadContext} $\ast$, \/  uint8\_\-t)}}
\label{classMipsISA_1_1MipsFaultBase_a8254d2aa7a98db60b019665d8542442c}
\hypertarget{classMipsISA_1_1MipsFaultBase_a8254d2aa7a98db60b019665d8542442c}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!setExceptionState@{setExceptionState}}
\index{setExceptionState@{setExceptionState}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{setExceptionState}]{\setlength{\rightskip}{0pt plus 5cm}void setExceptionState ({\bf ThreadContext} $\ast$ {\em tc}, \/  uint8\_\-t {\em excCode})}}
\label{classMipsISA_1_1MipsFaultBase_a8254d2aa7a98db60b019665d8542442c}



\begin{DoxyCode}
103 {
104     // modify SRS Ctl - Save CSS, put ESS into CSS
105     StatusReg status = tc->readMiscReg(MISCREG_STATUS);
106     if (status.exl != 1 && status.bev != 1) {
107         // SRS Ctl is modified only if Status_EXL and Status_BEV are not set
108         SRSCtlReg srsCtl = tc->readMiscReg(MISCREG_SRSCTL);
109         srsCtl.pss = srsCtl.css;
110         srsCtl.css = srsCtl.ess;
111         tc->setMiscRegNoEffect(MISCREG_SRSCTL, srsCtl);
112     }
113 
114     // set EXL bit (don't care if it is already set!)
115     status.exl = 1;
116     tc->setMiscRegNoEffect(MISCREG_STATUS, status);
117 
118     // write EPC
119     PCState pc = tc->pcState();
120     DPRINTF(MipsPRA, "PC: %s\n", pc);
121     bool delay_slot = pc.pc() + sizeof(MachInst) != pc.npc();
122     tc->setMiscRegNoEffect(MISCREG_EPC,
123             pc.pc() - (delay_slot ? sizeof(MachInst) : 0));
124 
125     // Set Cause_EXCCODE field
126     CauseReg cause = tc->readMiscReg(MISCREG_CAUSE);
127     cause.excCode = excCode;
128     cause.bd = delay_slot ? 1 : 0;
129     cause.ce = 0;
130     tc->setMiscRegNoEffect(MISCREG_CAUSE, cause);
131 }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1MipsFaultBase_a1052109661a1cc9f7847b80b8b98450b}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!vect@{vect}}
\index{vect@{vect}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{vect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FaultVect} vect ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_a1052109661a1cc9f7847b80b8b98450b}



\begin{DoxyCode}
101     {
102         return base(tc) + offset(tc);
103     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1MipsFaultBase_a1052109661a1cc9f7847b80b8b98450b}{
\index{MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}!vect@{vect}}
\index{vect@{vect}!MipsISA::MipsFaultBase@{MipsISA::MipsFaultBase}}
\subsubsection[{vect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FaultVect} vect ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1MipsFaultBase_a1052109661a1cc9f7847b80b8b98450b}



\begin{DoxyCode}
101     {
102         return base(tc) + offset(tc);
103     }
\end{DoxyCode}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/mips/\hyperlink{arch_2mips_2faults_8hh}{faults.hh}\item 
arch/miqs/\hyperlink{arch_2miqs_2faults_8hh}{faults.hh}\item 
arch/mips/\hyperlink{arch_2mips_2faults_8cc}{faults.cc}\item 
arch/miqs/\hyperlink{arch_2miqs_2faults_8cc}{faults.cc}\end{DoxyCompactItemize}
