

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sat Jun 27 14:14:51 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 2, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wsp23_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp23"   --->   Operation 21 'read' 'wsp23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 22 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 23 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 24 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wsp23_cast = zext i3 %wsp23_read"   --->   Operation 25 'zext' 'wsp23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln870_4 = zext i8 %wsp2_read"   --->   Operation 26 'zext' 'zext_ln870_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp2_read, i2 0"   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln870_5 = zext i10 %tmp"   --->   Operation 28 'zext' 'zext_ln870_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_2 = add i11 %zext_ln870_5, i11 %zext_ln870_4"   --->   Operation 29 'add' 'add_ln870_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln870_3 = add i11 %add_ln870_2, i11 %wsp23_cast"   --->   Operation 30 'add' 'add_ln870_3' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln870_3, i4 0"   --->   Operation 31 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln870_6 = zext i15 %tmp_55"   --->   Operation 32 'zext' 'zext_ln870_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp1_2_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_6"   --->   Operation 33 'getelementptr' 'wsp1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 34 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1350_4 = zext i8 %wsp1_read"   --->   Operation 35 'zext' 'zext_ln1350_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp1_read, i2 0"   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1350_5 = zext i10 %tmp_s"   --->   Operation 37 'zext' 'zext_ln1350_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1350_2 = add i11 %zext_ln1350_5, i11 %zext_ln1350_4"   --->   Operation 38 'add' 'add_ln1350_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 39 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1350_3 = add i11 %add_ln1350_2, i11 %wsp11_cast"   --->   Operation 39 'add' 'add_ln1350_3' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln1350_3, i4 0"   --->   Operation 40 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1350_6 = zext i15 %tmp_56"   --->   Operation 41 'zext' 'zext_ln1350_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%wsp1_2_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln1350_6"   --->   Operation 42 'getelementptr' 'wsp1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.64ns)   --->   "%wsp1_2_load = load i12 %wsp1_2_addr"   --->   Operation 43 'load' 'wsp1_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_1 : Operation 44 [2/2] (1.64ns)   --->   "%lhs_V = load i12 %wsp1_2_addr_1"   --->   Operation 44 'load' 'lhs_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 45 [1/2] (1.64ns)   --->   "%wsp1_2_load = load i12 %wsp1_2_addr"   --->   Operation 45 'load' 'wsp1_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 46 [1/1] (1.06ns)   --->   "%rhs = icmp_eq  i64 %wsp1_2_load, i64 0"   --->   Operation 46 'icmp' 'rhs' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/2] (1.64ns)   --->   "%lhs_V = load i12 %wsp1_2_addr_1"   --->   Operation 47 'load' 'lhs_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wsp1_2, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %rhs"   --->   Operation 49 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.06ns)   --->   "%icmp_ln31 = icmp_eq  i64 %lhs_V, i64 %zext_ln215" [patchMaker.cpp:31]   --->   Operation 50 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void, void %._crit_edge" [patchMaker.cpp:31]   --->   Operation 51 'br' 'br_ln31' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln870_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp2_read, i9 0"   --->   Operation 52 'bitconcatenate' 'shl_ln870_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i17 %shl_ln870_1"   --->   Operation 53 'zext' 'zext_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln870_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp2_read, i7 0"   --->   Operation 54 'bitconcatenate' 'shl_ln870_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i15 %shl_ln870_2"   --->   Operation 55 'zext' 'zext_ln870_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp23_read, i7 0"   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln870_2 = zext i10 %shl_ln"   --->   Operation 57 'zext' 'zext_ln870_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln870_1 = add i16 %zext_ln870_1, i16 %zext_ln870_2"   --->   Operation 58 'add' 'add_ln870_1' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln870_3 = zext i16 %add_ln870_1"   --->   Operation 59 'zext' 'zext_ln870_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.79ns)   --->   "%add_ln870 = add i18 %zext_ln870_3, i18 %zext_ln870"   --->   Operation 60 'add' 'add_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln870, i32 7, i32 17"   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 62 [15/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 62 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 63 [14/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 63 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1350_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp1_read, i9 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1350_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1350 = zext i17 %shl_ln1350_1"   --->   Operation 65 'zext' 'zext_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1350_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp1_read, i7 0"   --->   Operation 66 'bitconcatenate' 'shl_ln1350_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1350_1 = zext i15 %shl_ln1350_2"   --->   Operation 67 'zext' 'zext_ln1350_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp11_read, i7 0"   --->   Operation 68 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1350_2 = zext i10 %shl_ln1"   --->   Operation 69 'zext' 'zext_ln1350_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln1350_1 = add i16 %zext_ln1350_1, i16 %zext_ln1350_2"   --->   Operation 70 'add' 'add_ln1350_1' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1350_3 = zext i16 %add_ln1350_1"   --->   Operation 71 'zext' 'zext_ln1350_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln1350 = add i18 %zext_ln1350_3, i18 %zext_ln1350"   --->   Operation 72 'add' 'add_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln1350, i32 7, i32 17"   --->   Operation 73 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 74 [15/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 74 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 75 [13/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 75 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [14/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 76 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 77 [12/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 77 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [13/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 78 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 79 [11/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 79 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [12/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 80 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 81 [10/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 81 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [11/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 82 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 83 [9/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 83 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [10/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 84 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 85 [8/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 85 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [9/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 86 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 87 [7/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 87 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [8/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 88 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 89 [6/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 89 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [7/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 90 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 91 [5/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 91 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [6/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 92 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 93 [4/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 93 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln1350 = or i18 %add_ln1350, i18 120"   --->   Operation 94 'or' 'or_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1350_7 = zext i18 %or_ln1350"   --->   Operation 95 'zext' 'zext_ln1350_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 96 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1350 = mul i37 %zext_ln1350_7, i37 419431"   --->   Operation 96 'mul' 'mul_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 97 [5/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 97 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln870 = or i18 %add_ln870, i18 120"   --->   Operation 98 'or' 'or_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln870_7 = zext i18 %or_ln870"   --->   Operation 99 'zext' 'zext_ln870_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 100 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_7, i37 419431"   --->   Operation 100 'mul' 'mul_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 101 [3/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 101 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1350 = mul i37 %zext_ln1350_7, i37 419431"   --->   Operation 102 'mul' 'mul_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 103 [4/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 103 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 104 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_7, i37 419431"   --->   Operation 104 'mul' 'mul_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 105 [2/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 105 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1350 = mul i37 %zext_ln1350_7, i37 419431"   --->   Operation 106 'mul' 'mul_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 107 [3/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 107 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 108 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_7, i37 419431"   --->   Operation 108 'mul' 'mul_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 109 [1/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 109 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1350 = mul i37 %zext_ln1350_7, i37 419431"   --->   Operation 110 'mul' 'mul_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%udiv_ln3_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln1350, i32 28, i32 35"   --->   Operation 111 'partselect' 'udiv_ln3_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln1350, i32 28, i32 33"   --->   Operation 112 'partselect' 'tmp_58' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 113 [2/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 113 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.44>
ST_18 : Operation 114 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_7, i37 419431"   --->   Operation 114 'mul' 'mul_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln870, i32 28, i32 35"   --->   Operation 115 'partselect' 'udiv_ln_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln870, i32 28, i32 33"   --->   Operation 116 'partselect' 'tmp_57' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_128_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_57, i2 0"   --->   Operation 117 'bitconcatenate' 'tmp_128_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_4 = add i8 %tmp_128_cast, i8 %udiv_ln_cast"   --->   Operation 118 'add' 'add_ln870_4' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i8 %urem_ln870"   --->   Operation 119 'trunc' 'trunc_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_5 = add i8 %add_ln870_4, i8 %trunc_ln870"   --->   Operation 120 'add' 'add_ln870_5' <Predicate = (!icmp_ln31)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_130_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln870_5, i4 0"   --->   Operation 121 'bitconcatenate' 'tmp_130_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln870_1 = or i12 %tmp_130_cast, i12 15"   --->   Operation 122 'or' 'or_ln870_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln870_8 = zext i12 %or_ln870_1"   --->   Operation 123 'zext' 'zext_ln870_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%wsp2_1_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_8"   --->   Operation 124 'getelementptr' 'wsp2_1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 125 [2/2] (1.64ns)   --->   "%wsp2_1_load = load i12 %wsp2_1_addr"   --->   Operation 125 'load' 'wsp2_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_132_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_58, i2 0"   --->   Operation 126 'bitconcatenate' 'tmp_132_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1350_4 = add i8 %tmp_132_cast, i8 %udiv_ln3_cast"   --->   Operation 127 'add' 'add_ln1350_4' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 128 [1/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 128 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1350 = trunc i8 %urem_ln1350"   --->   Operation 129 'trunc' 'trunc_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1350_5 = add i8 %add_ln1350_4, i8 %trunc_ln1350"   --->   Operation 130 'add' 'add_ln1350_5' <Predicate = (!icmp_ln31)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_134_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln1350_5, i4 0"   --->   Operation 131 'bitconcatenate' 'tmp_134_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln1350_1 = or i12 %tmp_134_cast, i12 15"   --->   Operation 132 'or' 'or_ln1350_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1350_8 = zext i12 %or_ln1350_1"   --->   Operation 133 'zext' 'zext_ln1350_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%wsp2_1_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln1350_8"   --->   Operation 134 'getelementptr' 'wsp2_1_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 135 [2/2] (1.64ns)   --->   "%lhs_V_7 = load i12 %wsp2_1_addr_1"   --->   Operation 135 'load' 'lhs_V_7' <Predicate = (!icmp_ln31)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 19 <SV = 18> <Delay = 2.71>
ST_19 : Operation 136 [1/2] (1.64ns)   --->   "%wsp2_1_load = load i12 %wsp2_1_addr"   --->   Operation 136 'load' 'wsp2_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 137 [1/1] (1.06ns)   --->   "%rhs_11 = icmp_eq  i64 %wsp2_1_load, i64 0"   --->   Operation 137 'icmp' 'rhs_11' <Predicate = (!icmp_ln31)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/2] (1.64ns)   --->   "%lhs_V_7 = load i12 %wsp2_1_addr_1"   --->   Operation 138 'load' 'lhs_V_7' <Predicate = (!icmp_ln31)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i1 %rhs_11"   --->   Operation 139 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (1.06ns)   --->   "%icmp_ln31_1 = icmp_ne  i64 %lhs_V_7, i64 %zext_ln215_1" [patchMaker.cpp:31]   --->   Operation 140 'icmp' 'icmp_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 141 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln31_1, void, i1 0, void" [patchMaker.cpp:31]   --->   Operation 142 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i1 %empty" [patchMaker.cpp:31]   --->   Operation 143 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	wire read on port 'wsp23' [6]  (0 ns)
	'add' operation ('add_ln870_3') [15]  (0.777 ns)
	'getelementptr' operation ('wsp1_2_addr') [18]  (0 ns)
	'load' operation ('wsp1_2_load') on array 'wsp1_2' [29]  (1.65 ns)

 <State 2>: 2.71ns
The critical path consists of the following:
	'load' operation ('wsp1_2_load') on array 'wsp1_2' [29]  (1.65 ns)
	'icmp' operation ('i_op') [30]  (1.06 ns)

 <State 3>: 2.52ns
The critical path consists of the following:
	'add' operation ('add_ln870_1') [42]  (0.775 ns)
	'add' operation ('add_ln870') [44]  (0.791 ns)
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 4>: 2.52ns
The critical path consists of the following:
	'add' operation ('add_ln1350_1') [68]  (0.775 ns)
	'add' operation ('add_ln1350') [70]  (0.791 ns)
	'urem' operation ('urem_ln1350') [79]  (0.959 ns)

 <State 5>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 6>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 7>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 8>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 9>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 10>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 11>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 12>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 13>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 14>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 15>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 16>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 17>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [53]  (0.959 ns)

 <State 18>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln1350') [79]  (0.959 ns)
	'add' operation ('add_ln1350_5') [81]  (0.838 ns)
	'or' operation ('or_ln1350_1') [83]  (0 ns)
	'getelementptr' operation ('wsp2_1_addr_1') [85]  (0 ns)
	'load' operation ('lhs.V') on array 'wsp1_2' [86]  (1.65 ns)

 <State 19>: 2.71ns
The critical path consists of the following:
	'load' operation ('wsp2_1_load') on array 'wsp1_2' [60]  (1.65 ns)
	'icmp' operation ('i_op') [61]  (1.06 ns)

 <State 20>: 1.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln31_1', patchMaker.cpp:31) [88]  (1.06 ns)
	multiplexor before 'phi' operation ('empty', patchMaker.cpp:31) with incoming values : ('icmp_ln31_1', patchMaker.cpp:31) [91]  (0.387 ns)
	'phi' operation ('empty', patchMaker.cpp:31) with incoming values : ('icmp_ln31_1', patchMaker.cpp:31) [91]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
