{"sha": "879bc686a0aac4277532fc2aa18704c125fb0c45", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODc5YmM2ODZhMGFhYzQyNzc1MzJmYzJhYTE4NzA0YzEyNWZiMGM0NQ==", "commit": {"author": {"name": "Maciej W. Rozycki", "email": "macro@wdc.com", "date": "2020-04-02T14:43:05Z"}, "committer": {"name": "Maciej W. Rozycki", "email": "macro@wdc.com", "date": "2020-04-02T14:43:05Z"}, "message": "doc: RISC-V: Update binutils requirement to 2.30\n\nComplement commit bfe78b08471f (\"RISC-V: Using fmv.x.w/fmv.w.x rather\nthan fmv.x.s/fmv.s.x\") and document a binutils 2.30 requirement in the\ninstallation manual, matching the addition of fmv.x.w/fmv.w.x mnemonics\nto GAS.\n\n\tgcc/\n\t* doc/install.texi (Specific) <riscv32-*-elf, riscv32-*-linux>\n\t<riscv64-*-elf, riscv64-*-linux>: Update binutils requirement to\n\t2.30.", "tree": {"sha": "ce3ba5cfcd5684f387bc2b3deb7bc10046fab799", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ce3ba5cfcd5684f387bc2b3deb7bc10046fab799"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/879bc686a0aac4277532fc2aa18704c125fb0c45", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/879bc686a0aac4277532fc2aa18704c125fb0c45", "html_url": "https://github.com/Rust-GCC/gccrs/commit/879bc686a0aac4277532fc2aa18704c125fb0c45", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/879bc686a0aac4277532fc2aa18704c125fb0c45/comments", "author": null, "committer": null, "parents": [{"sha": "81ce375d1fdd99f9d93b00f4895eab74c3d8b54a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/81ce375d1fdd99f9d93b00f4895eab74c3d8b54a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/81ce375d1fdd99f9d93b00f4895eab74c3d8b54a"}], "stats": {"total": 18, "additions": 10, "deletions": 8}, "files": [{"sha": "671411e5db3b4f60c94b3422054c3c3845f822fe", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/879bc686a0aac4277532fc2aa18704c125fb0c45/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/879bc686a0aac4277532fc2aa18704c125fb0c45/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=879bc686a0aac4277532fc2aa18704c125fb0c45", "patch": "@@ -1,3 +1,9 @@\n+2020-04-02  Maciej W. Rozycki  <macro@wdc.com>\n+\n+\t* doc/install.texi (Specific) <riscv32-*-elf, riscv32-*-linux>\n+\t<riscv64-*-elf, riscv64-*-linux>: Update binutils requirement to\n+\t2.30.\n+\n 2020-04-02  Kewen Lin  <linkw@gcc.gnu.org>\n \n \tPR tree-optimization/94401"}, {"sha": "bc5259d74c570fcba35208bf1f5d3e19b7888fd4", "filename": "gcc/doc/install.texi", "status": "modified", "additions": 4, "deletions": 8, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/879bc686a0aac4277532fc2aa18704c125fb0c45/gcc%2Fdoc%2Finstall.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/879bc686a0aac4277532fc2aa18704c125fb0c45/gcc%2Fdoc%2Finstall.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finstall.texi?ref=879bc686a0aac4277532fc2aa18704c125fb0c45", "patch": "@@ -4545,17 +4545,15 @@ This configuration is intended for embedded systems.\n @heading riscv32-*-elf\n The RISC-V RV32 instruction set.\n This configuration is intended for embedded systems.\n-This (and all other RISC-V) targets are supported upstream as of the\n-binutils 2.28 release.\n+This (and all other RISC-V) targets require the binutils 2.30 release.\n \n @html\n <hr />\n @end html\n @anchor{riscv32-x-linux}\n @heading riscv32-*-linux\n The RISC-V RV32 instruction set running GNU/Linux.\n-This (and all other RISC-V) targets are supported upstream as of the\n-binutils 2.28 release.\n+This (and all other RISC-V) targets require the binutils 2.30 release.\n \n @html\n <hr />\n@@ -4564,17 +4562,15 @@ binutils 2.28 release.\n @heading riscv64-*-elf\n The RISC-V RV64 instruction set.\n This configuration is intended for embedded systems.\n-This (and all other RISC-V) targets are supported upstream as of the\n-binutils 2.28 release.\n+This (and all other RISC-V) targets require the binutils 2.30 release.\n \n @html\n <hr />\n @end html\n @anchor{riscv64-x-linux}\n @heading riscv64-*-linux\n The RISC-V RV64 instruction set running GNU/Linux.\n-This (and all other RISC-V) targets are supported upstream as of the\n-binutils 2.28 release.\n+This (and all other RISC-V) targets require the binutils 2.30 release.\n \n @html\n <hr />"}]}