# 4-stage-pipeline-processor
Implement a 4-stage pipelined processor supporting data transfer (mov), constant addition (addi), and unconditional jump (J) instructions.


## Block level representation of 4-stage pipelined processor

<img width="902" alt="Screen Shot 2022-10-11 at 11 44 52 PM" src="https://user-images.githubusercontent.com/22619455/195269417-a6a767b3-d101-4d6e-a8de-db7d9c7eb49f.png">

