 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 1000
        -max_paths 1000
        -sort_by slack
Design : eda_regional_max
Version: P-2019.03-SP3
Date   : Sun Jan 29 14:39:34 2023
****************************************

Operating Conditions: slowg   Library: dti_stdcell_ssg_0p81v_neg40c
Wire Load Model Mode: top

  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00005
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00008


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00005
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00008


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00005
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00008


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00005
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00008


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00005
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00008


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00005
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00008


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00013
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00020


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00013
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00020


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00013
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00020


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00013
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00020


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00013
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00020


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00013
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00020


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][5]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06210    0.71999 f
  U3551/Z (dti_28hc_7t_30_aoi22rex1)                   0.03555    0.75555 r
  U3985/Z (dti_28hc_7t_30_nand3hpx1)                   0.02515    0.78070 f
  U5299/Z (dti_28hc_7t_30_invxp9)                      0.01765    0.79835 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01517    0.81352 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83429 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85999 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88165 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89962 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90961 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92300 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93849 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95198 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.97028 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99850 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01759 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03071 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04467 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05999 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07485 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08882 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10613 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10613 f
  data arrival time                                               1.10613

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10613
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00016
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00025


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.02019    0.35789 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37647 f
  U5537/Z (dti_28hc_7t_30_nor2px2)                     0.01892    0.39539 r
  U3812/Z (dti_28hc_7t_30_invx3)                       0.01553    0.41092 f
  U3764/Z (dti_28hc_7t_30_muxi21x2)                    0.02442    0.43534 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43534 r
  data arrival time                                               0.43534

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02501    0.43552
  data required time                                              0.43552
  --------------------------------------------------------------------------
  data required time                                              0.43552
  data arrival time                                              -0.43534
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00017
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00026


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00019
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00029


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00019
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00029


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00019
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00029


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00019
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00029


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00019
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00029


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39413 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41488 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41488 r
  data arrival time                                               0.41488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00019
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00029


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36814 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38231 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40985 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42190 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.44015 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44015 r
  data arrival time                                               0.44015

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.44015
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00020
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00031


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36814 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38230 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40985 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42190 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.44014 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44014 r
  data arrival time                                               0.44014

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.44014
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00021
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00031


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4480/Z (dti_28hc_7t_30_nand2x3)                     0.02326    0.19567 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02055    0.21622 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24187 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25584 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29936 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32456 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34352 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35906 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37347 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38995 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42837 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45113 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45113 f
  data arrival time                                               0.45113

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45113
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00021
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00031


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36814 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38231 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40985 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42190 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.44014 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44014 r
  data arrival time                                               0.44014

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.44014
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00021
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00033


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36814 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38230 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40985 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42190 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.44013 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44013 r
  data arrival time                                               0.44013

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.44013
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00022
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00033


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39261 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41129 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42861 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44637 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44637 r
  data arrival time                                               0.44637

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44637
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00022
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00033


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U6101/Z (dti_28hc_7t_30_nand2x1)                     0.01308    0.13551 r
  U3739/Z (dti_28hc_7t_30_and2x1)                      0.02333    0.15884 r
  U3706/Z (dti_28hc_7t_30_nand3x1)                     0.02229    0.18113 f
  U5252/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.20193 r
  U3614/Z (dti_28hc_7t_30_and2x1)                      0.02587    0.22780 r
  U3607/Z (dti_28hc_7t_30_nand3x2)                     0.02686    0.25466 f
  U6478/Z (dti_28hc_7t_30_xnor2optax4)                 0.04609    0.30075 r
  U6469/Z (dti_28hc_7t_30_invx2)                       0.00784    0.30859 f
  U3447/Z (dti_28hc_7t_30_nor2px1)                     0.01867    0.32726 r
  U7280/Z (dti_28hc_7t_30_invx2)                       0.01092    0.33818 f
  U5744/Z (dti_28hc_7t_30_nor2px4)                     0.02037    0.35855 r
  U6433/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01502    0.37358 f
  U4604/Z (dti_28hc_7t_30_nor2px2)                     0.01604    0.38962 r
  U4018/Z (dti_28hc_7t_30_nand2xp8)                    0.02017    0.40979 f
  U7365/Z (dti_28hc_7t_30_xor2bx2)                     0.03584    0.44564 r
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44564 r
  data arrival time                                               0.44564

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01464    0.44588
  data required time                                              0.44588
  --------------------------------------------------------------------------
  data required time                                              0.44588
  data arrival time                                              -0.44564
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00025
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00037


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39261 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41129 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42594 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44534 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44534 r
  data arrival time                                               0.44534

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44534
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00025
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00038


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36814 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38231 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40985 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42190 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.44010 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44010 r
  data arrival time                                               0.44010

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.44010
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00025
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00038


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36814 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38230 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40985 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42190 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.44010 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44010 r
  data arrival time                                               0.44010

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.44010
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00025
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00038


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04421    0.30229 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31667 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33337 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36514 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38060 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40281 f
  U5065/Z (dti_28hc_7t_30_muxi21x1)                    0.03189    0.43470 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43470 r
  data arrival time                                               0.43470

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43495
  data required time                                              0.43495
  --------------------------------------------------------------------------
  data required time                                              0.43495
  data arrival time                                              -0.43470
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00025
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00039


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][5]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06210    0.71999 f
  U3551/Z (dti_28hc_7t_30_aoi22rex1)                   0.03555    0.75555 r
  U3985/Z (dti_28hc_7t_30_nand3hpx1)                   0.02515    0.78070 f
  U5299/Z (dti_28hc_7t_30_invxp9)                      0.01765    0.79835 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01517    0.81352 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83429 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85999 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88165 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89962 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90961 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92300 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93849 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95198 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.97028 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99850 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01759 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03071 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04467 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05999 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07504 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10400 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10400 r
  data arrival time                                               1.10400

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10400
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00026
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00040


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00027
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00041


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00027
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00041


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00027
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00041


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00027
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00041


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00027
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00041


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39405 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41480 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41480 r
  data arrival time                                               0.41480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00027
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00041


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5989/Z (dti_28hc_7t_30_nand2x1)                     0.01288    0.14876 f
  U3710/Z (dti_28hc_7t_30_and2x1)                      0.02363    0.17240 f
  U3666/Z (dti_28hc_7t_30_nand3hpx2)                   0.01346    0.18586 r
  U4471/Z (dti_28hc_7t_30_nand2x2)                     0.02000    0.20586 f
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.01806    0.22391 r
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.01411    0.23802 f
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01600    0.25402 r
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04526    0.29928 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32449 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34344 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35898 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37339 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38988 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42829 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45105 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45105 f
  data arrival time                                               0.45105

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45105
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00028
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00043


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39254 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41121 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42853 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44629 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44629 r
  data arrival time                                               0.44629

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44629
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00030
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00045


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39261 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41129 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42594 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44527 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44527 r
  data arrival time                                               0.44527

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44527
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00048


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][5]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06210    0.71999 f
  U3551/Z (dti_28hc_7t_30_aoi22rex1)                   0.03555    0.75555 r
  U3985/Z (dti_28hc_7t_30_nand3hpx1)                   0.02515    0.78070 f
  U5299/Z (dti_28hc_7t_30_invxp9)                      0.01765    0.79835 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01517    0.81352 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83429 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85999 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88165 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89962 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90961 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92300 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93849 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95198 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.97028 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99850 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01743 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03055 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04451 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05983 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07469 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08866 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10597 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10597 f
  data arrival time                                               1.10597

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10597
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00032
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00049


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39254 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41121 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42586 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44526 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44526 r
  data arrival time                                               0.44526

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44526
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00033
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00050


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4480/Z (dti_28hc_7t_30_nand2x3)                     0.02326    0.19567 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02055    0.21622 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24187 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25584 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29936 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32456 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34352 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35906 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37347 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01635    0.38982 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42824 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45100 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45100 f
  data arrival time                                               0.45100

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45100
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00034
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00052


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00034
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00052


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00034
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00052


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00034
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00052


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00034
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00052


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00034
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00052


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00034
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00052


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U5261/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03960    0.21441 r
  U5109/Z (dti_28hc_7t_30_nand4px2)                    0.03488    0.24930 f
  U5108/Z (dti_28hc_7t_30_xor2bx1)                     0.03915    0.28845 f
  U3583/Z (dti_28hc_7t_30_nor2px1)                     0.02513    0.31357 r
  U4121/Z (dti_28hc_7t_30_invx2)                       0.01816    0.33173 f
  U4181/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03484    0.36658 r
  U3383/Z (dti_28hc_7t_30_nand2px1)                    0.01864    0.38522 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02334    0.40855 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42638 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44509 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44509 r
  data arrival time                                               0.44509

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44509
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00036
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00054


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U5470/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.03019    0.21739 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02437    0.24176 f
  U4875/Z (dti_28hc_7t_30_nand2i1xp8)                  0.02529    0.26705 r
  U4183/Z (dti_28hc_7t_30_nand2x2)                     0.02203    0.28909 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02324    0.31232 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32418 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34617 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.36041 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38515 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40177 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43519 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43519 r
  data arrival time                                               0.43519

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43519
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00036
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00055


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U3568/Z (dti_28hc_7t_30_xnor2bx1)                    0.04353    0.28924 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01991    0.30916 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32888 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35066 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38160 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40149 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02425    0.42575 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42575 r
  data arrival time                                               0.42575

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42575
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00037
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00056


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3933/Z (dti_28hc_7t_30_invx10)                      0.01174    0.11467 f
  U3715/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03026    0.14493 r
  U4600/Z (dti_28hc_7t_30_nand4px1)                    0.03106    0.17599 f
  U4318/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03630    0.21229 r
  U4300/Z (dti_28hc_7t_30_nand4px2)                    0.03668    0.24896 f
  U7058/Z (dti_28hc_7t_30_xor2bx2)                     0.04269    0.29165 f
  U3552/Z (dti_28hc_7t_30_invx2)                       0.02217    0.31382 r
  U5152/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02236    0.33618 f
  U4181/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03039    0.36657 r
  U3383/Z (dti_28hc_7t_30_nand2px1)                    0.01864    0.38520 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02334    0.40854 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42637 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44508 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44508 r
  data arrival time                                               0.44508

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44508
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00037
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00056


  Startpoint: eda_img_ram/img_memory_reg[2][5][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][5][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][5][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.11010    0.11010 f
  U3715/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03483    0.14493 r
  U4600/Z (dti_28hc_7t_30_nand4px1)                    0.03106    0.17599 f
  U4318/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03630    0.21228 r
  U4300/Z (dti_28hc_7t_30_nand4px2)                    0.03668    0.24896 f
  U7058/Z (dti_28hc_7t_30_xor2bx2)                     0.04269    0.29165 f
  U3552/Z (dti_28hc_7t_30_invx2)                       0.02217    0.31381 r
  U5152/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02236    0.33618 f
  U4181/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03039    0.36656 r
  U3383/Z (dti_28hc_7t_30_nand2px1)                    0.01864    0.38520 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02334    0.40854 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42636 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44508 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44508 r
  data arrival time                                               0.44508

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44508
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00037
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00056


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U5470/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.03019    0.21739 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02437    0.24176 f
  U4875/Z (dti_28hc_7t_30_nand2i1xp8)                  0.02529    0.26705 r
  U4183/Z (dti_28hc_7t_30_nand2x2)                     0.02203    0.28909 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02324    0.31232 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32418 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34617 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.36041 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38515 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40177 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43517 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43517 r
  data arrival time                                               0.43517

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43517
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00037
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00057


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U6101/Z (dti_28hc_7t_30_nand2x1)                     0.01308    0.13551 r
  U3739/Z (dti_28hc_7t_30_and2x1)                      0.02333    0.15884 r
  U3706/Z (dti_28hc_7t_30_nand3x1)                     0.02229    0.18113 f
  U5252/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.20193 r
  U3614/Z (dti_28hc_7t_30_and2x1)                      0.02587    0.22780 r
  U3607/Z (dti_28hc_7t_30_nand3x2)                     0.02686    0.25466 f
  U6478/Z (dti_28hc_7t_30_xnor2optax4)                 0.04609    0.30075 r
  U6469/Z (dti_28hc_7t_30_invx2)                       0.00784    0.30859 f
  U3447/Z (dti_28hc_7t_30_nor2px1)                     0.01867    0.32726 r
  U7280/Z (dti_28hc_7t_30_invx2)                       0.01092    0.33818 f
  U5744/Z (dti_28hc_7t_30_nor2px4)                     0.02037    0.35855 r
  U3882/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01802    0.37657 f
  U3280/Z (dti_28hc_7t_30_nor3pmhzoptax10)             0.02586    0.40243 r
  U4562/Z (dti_28hc_7t_30_muxi21x1)                    0.03170    0.43413 r
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43413 r
  data arrival time                                               0.43413

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02602    0.43451
  data required time                                              0.43451
  --------------------------------------------------------------------------
  data required time                                              0.43451
  data arrival time                                              -0.43413
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00038
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00058


  Startpoint: eda_iterated_ram/iterated_memory_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[0][2]/QN (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.04397    0.70187 r
  U4265/Z (dti_28hc_7t_30_invx2)                       0.01376    0.71563 f
  U3555/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02311    0.73873 r
  U4976/Z (dti_28hc_7t_30_nand4px1)                    0.03102    0.76976 f
  U5753/Z (dti_28hc_7t_30_nand2x1)                     0.02479    0.79455 r
  U4166/Z (dti_28hc_7t_30_nand2x2)                     0.01910    0.81365 f
  U7160/Z (dti_28hc_7t_30_or2hpx2)                     0.02956    0.84321 f
  U7377/Z (dti_28hc_7t_30_nor2x3)                      0.01717    0.86038 r
  U3884/Z (dti_28hc_7t_30_nand2px2)                    0.01138    0.87176 f
  U3883/Z (dti_28hc_7t_30_invx2)                       0.01044    0.88220 r
  U3491/Z (dti_28hc_7t_30_nand2hpx2)                   0.01372    0.89591 f
  U4551/Z (dti_28hc_7t_30_invx2)                       0.01344    0.90935 r
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01452    0.92387 f
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.02087    0.94474 r
  U4909/Z (dti_28hc_7t_30_ioa12hpx2)                   0.03040    0.97514 r
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.01491    0.99005 f
  U3996/Z (dti_28hc_7t_30_nor2hpx2)                    0.02201    1.01206 r
  U6033/Z (dti_28hc_7t_30_nand3x2)                     0.02447    1.03654 f
  U5167/Z (dti_28hc_7t_30_nand2x4)                     0.02294    1.05948 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01479    1.07427 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10386 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10386 r
  data arrival time                                               1.10386

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10386
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00039
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00060


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39254 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41121 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42586 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44519 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44519 r
  data arrival time                                               0.44519

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44519
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00040
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00060


  Startpoint: eda_img_ram/img_memory_reg[4][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][7]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][7]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11191    0.11191 f
  U5783/Z (dti_28hc_7t_30_nand2x1)                     0.02157    0.13348 r
  U4010/Z (dti_28hc_7t_30_and2x1)                      0.02689    0.16037 r
  U3631/Z (dti_28hc_7t_30_nand3px1)                    0.02045    0.18082 f
  U5155/Z (dti_28hc_7t_30_aoi22x1)                     0.03815    0.21897 r
  U3602/Z (dti_28hc_7t_30_nand3hpx1)                   0.02626    0.24523 f
  U5720/Z (dti_28hc_7t_30_xnor2optax4)                 0.04762    0.29285 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02767    0.32052 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34506 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38446 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40545 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42416 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43421 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44797 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44797 r
  data arrival time                                               0.44797

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44797
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00041
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00062


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5989/Z (dti_28hc_7t_30_nand2x1)                     0.01288    0.14876 f
  U3710/Z (dti_28hc_7t_30_and2x1)                      0.02363    0.17240 f
  U3666/Z (dti_28hc_7t_30_nand3hpx2)                   0.01346    0.18586 r
  U4471/Z (dti_28hc_7t_30_nand2x2)                     0.02000    0.20586 f
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.01806    0.22391 r
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.01411    0.23802 f
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01600    0.25402 r
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04526    0.29928 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32449 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34344 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35898 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37339 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01635    0.38974 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42816 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45092 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45092 f
  data arrival time                                               0.45092

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45092
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00042
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00063


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][5]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06210    0.71999 f
  U3551/Z (dti_28hc_7t_30_aoi22rex1)                   0.03555    0.75555 r
  U3985/Z (dti_28hc_7t_30_nand3hpx1)                   0.02515    0.78070 f
  U5299/Z (dti_28hc_7t_30_invxp9)                      0.01765    0.79835 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01517    0.81352 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83429 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85999 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88165 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89962 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90961 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92300 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93849 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95198 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.97028 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99850 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01743 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03055 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04451 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05983 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01505    1.07488 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10384 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10384 r
  data arrival time                                               1.10384

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10384
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00042
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00064


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4918/Z (dti_28hc_7t_30_aoi22x2)                     0.03180    0.14481 r
  U3894/Z (dti_28hc_7t_30_nand4px2)                    0.02915    0.17397 f
  U6461/Z (dti_28hc_7t_30_nand2x1)                     0.02246    0.19642 r
  U5690/Z (dti_28hc_7t_30_and2hpx2)                    0.02366    0.22008 r
  U4421/Z (dti_28hc_7t_30_nand3px2)                    0.01882    0.23890 f
  U4905/Z (dti_28hc_7t_30_invx3)                       0.01706    0.25596 r
  U5588/Z (dti_28hc_7t_30_xor2bx2)                     0.03023    0.28619 r
  U4143/Z (dti_28hc_7t_30_nand2x2)                     0.01906    0.30525 f
  U4900/Z (dti_28hc_7t_30_invx2)                       0.01653    0.32178 r
  U4116/Z (dti_28hc_7t_30_nand2px4)                    0.01924    0.34103 f
  U3993/Z (dti_28hc_7t_30_or2x1)                       0.03448    0.37550 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.01947    0.39497 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40674 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41864 r
  U3354/Z (dti_28hc_7t_30_aoi22hpx2)                   0.01105    0.42969 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01563    0.44532 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44532 r
  data arrival time                                               0.44532

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44532
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00043
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00065


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U3568/Z (dti_28hc_7t_30_xnor2bx1)                    0.04346    0.28918 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01991    0.30909 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32881 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35060 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38154 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40143 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02425    0.42568 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42568 r
  data arrival time                                               0.42568

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42568
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00043
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00065


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17520 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22084 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25087 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27329 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01337    0.28666 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30264 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31760 f
  U5086/Z (dti_28hc_7t_30_bufx2)                       0.02510    0.34270 f
  U3437/Z (dti_28hc_7t_30_nor3x2)                      0.02673    0.36943 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02672    0.39615 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40755 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42258 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43174 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44501 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44501 r
  data arrival time                                               0.44501

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44501
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00044
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00066


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84755 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89755 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91276 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97286 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02282    0.99567 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01492 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.03001 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04072 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.05003 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06200 r
  U3375/Z (dti_28hc_7t_30_nand2px2)                    0.01093    1.07292 f
  U3251/Z (dti_28hc_7t_30_oai12x1)                     0.02864    1.10156 r
  eda_strobe_ram/strb_memory_reg[0][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.10156 r
  data arrival time                                               1.10156

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01642    1.10200
  data required time                                              1.10200
  --------------------------------------------------------------------------
  data required time                                              1.10200
  data arrival time                                              -1.10156
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00044
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00067


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84754 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89754 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91276 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97286 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02282    0.99567 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01492 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.03001 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04072 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.05002 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06200 r
  U3375/Z (dti_28hc_7t_30_nand2px2)                    0.01093    1.07292 f
  U3251/Z (dti_28hc_7t_30_oai12x1)                     0.02864    1.10156 r
  eda_strobe_ram/strb_memory_reg[0][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.10156 r
  data arrival time                                               1.10156

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01642    1.10200
  data required time                                              1.10200
  --------------------------------------------------------------------------
  data required time                                              1.10200
  data arrival time                                              -1.10156
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00044
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00067


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84754 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89754 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91275 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97285 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02282    0.99567 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01492 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.03001 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04072 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.05002 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06199 r
  U3375/Z (dti_28hc_7t_30_nand2px2)                    0.01093    1.07292 f
  U3251/Z (dti_28hc_7t_30_oai12x1)                     0.02864    1.10156 r
  eda_strobe_ram/strb_memory_reg[0][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.10156 r
  data arrival time                                               1.10156

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01642    1.10200
  data required time                                              1.10200
  --------------------------------------------------------------------------
  data required time                                              1.10200
  data arrival time                                              -1.10156
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00044
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00067


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U5185/Z (dti_28hc_7t_30_aoi22rex1)                   0.03174    0.14781 r
  U5636/Z (dti_28hc_7t_30_nand4px1)                    0.02571    0.17352 f
  U5566/Z (dti_28hc_7t_30_aoi22x1)                     0.04843    0.22196 r
  U4884/Z (dti_28hc_7t_30_nand4px2)                    0.03616    0.25811 f
  U4250/Z (dti_28hc_7t_30_nand2x2)                     0.02819    0.28630 r
  U5098/Z (dti_28hc_7t_30_and3hpx2)                    0.04358    0.32988 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.02368    0.35356 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37817 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40251 f
  U5635/Z (dti_28hc_7t_30_muxi21x1)                    0.03122    0.43373 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43373 r
  data arrival time                                               0.43373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02635    0.43418
  data required time                                              0.43418
  --------------------------------------------------------------------------
  data required time                                              0.43418
  data arrival time                                              -0.43373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00045
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00068


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U7342/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03238    0.21905 r
  U6739/Z (dti_28hc_7t_30_nand4px2)                    0.02694    0.24600 f
  U6665/Z (dti_28hc_7t_30_xor2bx2)                     0.04689    0.29288 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03518    0.32806 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34649 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36771 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38462 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40115 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41662 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02188    0.43850 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43850 r
  data arrival time                                               0.43850

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43850
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00045
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00068


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39386 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37891 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40196 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43524 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43524 r
  data arrival time                                               0.43524

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43524
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_img_ram/img_memory_reg[5][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11052    0.11052 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03493    0.14546 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17518 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22082 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25085 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27327 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01337    0.28664 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30262 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31758 f
  U5086/Z (dti_28hc_7t_30_bufx2)                       0.02510    0.34268 f
  U3437/Z (dti_28hc_7t_30_nor3x2)                      0.02673    0.36941 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02672    0.39613 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40753 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42256 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43172 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44498 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44498 r
  data arrival time                                               0.44498

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44498
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17520 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22084 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25087 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27329 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01337    0.28666 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30264 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31760 f
  U5086/Z (dti_28hc_7t_30_bufx2)                       0.02510    0.34270 f
  U3437/Z (dti_28hc_7t_30_nor3x2)                      0.02673    0.36943 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02672    0.39615 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40753 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42256 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43172 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44498 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44498 r
  data arrival time                                               0.44498

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44498
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39385 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41461 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41461 r
  data arrival time                                               0.41461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17520 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22084 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25087 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27329 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01335    0.28664 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30262 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31758 f
  U5086/Z (dti_28hc_7t_30_bufx2)                       0.02510    0.34268 f
  U3437/Z (dti_28hc_7t_30_nor3x2)                      0.02673    0.36941 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02672    0.39613 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40753 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42255 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43172 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44498 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44498 r
  data arrival time                                               0.44498

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44498
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00046
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00070


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U7342/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03238    0.21905 r
  U6739/Z (dti_28hc_7t_30_nand4px2)                    0.02694    0.24600 f
  U6665/Z (dti_28hc_7t_30_xor2bx2)                     0.04689    0.29288 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03518    0.32806 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34649 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36771 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38462 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40115 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41662 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02186    0.43848 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43848 r
  data arrival time                                               0.43848

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43848
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00047
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00071


  Startpoint: eda_iterated_ram/iterated_memory_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[0][2]/QN (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.04397    0.70187 r
  U4265/Z (dti_28hc_7t_30_invx2)                       0.01376    0.71563 f
  U3555/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02311    0.73873 r
  U4976/Z (dti_28hc_7t_30_nand4px1)                    0.03102    0.76976 f
  U5753/Z (dti_28hc_7t_30_nand2x1)                     0.02479    0.79455 r
  U4166/Z (dti_28hc_7t_30_nand2x2)                     0.01910    0.81365 f
  U7160/Z (dti_28hc_7t_30_or2hpx2)                     0.02956    0.84321 f
  U7377/Z (dti_28hc_7t_30_nor2x3)                      0.01717    0.86038 r
  U3884/Z (dti_28hc_7t_30_nand2px2)                    0.01138    0.87176 f
  U3883/Z (dti_28hc_7t_30_invx2)                       0.01044    0.88220 r
  U3491/Z (dti_28hc_7t_30_nand2hpx2)                   0.01372    0.89591 f
  U4551/Z (dti_28hc_7t_30_invx2)                       0.01344    0.90935 r
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01452    0.92387 f
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.02079    0.94467 r
  U4909/Z (dti_28hc_7t_30_ioa12hpx2)                   0.03040    0.97507 r
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.01491    0.98998 f
  U3996/Z (dti_28hc_7t_30_nor2hpx2)                    0.02201    1.01199 r
  U6033/Z (dti_28hc_7t_30_nand3x2)                     0.02447    1.03646 f
  U5167/Z (dti_28hc_7t_30_nand2x4)                     0.02294    1.05940 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01479    1.07420 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10379 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10379 r
  data arrival time                                               1.10379

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10379
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00047
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00071


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00048
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00073


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00048
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00073


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00048
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00073


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00048
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00073


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00048
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00073


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39383 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41458 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41458 r
  data arrival time                                               0.41458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00048
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00073


  Startpoint: eda_img_ram/img_memory_reg[5][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11052    0.11052 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03493    0.14546 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17518 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22082 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25085 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27327 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01337    0.28664 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30262 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31758 f
  U5086/Z (dti_28hc_7t_30_bufx2)                       0.02510    0.34268 f
  U3437/Z (dti_28hc_7t_30_nor3x2)                      0.02673    0.36941 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02672    0.39613 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40751 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42253 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43169 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44496 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44496 r
  data arrival time                                               0.44496

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44496
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00048
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00074


  Startpoint: eda_img_ram/img_memory_reg[5][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11052    0.11052 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03493    0.14546 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17518 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22082 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25085 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27327 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01335    0.28662 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30260 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31756 f
  U5086/Z (dti_28hc_7t_30_bufx2)                       0.02510    0.34265 f
  U3437/Z (dti_28hc_7t_30_nor3x2)                      0.02673    0.36938 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02672    0.39611 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40750 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42253 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43169 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44496 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44496 r
  data arrival time                                               0.44496

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44496
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00049
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00074


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17520 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22084 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25087 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27329 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01335    0.28664 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30262 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31758 f
  U5086/Z (dti_28hc_7t_30_bufx2)                       0.02510    0.34268 f
  U3437/Z (dti_28hc_7t_30_nor3x2)                      0.02673    0.36941 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02672    0.39613 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40750 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42253 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43169 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44496 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44496 r
  data arrival time                                               0.44496

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44496
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00049
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00074


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39235 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41103 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42835 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44610 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44610 r
  data arrival time                                               0.44610

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44610
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00049
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00074


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39234 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41102 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42834 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44610 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44610 r
  data arrival time                                               0.44610

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44610
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00049
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00074


  Startpoint: eda_iterated_ram/iterated_memory_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[0][2]/QN (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.04397    0.70187 r
  U4265/Z (dti_28hc_7t_30_invx2)                       0.01376    0.71563 f
  U3555/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02311    0.73873 r
  U4976/Z (dti_28hc_7t_30_nand4px1)                    0.03102    0.76976 f
  U5753/Z (dti_28hc_7t_30_nand2x1)                     0.02479    0.79455 r
  U4166/Z (dti_28hc_7t_30_nand2x2)                     0.01910    0.81365 f
  U7160/Z (dti_28hc_7t_30_or2hpx2)                     0.02956    0.84321 f
  U7377/Z (dti_28hc_7t_30_nor2x3)                      0.01717    0.86038 r
  U3884/Z (dti_28hc_7t_30_nand2px2)                    0.01138    0.87176 f
  U3883/Z (dti_28hc_7t_30_invx2)                       0.01044    0.88220 r
  U3491/Z (dti_28hc_7t_30_nand2hpx2)                   0.01372    0.89591 f
  U4551/Z (dti_28hc_7t_30_invx2)                       0.01344    0.90935 r
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01452    0.92387 f
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.02077    0.94464 r
  U4909/Z (dti_28hc_7t_30_ioa12hpx2)                   0.03040    0.97504 r
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.01491    0.98995 f
  U3996/Z (dti_28hc_7t_30_nor2hpx2)                    0.02201    1.01196 r
  U6033/Z (dti_28hc_7t_30_nand3x2)                     0.02447    1.03644 f
  U5167/Z (dti_28hc_7t_30_nand2x4)                     0.02294    1.05938 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01479    1.07417 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10376 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10376 r
  data arrival time                                               1.10376

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10376
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00049
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00075


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05084    0.30163 f
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02170    0.32333 r
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.01247    0.33580 f
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01445    0.35025 r
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01007    0.36033 f
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01442    0.37474 r
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02638    0.40113 f
  U5584/Z (dti_28hc_7t_30_nand2x2)                     0.02186    0.42298 r
  U6489/Z (dti_28hc_7t_30_oai112rex2)                  0.02890    0.45188 f
  eda_iterated_ram/iterated_memory_reg[1][5]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.45188 f
  data arrival time                                               0.45188

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00814    0.45239
  data required time                                              0.45239
  --------------------------------------------------------------------------
  data required time                                              0.45239
  data arrival time                                              -0.45188
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00050
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00077


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.02782    0.11694 f
  U6691/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02773    0.14467 r
  U4497/Z (dti_28hc_7t_30_nand4px1)                    0.03118    0.17585 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.04201    0.21786 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25144 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29640 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32800 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34643 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36765 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38456 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40109 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41656 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02188    0.43844 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43844 r
  data arrival time                                               0.43844

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43844
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00051
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00077


  Startpoint: eda_img_ram/img_memory_reg[5][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11052    0.11052 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03493    0.14546 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17518 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22082 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25085 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27327 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01335    0.28662 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30260 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31756 f
  U5086/Z (dti_28hc_7t_30_bufx2)                       0.02510    0.34265 f
  U3437/Z (dti_28hc_7t_30_nor3x2)                      0.02673    0.36938 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02672    0.39611 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40748 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42251 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43167 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44493 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44493 r
  data arrival time                                               0.44493

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44493
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00051
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00077


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39232 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41100 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42832 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44608 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44608 r
  data arrival time                                               0.44608

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44608
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00051
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00078


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39235 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41103 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42567 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44507 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44507 r
  data arrival time                                               0.44507

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44507
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00052
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00079


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39234 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41102 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42567 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44507 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44507 r
  data arrival time                                               0.44507

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44507
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00052
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00079


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U3983/Z (dti_28hc_7t_30_nor3px2)                     0.02457    0.37218 r
  U3411/Z (dti_28hc_7t_30_nand2i1x2)                   0.02463    0.39682 r
  U4094/Z (dti_28hc_7t_30_nor2px4)                     0.01271    0.40953 f
  U3861/Z (dti_28hc_7t_30_nor2px2)                     0.01262    0.42215 r
  U3338/Z (dti_28hc_7t_30_invx1)                       0.00875    0.43090 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01432    0.44522 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44522 r
  data arrival time                                               0.44522

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44522
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00052
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00080


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4918/Z (dti_28hc_7t_30_aoi22x2)                     0.03180    0.14481 r
  U3894/Z (dti_28hc_7t_30_nand4px2)                    0.02915    0.17397 f
  U6461/Z (dti_28hc_7t_30_nand2x1)                     0.02246    0.19642 r
  U5690/Z (dti_28hc_7t_30_and2hpx2)                    0.02366    0.22008 r
  U4421/Z (dti_28hc_7t_30_nand3px2)                    0.01882    0.23890 f
  U4905/Z (dti_28hc_7t_30_invx3)                       0.01706    0.25596 r
  U5588/Z (dti_28hc_7t_30_xor2bx2)                     0.03023    0.28619 r
  U4143/Z (dti_28hc_7t_30_nand2x2)                     0.01906    0.30525 f
  U4900/Z (dti_28hc_7t_30_invx2)                       0.01653    0.32178 r
  U4116/Z (dti_28hc_7t_30_nand2px4)                    0.01924    0.34103 f
  U3993/Z (dti_28hc_7t_30_or2x1)                       0.03448    0.37550 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.01947    0.39497 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40674 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41864 r
  U3354/Z (dti_28hc_7t_30_aoi22hpx2)                   0.01095    0.42960 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01563    0.44522 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44522 r
  data arrival time                                               0.44522

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44522
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00052
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00080


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.02782    0.11694 f
  U6691/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02773    0.14467 r
  U4497/Z (dti_28hc_7t_30_nand4px1)                    0.03118    0.17585 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.04201    0.21786 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25144 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29640 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32800 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34643 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36765 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38456 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40109 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41656 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02186    0.43842 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43842 r
  data arrival time                                               0.43842

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43842
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00053
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00080


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4918/Z (dti_28hc_7t_30_aoi22x2)                     0.03180    0.14481 r
  U3894/Z (dti_28hc_7t_30_nand4px2)                    0.02915    0.17397 f
  U6461/Z (dti_28hc_7t_30_nand2x1)                     0.02246    0.19642 r
  U5690/Z (dti_28hc_7t_30_and2hpx2)                    0.02366    0.22008 r
  U4421/Z (dti_28hc_7t_30_nand3px2)                    0.01882    0.23890 f
  U4905/Z (dti_28hc_7t_30_invx3)                       0.01706    0.25596 r
  U5588/Z (dti_28hc_7t_30_xor2bx2)                     0.03023    0.28619 r
  U4143/Z (dti_28hc_7t_30_nand2x2)                     0.01906    0.30525 f
  U4900/Z (dti_28hc_7t_30_invx2)                       0.01653    0.32178 r
  U4116/Z (dti_28hc_7t_30_nand2px4)                    0.01924    0.34103 f
  U3993/Z (dti_28hc_7t_30_or2x1)                       0.03448    0.37550 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.01947    0.39497 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40674 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41864 r
  U3354/Z (dti_28hc_7t_30_aoi22hpx2)                   0.01095    0.42959 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01563    0.44522 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44522 r
  data arrival time                                               0.44522

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44522
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00053
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00080


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.02019    0.35789 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37647 f
  U5537/Z (dti_28hc_7t_30_nor2px2)                     0.01892    0.39539 r
  U3812/Z (dti_28hc_7t_30_invx3)                       0.01553    0.41092 f
  U3764/Z (dti_28hc_7t_30_muxi21x2)                    0.02407    0.43499 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43499 r
  data arrival time                                               0.43499

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02501    0.43552
  data required time                                              0.43552
  --------------------------------------------------------------------------
  data required time                                              0.43552
  data arrival time                                              -0.43499
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00053
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00080


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U7342/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03238    0.21905 r
  U6739/Z (dti_28hc_7t_30_nand4px2)                    0.02694    0.24600 f
  U6665/Z (dti_28hc_7t_30_xor2bx2)                     0.04689    0.29288 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03518    0.32806 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34649 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36771 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38462 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40115 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41662 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02180    0.43842 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43842 r
  data arrival time                                               0.43842

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43842
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00053
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00081


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37883 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40189 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43516 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43516 r
  data arrival time                                               0.43516

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43516
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00054
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00082


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39232 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41100 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42565 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44505 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44505 r
  data arrival time                                               0.44505

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44505
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00054
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00082


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U7342/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03238    0.21905 r
  U6739/Z (dti_28hc_7t_30_nand4px2)                    0.02694    0.24600 f
  U6665/Z (dti_28hc_7t_30_xor2bx2)                     0.04689    0.29288 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03518    0.32806 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34649 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36771 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38462 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40115 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41652 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02188    0.43840 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43840 r
  data arrival time                                               0.43840

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43840
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00055
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00084


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3676/Z (dti_28hc_7t_30_invx14)                      0.01214    0.11370 f
  U3636/Z (dti_28hc_7t_30_aoi22rex2)                   0.03266    0.14637 r
  U5472/Z (dti_28hc_7t_30_nand4px1)                    0.02687    0.17324 f
  U6307/Z (dti_28hc_7t_30_nand2x1)                     0.01879    0.19202 r
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02443    0.21646 r
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02145    0.23790 f
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01996    0.25786 r
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04413    0.30199 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31637 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33307 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36484 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38031 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40251 f
  U5065/Z (dti_28hc_7t_30_muxi21x1)                    0.03189    0.43440 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43440 r
  data arrival time                                               0.43440

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43495
  data required time                                              0.43495
  --------------------------------------------------------------------------
  data required time                                              0.43495
  data arrival time                                              -0.43440
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00055
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00084


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4480/Z (dti_28hc_7t_30_nand2x3)                     0.02326    0.19567 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02055    0.21622 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24187 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25584 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29936 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32456 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34352 r
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01241    0.35592 f
  U3942/Z (dti_28hc_7t_30_nand2x4)                     0.01285    0.36877 r
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01923    0.38800 f
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.02528    0.41329 r
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02962    0.44290 f
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44290 f
  data arrival time                                               0.44290

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01707    0.44346
  data required time                                              0.44346
  --------------------------------------------------------------------------
  data required time                                              0.44346
  data arrival time                                              -0.44290
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00055
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00084


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01722    0.39050 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40531 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42402 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43407 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44783 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44783 r
  data arrival time                                               0.44783

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44783
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00055
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00084


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U7342/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03238    0.21905 r
  U6739/Z (dti_28hc_7t_30_nand4px2)                    0.02694    0.24600 f
  U6665/Z (dti_28hc_7t_30_xor2bx2)                     0.04689    0.29288 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03518    0.32806 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34649 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36771 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38462 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40115 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41652 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02188    0.43840 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43840 r
  data arrival time                                               0.43840

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43840
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00055
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00084


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U6101/Z (dti_28hc_7t_30_nand2x1)                     0.01308    0.13551 r
  U3739/Z (dti_28hc_7t_30_and2x1)                      0.02333    0.15884 r
  U3706/Z (dti_28hc_7t_30_nand3x1)                     0.02229    0.18113 f
  U5252/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.20193 r
  U3614/Z (dti_28hc_7t_30_and2x1)                      0.02587    0.22780 r
  U3607/Z (dti_28hc_7t_30_nand3x2)                     0.02686    0.25466 f
  U6478/Z (dti_28hc_7t_30_xnor2optax4)                 0.04578    0.30044 r
  U6469/Z (dti_28hc_7t_30_invx2)                       0.00784    0.30828 f
  U3447/Z (dti_28hc_7t_30_nor2px1)                     0.01867    0.32695 r
  U7280/Z (dti_28hc_7t_30_invx2)                       0.01092    0.33787 f
  U5744/Z (dti_28hc_7t_30_nor2px4)                     0.02037    0.35824 r
  U6433/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01502    0.37327 f
  U4604/Z (dti_28hc_7t_30_nor2px2)                     0.01604    0.38931 r
  U4018/Z (dti_28hc_7t_30_nand2xp8)                    0.02017    0.40948 f
  U7365/Z (dti_28hc_7t_30_xor2bx2)                     0.03584    0.44533 r
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44533 r
  data arrival time                                               0.44533

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01464    0.44588
  data required time                                              0.44588
  --------------------------------------------------------------------------
  data required time                                              0.44588
  data arrival time                                              -0.44533
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00055
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00084


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U5782/Z (dti_28hc_7t_30_nand2x1)                     0.01308    0.13551 r
  U4010/Z (dti_28hc_7t_30_and2x1)                      0.02472    0.16023 r
  U3631/Z (dti_28hc_7t_30_nand3px1)                    0.02045    0.18067 f
  U5155/Z (dti_28hc_7t_30_aoi22x1)                     0.03815    0.21883 r
  U3602/Z (dti_28hc_7t_30_nand3hpx1)                   0.02626    0.24509 f
  U5720/Z (dti_28hc_7t_30_xnor2optax4)                 0.04762    0.29271 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02767    0.32038 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34492 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38432 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40531 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42402 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43406 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44783 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44783 r
  data arrival time                                               0.44783

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44783
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00056
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00084


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U3568/Z (dti_28hc_7t_30_xnor2bx1)                    0.04353    0.28924 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01991    0.30916 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32888 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35066 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38160 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40149 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02406    0.42555 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42555 r
  data arrival time                                               0.42555

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42555
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00056
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00085


  Startpoint: eda_img_ram/img_memory_reg[4][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][2][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][2][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11013    0.11013 f
  U6067/Z (dti_28hc_7t_30_aoi22x1)                     0.03812    0.14825 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.02561    0.17386 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21445 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24349 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28224 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30105 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33024 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35303 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36779 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38195 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40949 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42154 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43979 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43979 r
  data arrival time                                               0.43979

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43979
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00056
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00085


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40458 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42096 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43131 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44493 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44493 r
  data arrival time                                               0.44493

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44493
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00056
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00085


  Startpoint: eda_img_ram/img_memory_reg[4][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][2][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][2][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11013    0.11013 f
  U6067/Z (dti_28hc_7t_30_aoi22x1)                     0.03812    0.14825 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.02561    0.17386 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21445 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24349 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28224 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30105 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33024 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35303 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36778 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38195 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40949 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42154 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43979 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43979 r
  data arrival time                                               0.43979

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43979
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00056
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00085


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39145 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40949 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42154 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43979 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43979 r
  data arrival time                                               0.43979

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43979
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00056
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00086


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][5]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06210    0.71999 f
  U3551/Z (dti_28hc_7t_30_aoi22rex1)                   0.03555    0.75555 r
  U3985/Z (dti_28hc_7t_30_nand3hpx1)                   0.02515    0.78070 f
  U5299/Z (dti_28hc_7t_30_invxp9)                      0.01765    0.79835 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01517    0.81352 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83429 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85999 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88165 f
  U6232/Z (dti_28hc_7t_30_invx2)                       0.01648    0.89812 r
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.00966    0.90778 f
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.01656    0.92434 r
  U4309/Z (dti_28hc_7t_30_nand2x2)                     0.02293    0.94727 f
  U4162/Z (dti_28hc_7t_30_nand2shzx8)                  0.02963    0.97690 r
  U4532/Z (dti_28hc_7t_30_invx2)                       0.01387    0.99077 f
  U3996/Z (dti_28hc_7t_30_nor2hpx2)                    0.02112    1.01189 r
  U6033/Z (dti_28hc_7t_30_nand3x2)                     0.02447    1.03636 f
  U5167/Z (dti_28hc_7t_30_nand2x4)                     0.02294    1.05931 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01479    1.07410 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10369 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10369 r
  data arrival time                                               1.10369

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10369
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00086


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3685/Z (dti_28hc_7t_30_aoi12hpx2)                   0.01826    0.13432 r
  U5912/Z (dti_28hc_7t_30_invx2)                       0.00807    0.14239 f
  U4618/Z (dti_28hc_7t_30_nor2px2)                     0.01169    0.15407 r
  U4712/Z (dti_28hc_7t_30_nand2px2)                    0.01547    0.16954 f
  U3622/Z (dti_28hc_7t_30_aoi22x1)                     0.03568    0.20523 r
  U3877/Z (dti_28hc_7t_30_nand4px1)                    0.03723    0.24245 f
  U5207/Z (dti_28hc_7t_30_xnor2optax4)                 0.05381    0.29626 r
  U3436/Z (dti_28hc_7t_30_invxp8)                      0.00919    0.30545 f
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.02760    0.33305 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36482 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38029 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40250 f
  U5065/Z (dti_28hc_7t_30_muxi21x1)                    0.03189    0.43439 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43439 r
  data arrival time                                               0.43439

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43495
  data required time                                              0.43495
  --------------------------------------------------------------------------
  data required time                                              0.43495
  data arrival time                                              -0.43439
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00086


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U7342/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03238    0.21905 r
  U6739/Z (dti_28hc_7t_30_nand4px2)                    0.02694    0.24600 f
  U6665/Z (dti_28hc_7t_30_xor2bx2)                     0.04689    0.29288 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03518    0.32806 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34649 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36771 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38462 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40115 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41652 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02186    0.43838 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43838 r
  data arrival time                                               0.43838

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43838
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00086


  Startpoint: eda_img_ram/img_memory_reg[4][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][2][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][2][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11013    0.11013 f
  U6067/Z (dti_28hc_7t_30_aoi22x1)                     0.03812    0.14825 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.02561    0.17386 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21445 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24349 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28224 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30105 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33024 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35303 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36779 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38195 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40949 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42154 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43978 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43978 r
  data arrival time                                               0.43978

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43978
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00087


  Startpoint: eda_img_ram/img_memory_reg[4][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][2][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][2][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11013    0.11013 f
  U6067/Z (dti_28hc_7t_30_aoi22x1)                     0.03812    0.14825 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.02561    0.17386 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21445 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24349 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28224 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30105 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33024 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35303 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36778 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38195 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40949 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42154 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43978 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43978 r
  data arrival time                                               0.43978

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43978
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00087


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39145 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40948 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42153 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43978 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43978 r
  data arrival time                                               0.43978

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43978
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00087


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U7342/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03238    0.21905 r
  U6739/Z (dti_28hc_7t_30_nand4px2)                    0.02694    0.24600 f
  U6665/Z (dti_28hc_7t_30_xor2bx2)                     0.04689    0.29288 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03518    0.32806 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34649 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36771 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38462 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40115 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41652 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02186    0.43838 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43838 r
  data arrival time                                               0.43838

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43838
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00087


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U5287/Z (dti_28hc_7t_30_nand2px2)                    0.01354    0.36693 f
  U4954/Z (dti_28hc_7t_30_nor2hpx1)                    0.01999    0.38692 r
  U3475/Z (dti_28hc_7t_30_nand2x2)                     0.02172    0.40864 f
  U3774/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02660    0.43524 r
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/D (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.43524 r
  data arrival time                                               0.43524

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/CK (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02471    0.43581
  data required time                                              0.43581
  --------------------------------------------------------------------------
  data required time                                              0.43581
  data arrival time                                              -0.43524
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00087


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U5287/Z (dti_28hc_7t_30_nand2px2)                    0.01354    0.36692 f
  U4954/Z (dti_28hc_7t_30_nor2hpx1)                    0.01999    0.38692 r
  U3475/Z (dti_28hc_7t_30_nand2x2)                     0.02172    0.40863 f
  U3774/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02660    0.43524 r
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/D (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.43524 r
  data arrival time                                               0.43524

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/CK (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02471    0.43581
  data required time                                              0.43581
  --------------------------------------------------------------------------
  data required time                                              0.43581
  data arrival time                                              -0.43524
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00087


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U4435/Z (dti_28hc_7t_30_nand2xp5)                    0.02222    0.14465 r
  U5907/Z (dti_28hc_7t_30_nand4px1)                    0.03081    0.17545 f
  U6263/Z (dti_28hc_7t_30_aoi22x1)                     0.04005    0.21550 r
  U5256/Z (dti_28hc_7t_30_nand4px1)                    0.03292    0.24843 f
  U6334/Z (dti_28hc_7t_30_xnor2optax4)                 0.04966    0.29809 r
  U6342/Z (dti_28hc_7t_30_nand2px2)                    0.01735    0.31544 f
  U5581/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03093    0.34637 r
  U3936/Z (dti_28hc_7t_30_nand3px2)                    0.02362    0.36999 f
  U4613/Z (dti_28hc_7t_30_nor2px2)                     0.01964    0.38963 r
  U4167/Z (dti_28hc_7t_30_invx3)                       0.01407    0.40370 f
  U3267/Z (dti_28hc_7t_30_muxi21x1)                    0.02218    0.42588 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42588 r
  data arrival time                                               0.42588

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42588
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00057
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00087


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39145 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40949 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42154 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43977 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43977 r
  data arrival time                                               0.43977

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43977
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00058
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00087


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39145 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40948 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42153 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43977 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43977 r
  data arrival time                                               0.43977

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43977
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00058
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00088


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37891 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40196 f
  U4598/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43524 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43524 r
  data arrival time                                               0.43524

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02470    0.43582
  data required time                                              0.43582
  --------------------------------------------------------------------------
  data required time                                              0.43582
  data arrival time                                              -0.43524
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00058
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00089


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39235 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41103 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42567 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44501 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44501 r
  data arrival time                                               0.44501

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44501
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00059
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00089


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39234 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41102 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42567 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44500 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44500 r
  data arrival time                                               0.44500

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44500
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00059
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00089


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.02782    0.11694 f
  U6691/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02773    0.14467 r
  U4497/Z (dti_28hc_7t_30_nand4px1)                    0.03118    0.17585 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.04201    0.21786 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25144 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29640 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32800 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34643 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36765 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38456 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40109 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41656 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02180    0.43836 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43836 r
  data arrival time                                               0.43836

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43836
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00059
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00089


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03334    0.14290 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17246 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21404 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25079 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29389 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33728 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.02019    0.35747 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37605 f
  U5537/Z (dti_28hc_7t_30_nor2px2)                     0.01892    0.39497 r
  U3812/Z (dti_28hc_7t_30_invx3)                       0.01553    0.41050 f
  U3764/Z (dti_28hc_7t_30_muxi21x2)                    0.02442    0.43493 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43493 r
  data arrival time                                               0.43493

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02501    0.43552
  data required time                                              0.43552
  --------------------------------------------------------------------------
  data required time                                              0.43552
  data arrival time                                              -0.43493
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00059
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00090


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U5605/Z (dti_28hc_7t_30_invx2)                       0.01431    0.26002 f
  U5826/Z (dti_28hc_7t_30_aoi22x3)                     0.02646    0.28648 r
  U5822/Z (dti_28hc_7t_30_and2hpx2)                    0.03197    0.31845 r
  U4917/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01998    0.33843 f
  U3998/Z (dti_28hc_7t_30_nand3i1x1)                   0.03949    0.37793 f
  U7139/Z (dti_28hc_7t_30_nand2x3)                     0.02206    0.39998 r
  U6965/Z (dti_28hc_7t_30_nor2px6)                     0.01123    0.41122 f
  U6297/Z (dti_28hc_7t_30_nor2px2)                     0.01184    0.42305 r
  U3842/Z (dti_28hc_7t_30_invx1)                       0.00903    0.43208 f
  U7265/Z (dti_28hc_7t_30_nand3x2)                     0.01600    0.44809 r
  eda_iterated_ram/iterated_memory_reg[4][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44809 r
  data arrival time                                               0.44809

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01184    0.44869
  data required time                                              0.44869
  --------------------------------------------------------------------------
  data required time                                              0.44869
  data arrival time                                              -0.44809
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00060
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00091


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01717    0.39045 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40526 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42397 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43402 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44778 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44778 r
  data arrival time                                               0.44778

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44778
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00060
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00091


  Startpoint: eda_img_ram/img_memory_reg[4][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][2][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][2][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11013    0.11013 f
  U6067/Z (dti_28hc_7t_30_aoi22x1)                     0.03812    0.14825 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.02561    0.17386 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21445 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24349 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28224 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30105 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33024 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35303 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36779 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38195 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40949 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42154 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43975 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43975 r
  data arrival time                                               0.43975

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43975
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00060
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00092


  Startpoint: eda_img_ram/img_memory_reg[4][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][2][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][2][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11013    0.11013 f
  U6067/Z (dti_28hc_7t_30_aoi22x1)                     0.03812    0.14825 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.02561    0.17386 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21445 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24349 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28224 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30105 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33024 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35303 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36778 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38195 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40949 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42154 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43974 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43974 r
  data arrival time                                               0.43974

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43974
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00092


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.02782    0.11694 f
  U6691/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02773    0.14467 r
  U4497/Z (dti_28hc_7t_30_nand4px1)                    0.03118    0.17585 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.04201    0.21786 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25144 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29640 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32800 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34643 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36765 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38456 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40109 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41646 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02188    0.43834 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43834 r
  data arrival time                                               0.43834

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43834
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00092


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39232 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41100 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42565 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44498 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44498 r
  data arrival time                                               0.44498

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44498
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39145 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40949 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42154 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43974 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43974 r
  data arrival time                                               0.43974

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43974
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.02782    0.11694 f
  U6691/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02773    0.14467 r
  U4497/Z (dti_28hc_7t_30_nand4px1)                    0.03118    0.17585 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.04201    0.21786 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25144 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29640 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32800 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34643 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36765 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38456 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40109 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41646 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02188    0.43834 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43834 r
  data arrival time                                               0.43834

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43834
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40452 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42091 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43126 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44488 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44488 r
  data arrival time                                               0.44488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00061
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00093


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39145 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40948 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42153 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43973 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43973 r
  data arrival time                                               0.43973

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43973
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00062
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00094


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17520 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22084 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25087 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27329 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01337    0.28666 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30264 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31760 f
  U3990/Z (dti_28hc_7t_30_invx2)                       0.01649    0.33410 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.01929    0.35338 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37800 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40234 f
  U5635/Z (dti_28hc_7t_30_muxi21x1)                    0.03122    0.43356 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43356 r
  data arrival time                                               0.43356

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02635    0.43418
  data required time                                              0.43418
  --------------------------------------------------------------------------
  data required time                                              0.43418
  data arrival time                                              -0.43356
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00062
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00094


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01137    0.81306 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83383 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85954 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88119 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89916 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90915 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92254 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93803 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95152 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96982 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99804 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01713 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03025 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04421 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05953 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07439 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08836 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10567 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10567 f
  data arrival time                                               1.10567

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10567
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00062
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00094


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U3568/Z (dti_28hc_7t_30_xnor2bx1)                    0.04346    0.28918 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01991    0.30909 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32881 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35060 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38154 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40143 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02406    0.42549 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42549 r
  data arrival time                                               0.42549

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42549
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00062
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00094


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04384    0.30192 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31630 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33300 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36477 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38024 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40244 f
  U5065/Z (dti_28hc_7t_30_muxi21x1)                    0.03189    0.43433 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43433 r
  data arrival time                                               0.43433

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43495
  data required time                                              0.43495
  --------------------------------------------------------------------------
  data required time                                              0.43495
  data arrival time                                              -0.43433
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00062
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00095


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.02782    0.11694 f
  U6691/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02773    0.14467 r
  U4497/Z (dti_28hc_7t_30_nand4px1)                    0.03118    0.17585 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.04201    0.21786 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25144 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29640 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32800 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34643 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36765 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38456 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40109 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41646 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02186    0.43832 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43832 r
  data arrival time                                               0.43832

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43832
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00063
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00095


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5989/Z (dti_28hc_7t_30_nand2x1)                     0.01288    0.14876 f
  U3710/Z (dti_28hc_7t_30_and2x1)                      0.02363    0.17240 f
  U3666/Z (dti_28hc_7t_30_nand3hpx2)                   0.01346    0.18586 r
  U4471/Z (dti_28hc_7t_30_nand2x2)                     0.02000    0.20586 f
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.01806    0.22391 r
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.01411    0.23802 f
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01600    0.25402 r
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04526    0.29928 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32449 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34344 r
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01241    0.35585 f
  U3942/Z (dti_28hc_7t_30_nand2x4)                     0.01285    0.36870 r
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01923    0.38793 f
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.02528    0.41321 r
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02962    0.44283 f
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44283 f
  data arrival time                                               0.44283

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01707    0.44346
  data required time                                              0.44346
  --------------------------------------------------------------------------
  data required time                                              0.44346
  data arrival time                                              -0.44283
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00063
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00095


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.02782    0.11694 f
  U6691/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02773    0.14467 r
  U4497/Z (dti_28hc_7t_30_nand4px1)                    0.03118    0.17585 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.04201    0.21786 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25144 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29640 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32800 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34643 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36765 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38456 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40109 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41646 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02186    0.43832 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43832 r
  data arrival time                                               0.43832

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43832
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00063
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00096


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U7342/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03238    0.21905 r
  U6739/Z (dti_28hc_7t_30_nand4px2)                    0.02694    0.24600 f
  U6665/Z (dti_28hc_7t_30_xor2bx2)                     0.04689    0.29288 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03518    0.32806 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34649 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36771 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38462 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40115 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41652 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02180    0.43832 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43832 r
  data arrival time                                               0.43832

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43832
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00063
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00096


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U7342/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03238    0.21905 r
  U6739/Z (dti_28hc_7t_30_nand4px2)                    0.02694    0.24600 f
  U6665/Z (dti_28hc_7t_30_xor2bx2)                     0.04689    0.29288 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03518    0.32806 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34649 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36771 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38462 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40115 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41652 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02180    0.43832 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43832 r
  data arrival time                                               0.43832

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43832
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00063
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00096


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01722    0.39050 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40523 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42394 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43398 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44775 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44775 r
  data arrival time                                               0.44775

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44775
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00064
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00097


  Startpoint: eda_img_ram/img_memory_reg[0][5][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][5][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][5][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10422    0.10422 f
  U3613/Z (dti_28hc_7t_30_aoi22xp8)                    0.04403    0.14826 r
  U5894/Z (dti_28hc_7t_30_nand4px1)                    0.03307    0.18133 f
  U6249/Z (dti_28hc_7t_30_nand2x1)                     0.02218    0.20351 r
  U7256/Z (dti_28hc_7t_30_and2hpx2)                    0.02356    0.22707 r
  U5427/Z (dti_28hc_7t_30_nand3x2)                     0.01868    0.24575 f
  U3795/Z (dti_28hc_7t_30_xnor2optax4)                 0.04668    0.29243 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02787    0.32030 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34484 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38424 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40523 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42394 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43398 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44774 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44774 r
  data arrival time                                               0.44774

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44774
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00064
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00097


  Startpoint: eda_img_ram/img_memory_reg[5][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11052    0.11052 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03493    0.14546 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17518 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22082 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25085 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27327 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01337    0.28664 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30262 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31758 f
  U3990/Z (dti_28hc_7t_30_invx2)                       0.01649    0.33407 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.01929    0.35336 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37797 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40231 f
  U5635/Z (dti_28hc_7t_30_muxi21x1)                    0.03122    0.43354 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43354 r
  data arrival time                                               0.43354

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02635    0.43418
  data required time                                              0.43418
  --------------------------------------------------------------------------
  data required time                                              0.43418
  data arrival time                                              -0.43354
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00064
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00098


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39138 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40941 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42146 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43971 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43971 r
  data arrival time                                               0.43971

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43971
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00064
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00098


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17520 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22084 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25087 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27329 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01335    0.28664 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30262 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31758 f
  U3990/Z (dti_28hc_7t_30_invx2)                       0.01649    0.33407 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.01929    0.35336 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37797 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40231 f
  U5635/Z (dti_28hc_7t_30_muxi21x1)                    0.03122    0.43354 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43354 r
  data arrival time                                               0.43354

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02635    0.43418
  data required time                                              0.43418
  --------------------------------------------------------------------------
  data required time                                              0.43418
  data arrival time                                              -0.43354
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00064
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00098


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U5470/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.03042    0.21710 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02437    0.24147 f
  U4875/Z (dti_28hc_7t_30_nand2i1xp8)                  0.02529    0.26676 r
  U4183/Z (dti_28hc_7t_30_nand2x2)                     0.02203    0.28880 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02324    0.31203 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32389 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34588 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.36012 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38486 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40148 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43490 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43490 r
  data arrival time                                               0.43490

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43490
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39138 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40940 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42145 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43970 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43970 r
  data arrival time                                               0.43970

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43970
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39137 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40940 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42145 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43970 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43970 r
  data arrival time                                               0.43970

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43970
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40448 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42087 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43121 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44484 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44484 r
  data arrival time                                               0.44484

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44484
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00099


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39138 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40941 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42146 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43970 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43970 r
  data arrival time                                               0.43970

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43970
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00065
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00100


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U5989/Z (dti_28hc_7t_30_nand2x1)                     0.01356    0.13599 r
  U3710/Z (dti_28hc_7t_30_and2x1)                      0.02642    0.16241 r
  U3666/Z (dti_28hc_7t_30_nand3hpx2)                   0.01569    0.17809 f
  U4471/Z (dti_28hc_7t_30_nand2x2)                     0.01913    0.19722 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.01855    0.21577 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24142 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25539 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29891 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32411 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34307 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35860 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37302 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38950 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42792 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45068 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45068 f
  data arrival time                                               0.45068

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45068
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00066
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00100


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40448 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42086 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43121 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44483 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44483 r
  data arrival time                                               0.44483

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44483
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00066
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00100


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39137 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40939 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42144 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43969 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43969 r
  data arrival time                                               0.43969

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43969
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00066
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00100


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05084    0.30163 f
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02170    0.32333 r
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.01247    0.33580 f
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01445    0.35025 r
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01156    0.36181 f
  U5203/Z (dti_28hc_7t_30_aoi22x3)                     0.01916    0.38097 r
  U3893/Z (dti_28hc_7t_30_nand2x3)                     0.01956    0.40053 f
  U3353/Z (dti_28hc_7t_30_nand2px1)                    0.01886    0.41939 r
  U3816/Z (dti_28hc_7t_30_oai112rex2)                  0.02654    0.44593 f
  eda_iterated_ram/iterated_memory_reg[3][1]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44593 f
  data arrival time                                               0.44593

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01393    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00066
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00100


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39138 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40940 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42145 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43969 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43969 r
  data arrival time                                               0.43969

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43969
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00066
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00100


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U5470/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.03042    0.21710 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02437    0.24147 f
  U4875/Z (dti_28hc_7t_30_nand2i1xp8)                  0.02529    0.26676 r
  U4183/Z (dti_28hc_7t_30_nand2x2)                     0.02203    0.28880 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02324    0.31203 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32389 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34588 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.36012 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38486 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40148 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43488 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43488 r
  data arrival time                                               0.43488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00066
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00101


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37883 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40189 f
  U4598/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43516 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43516 r
  data arrival time                                               0.43516

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02470    0.43582
  data required time                                              0.43582
  --------------------------------------------------------------------------
  data required time                                              0.43582
  data arrival time                                              -0.43516
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00066
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00101


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39137 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40940 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42145 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43969 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43969 r
  data arrival time                                               0.43969

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43969
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00066
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00101


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84755 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89755 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91276 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97286 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02259    0.99545 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01470 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.02979 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04049 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.04980 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06177 r
  U3375/Z (dti_28hc_7t_30_nand2px2)                    0.01093    1.07270 f
  U3251/Z (dti_28hc_7t_30_oai12x1)                     0.02864    1.10133 r
  eda_strobe_ram/strb_memory_reg[0][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.10133 r
  data arrival time                                               1.10133

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01642    1.10200
  data required time                                              1.10200
  --------------------------------------------------------------------------
  data required time                                              1.10200
  data arrival time                                              -1.10133
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00066
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00101


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84754 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89754 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91276 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97286 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02259    0.99545 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01469 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.02979 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04049 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.04980 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06177 r
  U3375/Z (dti_28hc_7t_30_nand2px2)                    0.01093    1.07270 f
  U3251/Z (dti_28hc_7t_30_oai12x1)                     0.02864    1.10133 r
  eda_strobe_ram/strb_memory_reg[0][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.10133 r
  data arrival time                                               1.10133

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01642    1.10200
  data required time                                              1.10200
  --------------------------------------------------------------------------
  data required time                                              1.10200
  data arrival time                                              -1.10133
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00067
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00101


  Startpoint: eda_img_ram/img_memory_reg[5][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11052    0.11052 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03493    0.14546 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17518 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22082 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25085 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27327 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01335    0.28662 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30260 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31756 f
  U3990/Z (dti_28hc_7t_30_invx2)                       0.01649    0.33405 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.01929    0.35334 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37795 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40229 f
  U5635/Z (dti_28hc_7t_30_muxi21x1)                    0.03122    0.43351 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43351 r
  data arrival time                                               0.43351

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02635    0.43418
  data required time                                              0.43418
  --------------------------------------------------------------------------
  data required time                                              0.43418
  data arrival time                                              -0.43351
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00067
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00101


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05084    0.30163 f
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02170    0.32333 r
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.01247    0.33580 f
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01445    0.35025 r
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01007    0.36033 f
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01442    0.37474 r
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02638    0.40113 f
  U5955/Z (dti_28hc_7t_30_nand2x2)                     0.02186    0.42298 r
  U5995/Z (dti_28hc_7t_30_oai112rex2)                  0.02615    0.44913 f
  eda_iterated_ram/iterated_memory_reg[1][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44913 f
  data arrival time                                               0.44913

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01072    0.44980
  data required time                                              0.44980
  --------------------------------------------------------------------------
  data required time                                              0.44980
  data arrival time                                              -0.44913
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00067
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00101


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84754 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89754 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91275 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97285 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02259    0.99544 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01469 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.02979 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04049 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.04980 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06177 r
  U3375/Z (dti_28hc_7t_30_nand2px2)                    0.01093    1.07269 f
  U3251/Z (dti_28hc_7t_30_oai12x1)                     0.02864    1.10133 r
  eda_strobe_ram/strb_memory_reg[0][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.10133 r
  data arrival time                                               1.10133

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01642    1.10200
  data required time                                              1.10200
  --------------------------------------------------------------------------
  data required time                                              1.10200
  data arrival time                                              -1.10133
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00067
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00101


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39137 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40939 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42144 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43968 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43968 r
  data arrival time                                               0.43968

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43968
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00067
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00102


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U5650/Z (dti_28hc_7t_30_invx2)                       0.01575    0.35344 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01330    0.36674 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38800 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40624 f
  U5623/Z (dti_28hc_7t_30_muxi21x1)                    0.02754    0.43378 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43378 r
  data arrival time                                               0.43378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00067
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00102


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40446 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42085 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43120 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44482 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44482 r
  data arrival time                                               0.44482

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44482
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00067
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00102


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3690/Z (dti_28hc_7t_30_nand2x2)                     0.01451    0.13647 r
  U3620/Z (dti_28hc_7t_30_nand4px2)                    0.02683    0.16329 f
  U3598/Z (dti_28hc_7t_30_nand2x2)                     0.02860    0.19189 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02386    0.21575 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24140 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25537 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29889 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32410 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34305 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35859 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37300 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38949 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42790 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45066 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45066 f
  data arrival time                                               0.45066

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45066
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00067
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00102


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01709    0.39038 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40519 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42390 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43394 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44771 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44771 r
  data arrival time                                               0.44771

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44771
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00068
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00103


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01717    0.39045 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40518 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42389 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43393 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44770 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44770 r
  data arrival time                                               0.44770

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44770
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00068
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00104


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00104


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00104


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00104


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00104


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00104


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00104


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39133 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40936 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42142 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43966 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43966 r
  data arrival time                                               0.43966

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43966
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00104


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01131    0.81300 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83377 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85947 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88112 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89909 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90908 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92247 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93796 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95145 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96975 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99797 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01706 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03019 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04415 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05946 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07433 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08829 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10560 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10560 f
  data arrival time                                               1.10560

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10560
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00105


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U6101/Z (dti_28hc_7t_30_nand2x1)                     0.01308    0.13551 r
  U3739/Z (dti_28hc_7t_30_and2x1)                      0.02333    0.15884 r
  U3706/Z (dti_28hc_7t_30_nand3x1)                     0.02229    0.18113 f
  U5252/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.20193 r
  U3614/Z (dti_28hc_7t_30_and2x1)                      0.02587    0.22780 r
  U3607/Z (dti_28hc_7t_30_nand3x2)                     0.02686    0.25466 f
  U6478/Z (dti_28hc_7t_30_xnor2optax4)                 0.04578    0.30044 r
  U6469/Z (dti_28hc_7t_30_invx2)                       0.00784    0.30828 f
  U3447/Z (dti_28hc_7t_30_nor2px1)                     0.01867    0.32695 r
  U7280/Z (dti_28hc_7t_30_invx2)                       0.01092    0.33787 f
  U5744/Z (dti_28hc_7t_30_nor2px4)                     0.02037    0.35824 r
  U3882/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01802    0.37626 f
  U3280/Z (dti_28hc_7t_30_nor3pmhzoptax10)             0.02586    0.40212 r
  U4562/Z (dti_28hc_7t_30_muxi21x1)                    0.03170    0.43382 r
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43382 r
  data arrival time                                               0.43382

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02602    0.43451
  data required time                                              0.43451
  --------------------------------------------------------------------------
  data required time                                              0.43451
  data arrival time                                              -0.43382
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00105


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.02782    0.11694 f
  U6691/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02773    0.14467 r
  U4497/Z (dti_28hc_7t_30_nand4px1)                    0.03118    0.17585 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.04201    0.21786 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25144 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29640 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32800 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34643 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36765 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38456 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40109 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41646 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02180    0.43826 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43826 r
  data arrival time                                               0.43826

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43826
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00105


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39138 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40941 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42146 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43966 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43966 r
  data arrival time                                               0.43966

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43966
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00105


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U7187/Z (dti_28hc_7t_30_bufmhzx6)                    0.02359    0.11417 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.02955    0.14372 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18046 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21898 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24760 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28775 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31559 r
  U5152/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02027    0.33586 f
  U4181/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03039    0.36624 r
  U3383/Z (dti_28hc_7t_30_nand2px1)                    0.01864    0.38488 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02334    0.40822 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42604 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44476 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44476 r
  data arrival time                                               0.44476

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44476
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00105


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.02782    0.11694 f
  U6691/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02773    0.14467 r
  U4497/Z (dti_28hc_7t_30_nand4px1)                    0.03118    0.17585 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.04201    0.21786 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25144 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29640 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32800 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34643 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36765 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38456 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40109 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01537    0.41646 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02180    0.43826 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43826 r
  data arrival time                                               0.43826

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43826
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00105


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39133 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40936 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42141 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43966 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43966 r
  data arrival time                                               0.43966

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43966
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00069
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00105


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39138 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40940 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42145 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43965 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43965 r
  data arrival time                                               0.43965

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43965
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00070
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00106


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39133 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40936 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42142 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43965 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43965 r
  data arrival time                                               0.43965

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43965
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00070
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00106


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39137 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40940 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42145 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43965 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43965 r
  data arrival time                                               0.43965

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43965
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00070
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00106


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U7187/Z (dti_28hc_7t_30_bufmhzx6)                    0.02359    0.11417 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.02955    0.14372 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18046 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21898 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24760 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28775 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31559 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33267 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35200 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36671 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38796 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40621 f
  U5623/Z (dti_28hc_7t_30_muxi21x1)                    0.02754    0.43375 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43375 r
  data arrival time                                               0.43375

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43375
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00070
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00107


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39133 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40936 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42141 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43965 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43965 r
  data arrival time                                               0.43965

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43965
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00070
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00107


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39137 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40939 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42144 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43964 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43964 r
  data arrival time                                               0.43964

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43964
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00071
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00107


  Startpoint: eda_img_ram/img_memory_reg[4][5][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][7]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10876    0.10876 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.03494    0.14370 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18045 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21897 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24758 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28773 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31557 r
  U5152/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02027    0.33584 f
  U4181/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03039    0.36623 r
  U3383/Z (dti_28hc_7t_30_nand2px1)                    0.01864    0.38486 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02334    0.40820 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42603 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44474 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44474 r
  data arrival time                                               0.44474

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44474
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00071
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00108


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40443 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42081 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43116 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44478 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44478 r
  data arrival time                                               0.44478

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44478
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00071
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00108


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U4435/Z (dti_28hc_7t_30_nand2xp5)                    0.02222    0.14465 r
  U5907/Z (dti_28hc_7t_30_nand4px1)                    0.03081    0.17545 f
  U6263/Z (dti_28hc_7t_30_aoi22x1)                     0.04005    0.21550 r
  U5256/Z (dti_28hc_7t_30_nand4px1)                    0.03292    0.24843 f
  U6334/Z (dti_28hc_7t_30_xnor2optax4)                 0.04966    0.29809 r
  U6342/Z (dti_28hc_7t_30_nand2px2)                    0.01735    0.31544 f
  U5581/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03093    0.34637 r
  U3936/Z (dti_28hc_7t_30_nand3px2)                    0.02362    0.36999 f
  U4613/Z (dti_28hc_7t_30_nor2px2)                     0.01964    0.38963 r
  U4167/Z (dti_28hc_7t_30_invx3)                       0.01407    0.40370 f
  U3267/Z (dti_28hc_7t_30_muxi21x1)                    0.02204    0.42574 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42574 r
  data arrival time                                               0.42574

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42574
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00071
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00108


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40442 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42081 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43116 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44478 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44478 r
  data arrival time                                               0.44478

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44478
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00071
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00108


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37891 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40196 f
  U5444/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43524 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43524 r
  data arrival time                                               0.43524

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43524
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00071
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00109


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37891 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40196 f
  U3264/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43524 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43524 r
  data arrival time                                               0.43524

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43524
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00071
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00109


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37891 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40196 f
  U4619/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43524 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43524 r
  data arrival time                                               0.43524

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43524
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00071
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00109


  Startpoint: eda_img_ram/img_memory_reg[4][5][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][7]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10876    0.10876 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.03494    0.14370 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18045 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21897 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24758 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28773 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31557 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33266 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35198 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36670 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38795 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40619 f
  U5623/Z (dti_28hc_7t_30_muxi21x1)                    0.02754    0.43373 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43373 r
  data arrival time                                               0.43373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00072
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00109


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01137    0.81306 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83383 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85954 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88119 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89916 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90915 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92254 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93803 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95152 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96982 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99804 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01713 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03025 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04421 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05953 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07458 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10354 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10354 r
  data arrival time                                               1.10354

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10354
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00072
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00109


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40170 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00073
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00110


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40169 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00073
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00111


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39133 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40936 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42142 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43962 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43962 r
  data arrival time                                               0.43962

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43962
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00073
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00111


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39129 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40932 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42137 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43962 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43962 r
  data arrival time                                               0.43962

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43962
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00073
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00111


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39133 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40936 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42141 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43961 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43961 r
  data arrival time                                               0.43961

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43961
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00074
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00112


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39129 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40931 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42136 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43961 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43961 r
  data arrival time                                               0.43961

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43961
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00074
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00112


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01125    0.81294 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83371 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85942 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88107 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89904 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90903 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92242 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93791 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95140 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96970 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99792 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01701 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03013 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04409 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05941 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07427 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08824 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10555 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10555 f
  data arrival time                                               1.10555

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10555
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00074
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00113


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4314/Z (dti_28hc_7t_30_aoi22xp8)                    0.04413    0.21654 r
  U7486/Z (dti_28hc_7t_30_nand4plm2x2)                 0.03176    0.24831 f
  U5064/Z (dti_28hc_7t_30_xnor2optax4)                 0.05387    0.30218 f
  U5132/Z (dti_28hc_7t_30_nand2px4)                    0.01677    0.31895 r
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01062    0.32957 f
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.01108    0.34065 r
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.01100    0.35165 f
  U3433/Z (dti_28hc_7t_30_nand2px4)                    0.01699    0.36864 r
  U3976/Z (dti_28hc_7t_30_nor2hpx4)                    0.00980    0.37844 f
  U5497/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01429    0.39273 r
  U3888/Z (dti_28hc_7t_30_nand2mhzx10)                 0.01458    0.40731 f
  U3803/Z (dti_28hc_7t_30_aoi22hpx4)                   0.01959    0.42690 r
  U3804/Z (dti_28hc_7t_30_oai112x3)                    0.02842    0.45532 f
  eda_iterated_ram/iterated_memory_reg[4][5]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.45532 f
  data arrival time                                               0.45532

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00446    0.45607
  data required time                                              0.45607
  --------------------------------------------------------------------------
  data required time                                              0.45607
  data arrival time                                              -0.45532
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00074
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00113


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U4483/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02334    0.14577 r
  U6000/Z (dti_28hc_7t_30_nand4px1)                    0.02843    0.17420 f
  U7248/Z (dti_28hc_7t_30_nand2x1)                     0.02255    0.19675 r
  U7165/Z (dti_28hc_7t_30_invx2)                       0.00905    0.20581 f
  U4260/Z (dti_28hc_7t_30_nor2px2)                     0.01479    0.22060 r
  U4237/Z (dti_28hc_7t_30_nand3x2)                     0.02193    0.24253 f
  U7188/Z (dti_28hc_7t_30_xnor2optax4)                 0.04930    0.29183 r
  U5146/Z (dti_28hc_7t_30_nand2x4)                     0.01601    0.30783 f
  U5489/Z (dti_28hc_7t_30_nor2x4)                      0.02184    0.32968 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01688    0.34656 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37220 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39585 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40724 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42227 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43143 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44470 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44470 r
  data arrival time                                               0.44470

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44470
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00074
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00113


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39129 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40932 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42137 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43961 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43961 r
  data arrival time                                               0.43961

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43961
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00074
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00113


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84755 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89755 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91276 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97286 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02282    0.99567 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01492 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.03001 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04072 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.05003 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06200 r
  U3351/Z (dti_28hc_7t_30_nand2x2)                     0.01658    1.07858 f
  U5038/Z (dti_28hc_7t_30_muxi21optax4)                0.02710    1.10568 r
  eda_strobe_ram/strb_memory_reg[0][1]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10568 r
  data arrival time                                               1.10568

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][1]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01199    1.10643
  data required time                                              1.10643
  --------------------------------------------------------------------------
  data required time                                              1.10643
  data arrival time                                              -1.10568
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U5650/Z (dti_28hc_7t_30_invx2)                       0.01575    0.35344 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01330    0.36674 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38800 r
  U6537/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40624 f
  U5648/Z (dti_28hc_7t_30_muxi21x1)                    0.02746    0.43370 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43370 r
  data arrival time                                               0.43370

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43370
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84754 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89754 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91276 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97286 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02282    0.99567 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01492 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.03001 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04072 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.05002 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06200 r
  U3351/Z (dti_28hc_7t_30_nand2x2)                     0.01658    1.07858 f
  U5038/Z (dti_28hc_7t_30_muxi21optax4)                0.02710    1.10568 r
  eda_strobe_ram/strb_memory_reg[0][1]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10568 r
  data arrival time                                               1.10568

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][1]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01199    1.10643
  data required time                                              1.10643
  --------------------------------------------------------------------------
  data required time                                              1.10643
  data arrival time                                              -1.10568
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39129 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40931 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42136 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43960 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43960 r
  data arrival time                                               0.43960

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43960
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84754 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89754 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91275 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97285 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02282    0.99567 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01492 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.03001 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04072 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.05002 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06199 r
  U3351/Z (dti_28hc_7t_30_nand2x2)                     0.01658    1.07858 f
  U5038/Z (dti_28hc_7t_30_muxi21optax4)                0.02710    1.10568 r
  eda_strobe_ram/strb_memory_reg[0][1]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10568 r
  data arrival time                                               1.10568

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][1]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01199    1.10643
  data required time                                              1.10643
  --------------------------------------------------------------------------
  data required time                                              1.10643
  data arrival time                                              -1.10568
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39357 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41432 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41432 r
  data arrival time                                               0.41432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37862 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40167 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43495 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43495 r
  data arrival time                                               0.43495

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43495
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00075
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00114


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U3859/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03364    0.15139 r
  U4114/Z (dti_28hc_7t_30_nand4px2)                    0.02827    0.17966 f
  U5110/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03420    0.21386 r
  U4686/Z (dti_28hc_7t_30_nand4px1)                    0.03495    0.24881 f
  U5702/Z (dti_28hc_7t_30_xor2bx1)                     0.04317    0.29198 f
  U4244/Z (dti_28hc_7t_30_invx2)                       0.02318    0.31516 r
  U5152/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02063    0.33579 f
  U4181/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03039    0.36618 r
  U3383/Z (dti_28hc_7t_30_nand2px1)                    0.01864    0.38481 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02334    0.40815 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42598 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44469 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44469 r
  data arrival time                                               0.44469

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44469
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00076
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00115


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01160    0.11725 f
  U4758/Z (dti_28hc_7t_30_aoi22rex1)                   0.02531    0.14256 r
  U6174/Z (dti_28hc_7t_30_nand4x1)                     0.03444    0.17700 f
  U6446/Z (dti_28hc_7t_30_nand2x1)                     0.02563    0.20263 r
  U4784/Z (dti_28hc_7t_30_and2x1)                      0.02571    0.22834 r
  U3584/Z (dti_28hc_7t_30_nand3x2)                     0.02073    0.24907 f
  U3541/Z (dti_28hc_7t_30_xnor2bx1)                    0.04444    0.29351 r
  U3522/Z (dti_28hc_7t_30_and2hpx2)                    0.03623    0.32974 r
  U5547/Z (dti_28hc_7t_30_nand2px4)                    0.01565    0.34539 f
  U3414/Z (dti_28hc_7t_30_nor2px2)                     0.01841    0.36380 r
  U3939/Z (dti_28hc_7t_30_invx4)                       0.01348    0.37729 f
  U4329/Z (dti_28hc_7t_30_nor2hpx4)                    0.01549    0.39278 r
  U3832/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01391    0.40669 f
  U5383/Z (dti_28hc_7t_30_muxi21x1)                    0.02598    0.43268 r
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43268 r
  data arrival time                                               0.43268

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02709    0.43344
  data required time                                              0.43344
  --------------------------------------------------------------------------
  data required time                                              0.43344
  data arrival time                                              -0.43268
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00076
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00115


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01709    0.39038 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40510 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42381 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43386 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44762 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44762 r
  data arrival time                                               0.44762

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44762
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00076
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00115


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5606/Z (dti_28hc_7t_30_aoi22x1)                     0.02687    0.14462 r
  U5907/Z (dti_28hc_7t_30_nand4px1)                    0.03064    0.17527 f
  U6263/Z (dti_28hc_7t_30_aoi22x1)                     0.04005    0.21532 r
  U5256/Z (dti_28hc_7t_30_nand4px1)                    0.03292    0.24824 f
  U6334/Z (dti_28hc_7t_30_xnor2optax4)                 0.04966    0.29790 r
  U6342/Z (dti_28hc_7t_30_nand2px2)                    0.01735    0.31525 f
  U5581/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03093    0.34618 r
  U3936/Z (dti_28hc_7t_30_nand3px2)                    0.02362    0.36980 f
  U4613/Z (dti_28hc_7t_30_nor2px2)                     0.01964    0.38945 r
  U4167/Z (dti_28hc_7t_30_invx3)                       0.01407    0.40352 f
  U3267/Z (dti_28hc_7t_30_muxi21x1)                    0.02218    0.42569 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42569 r
  data arrival time                                               0.42569

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42569
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00076
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00116


  Startpoint: eda_img_ram/img_memory_reg[1][4][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][4][6]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][4][6]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11026    0.11026 f
  U4878/Z (dti_28hc_7t_30_aoi22x2)                     0.03993    0.15018 r
  U4489/Z (dti_28hc_7t_30_nand4px4)                    0.02809    0.17827 f
  U6698/Z (dti_28hc_7t_30_aoi22x3)                     0.03607    0.21435 r
  U4421/Z (dti_28hc_7t_30_nand3px2)                    0.02422    0.23857 f
  U4905/Z (dti_28hc_7t_30_invx3)                       0.01706    0.25563 r
  U5588/Z (dti_28hc_7t_30_xor2bx2)                     0.03023    0.28586 r
  U4143/Z (dti_28hc_7t_30_nand2x2)                     0.01906    0.30492 f
  U4900/Z (dti_28hc_7t_30_invx2)                       0.01653    0.32145 r
  U4116/Z (dti_28hc_7t_30_nand2px4)                    0.01924    0.34069 f
  U3993/Z (dti_28hc_7t_30_or2x1)                       0.03448    0.37517 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.01947    0.39463 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40641 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41831 r
  U3354/Z (dti_28hc_7t_30_aoi22hpx2)                   0.01105    0.42936 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01563    0.44498 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44498 r
  data arrival time                                               0.44498

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44498
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00076
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00116


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4314/Z (dti_28hc_7t_30_aoi22xp8)                    0.04413    0.21654 r
  U7486/Z (dti_28hc_7t_30_nand4plm2x2)                 0.03176    0.24831 f
  U5064/Z (dti_28hc_7t_30_xnor2optax4)                 0.05387    0.30218 f
  U5132/Z (dti_28hc_7t_30_nand2px4)                    0.01677    0.31895 r
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01062    0.32957 f
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.01108    0.34065 r
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.01100    0.35165 f
  U5891/Z (dti_28hc_7t_30_aoi13rehpx2)                 0.01752    0.36917 r
  U3362/Z (dti_28hc_7t_30_nand2x2)                     0.02429    0.39346 f
  U7771/Z (dti_28hc_7t_30_aoi22x3)                     0.02463    0.41809 r
  U3816/Z (dti_28hc_7t_30_oai112rex2)                  0.02774    0.44583 f
  eda_iterated_ram/iterated_memory_reg[3][1]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44583 f
  data arrival time                                               0.44583

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01393    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44583
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00076
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00116


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01781    0.76815 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04535    0.81349 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82965 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85544 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87125 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89722 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92104 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94960 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96154 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97623 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99555 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01699 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03202 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04742 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05648 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06900 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08092 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10049 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10049 r
  data arrival time                                               1.10049

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10049
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00077
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00116


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39125 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40929 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42134 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43958 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43958 r
  data arrival time                                               0.43958

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43958
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00077
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00116


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40437 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42075 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43110 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44472 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44472 r
  data arrival time                                               0.44472

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44472
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00077
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00117


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U4483/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02334    0.14577 r
  U6000/Z (dti_28hc_7t_30_nand4px1)                    0.02843    0.17420 f
  U7248/Z (dti_28hc_7t_30_nand2x1)                     0.02255    0.19675 r
  U7165/Z (dti_28hc_7t_30_invx2)                       0.00905    0.20581 f
  U4260/Z (dti_28hc_7t_30_nor2px2)                     0.01479    0.22060 r
  U4237/Z (dti_28hc_7t_30_nand3x2)                     0.02193    0.24253 f
  U7188/Z (dti_28hc_7t_30_xnor2optax4)                 0.04930    0.29183 r
  U5146/Z (dti_28hc_7t_30_nand2x4)                     0.01601    0.30783 f
  U5489/Z (dti_28hc_7t_30_nor2x4)                      0.02184    0.32968 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01688    0.34656 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37220 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39585 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40722 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42225 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43141 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44468 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44468 r
  data arrival time                                               0.44468

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44468
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00077
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00117


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01781    0.76815 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04535    0.81349 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82965 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85544 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87125 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89722 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92104 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94960 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96154 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97623 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99555 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01699 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02979 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05328 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06885 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09394 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09394 r
  data arrival time                                               1.09394

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09394
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00077
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00117


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39125 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40928 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42133 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43958 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43958 r
  data arrival time                                               0.43958

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43958
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00077
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00117


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40436 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42075 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43110 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44472 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44472 r
  data arrival time                                               0.44472

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44472
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00077
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00117


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3747/Z (dti_28hc_7t_30_invx6)                       0.00912    0.11477 f
  U5130/Z (dti_28hc_7t_30_aoi22rex1)                   0.03362    0.14839 r
  U4877/Z (dti_28hc_7t_30_nand4px2)                    0.02512    0.17351 f
  U6468/Z (dti_28hc_7t_30_nand2x1)                     0.01984    0.19335 r
  U4486/Z (dti_28hc_7t_30_and2x1)                      0.02681    0.22016 r
  U4382/Z (dti_28hc_7t_30_nand3hpx1)                   0.02324    0.24339 f
  U6980/Z (dti_28hc_7t_30_xor2bx2)                     0.04402    0.28741 f
  U5451/Z (dti_28hc_7t_30_nor2px4)                     0.02682    0.31423 r
  U7233/Z (dti_28hc_7t_30_nand2px2)                    0.01360    0.32784 f
  U3480/Z (dti_28hc_7t_30_invx3)                       0.01488    0.34272 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02564    0.36836 f
  U5521/Z (dti_28hc_7t_30_nor2px4)                     0.02239    0.39075 r
  U3282/Z (dti_28hc_7t_30_invx3)                       0.01331    0.40406 f
  U5438/Z (dti_28hc_7t_30_muxi21x1)                    0.02162    0.42568 r
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42568 r
  data arrival time                                               0.42568

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42568
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00077
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00118


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01160    0.11725 f
  U4758/Z (dti_28hc_7t_30_aoi22rex1)                   0.02531    0.14256 r
  U6174/Z (dti_28hc_7t_30_nand4x1)                     0.03444    0.17700 f
  U6446/Z (dti_28hc_7t_30_nand2x1)                     0.02563    0.20263 r
  U4784/Z (dti_28hc_7t_30_and2x1)                      0.02571    0.22834 r
  U3584/Z (dti_28hc_7t_30_nand3x2)                     0.02073    0.24907 f
  U3541/Z (dti_28hc_7t_30_xnor2bx1)                    0.04442    0.29349 r
  U3522/Z (dti_28hc_7t_30_and2hpx2)                    0.03623    0.32973 r
  U5547/Z (dti_28hc_7t_30_nand2px4)                    0.01565    0.34537 f
  U3414/Z (dti_28hc_7t_30_nor2px2)                     0.01841    0.36379 r
  U3939/Z (dti_28hc_7t_30_invx4)                       0.01348    0.37727 f
  U4329/Z (dti_28hc_7t_30_nor2hpx4)                    0.01549    0.39276 r
  U3832/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01391    0.40668 f
  U5383/Z (dti_28hc_7t_30_muxi21x1)                    0.02598    0.43266 r
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43266 r
  data arrival time                                               0.43266

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02709    0.43344
  data required time                                              0.43344
  --------------------------------------------------------------------------
  data required time                                              0.43344
  data arrival time                                              -0.43266
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00077
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00118


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40458 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41839 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42956 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44487 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44487 r
  data arrival time                                               0.44487

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44487
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00078
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00118


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39125 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40929 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42134 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43957 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43957 r
  data arrival time                                               0.43957

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43957
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00078
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00118


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U7187/Z (dti_28hc_7t_30_bufmhzx6)                    0.02359    0.11417 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.02955    0.14372 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18046 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21898 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24760 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28775 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31559 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33267 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35200 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36671 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38796 r
  U6537/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40621 f
  U5648/Z (dti_28hc_7t_30_muxi21x1)                    0.02746    0.43367 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43367 r
  data arrival time                                               0.43367

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43367
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00078
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00118


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39205 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41073 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42805 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44581 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44581 r
  data arrival time                                               0.44581

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44581
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00078
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00118


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01137    0.81306 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83383 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85954 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88119 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89916 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90915 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92254 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93803 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95152 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96982 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99804 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01697 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03009 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04406 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05937 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07423 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08820 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10551 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10551 f
  data arrival time                                               1.10551

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10551
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00078
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00118


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40458 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42389 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43436 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44598 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44598 r
  data arrival time                                               0.44598

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44598
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00078
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00118


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39129 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40932 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42137 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43957 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43957 r
  data arrival time                                               0.43957

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43957
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00078
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00118


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39125 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40928 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42133 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43957 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43957 r
  data arrival time                                               0.43957

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43957
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00078
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00119


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39129 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40931 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42136 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43956 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43956 r
  data arrival time                                               0.43956

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43956
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00119


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01131    0.81300 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83377 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85947 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88112 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89909 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90908 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92247 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93796 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95145 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96975 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99797 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01706 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03019 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04415 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05946 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07452 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10347 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10347 r
  data arrival time                                               1.10347

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10347
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.06964    0.72753 r
  U4123/Z (dti_28hc_7t_30_xor2x4)                      0.05901    0.78654 f
  U4153/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03126    0.81781 r
  U3499/Z (dti_28hc_7t_30_nand2x4)                     0.01668    0.83449 f
  U3484/Z (dti_28hc_7t_30_nor2px1)                     0.02299    0.85748 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01375    0.87123 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89720 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92102 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94957 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96152 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97621 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99552 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01697 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03200 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04740 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05646 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06897 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08090 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10047 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10047 r
  data arrival time                                               1.10047

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10047
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U5989/Z (dti_28hc_7t_30_nand2x1)                     0.01356    0.13599 r
  U3710/Z (dti_28hc_7t_30_and2x1)                      0.02642    0.16241 r
  U3666/Z (dti_28hc_7t_30_nand3hpx2)                   0.01569    0.17809 f
  U4471/Z (dti_28hc_7t_30_nand2x2)                     0.01913    0.19722 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.01855    0.21577 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24142 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25539 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29891 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32411 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34307 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35860 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37302 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01635    0.38937 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42779 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45055 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45055 f
  data arrival time                                               0.45055

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45055
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.06964    0.72753 r
  U4123/Z (dti_28hc_7t_30_xor2x4)                      0.05901    0.78654 f
  U4153/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03126    0.81781 r
  U3499/Z (dti_28hc_7t_30_nand2x4)                     0.01668    0.83449 f
  U3484/Z (dti_28hc_7t_30_nor2px1)                     0.02299    0.85748 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01375    0.87123 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89720 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92102 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94957 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96152 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97621 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99552 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01697 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02977 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05326 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06882 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09391 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09391 r
  data arrival time                                               1.09391

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39352 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41428 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41428 r
  data arrival time                                               0.41428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U5470/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.03019    0.21739 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02437    0.24176 f
  U5084/Z (dti_28hc_7t_30_invx3)                       0.01763    0.25939 r
  U5218/Z (dti_28hc_7t_30_xnor2bx1)                    0.02859    0.28798 f
  U4652/Z (dti_28hc_7t_30_nor2px2)                     0.01888    0.30686 r
  U5018/Z (dti_28hc_7t_30_and2hpx2)                    0.02561    0.33247 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01404    0.34651 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37215 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39580 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40720 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42222 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43139 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44465 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44465 r
  data arrival time                                               0.44465

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44465
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00120


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37883 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40189 f
  U5444/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43516 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43516 r
  data arrival time                                               0.43516

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43516
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00121


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37883 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40189 f
  U3264/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43516 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43516 r
  data arrival time                                               0.43516

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43516
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00121


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37883 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40189 f
  U4619/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43516 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43516 r
  data arrival time                                               0.43516

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43516
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00121


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01798    0.38138 r
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01015    0.39152 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.01659    0.40811 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42594 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44466 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44466 r
  data arrival time                                               0.44466

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44466
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00079
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00121


  Startpoint: eda_img_ram/img_memory_reg[4][5][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][7]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10876    0.10876 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.03494    0.14370 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18045 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21897 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24758 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28773 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31557 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33266 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35198 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36670 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38795 r
  U6537/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40619 f
  U5648/Z (dti_28hc_7t_30_muxi21x1)                    0.02746    0.43366 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43366 r
  data arrival time                                               0.43366

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43366
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00080
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00121


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U5605/Z (dti_28hc_7t_30_invx2)                       0.01431    0.26002 f
  U5826/Z (dti_28hc_7t_30_aoi22x3)                     0.02646    0.28648 r
  U5098/Z (dti_28hc_7t_30_and3hpx2)                    0.04305    0.32953 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.02368    0.35321 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37782 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40216 f
  U5635/Z (dti_28hc_7t_30_muxi21x1)                    0.03122    0.43339 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43339 r
  data arrival time                                               0.43339

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02635    0.43418
  data required time                                              0.43418
  --------------------------------------------------------------------------
  data required time                                              0.43418
  data arrival time                                              -0.43339
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00080
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00121


  Startpoint: eda_img_ram/img_memory_reg[0][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][6]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][6]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10980    0.10980 f
  U5224/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04322    0.15302 r
  U6117/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.18133 f
  U6286/Z (dti_28hc_7t_30_nand2x1)                     0.02002    0.20135 r
  U4371/Z (dti_28hc_7t_30_and2x1)                      0.02683    0.22818 r
  U5546/Z (dti_28hc_7t_30_nand3x2)                     0.02289    0.25107 f
  U5536/Z (dti_28hc_7t_30_xnor2optax4)                 0.05264    0.30371 f
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01933    0.32304 r
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.01247    0.33550 f
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01445    0.34995 r
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01007    0.36003 f
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01442    0.37445 r
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02638    0.40083 f
  U5584/Z (dti_28hc_7t_30_nand2x2)                     0.02186    0.42269 r
  U6489/Z (dti_28hc_7t_30_oai112rex2)                  0.02890    0.45159 f
  eda_iterated_ram/iterated_memory_reg[1][5]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.45159 f
  data arrival time                                               0.45159

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00814    0.45239
  data required time                                              0.45239
  --------------------------------------------------------------------------
  data required time                                              0.45239
  data arrival time                                              -0.45159
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00080
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00122


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04421    0.30229 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31667 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33337 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36514 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38060 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40281 f
  U5068/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43457 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43457 r
  data arrival time                                               0.43457

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02515    0.43537
  data required time                                              0.43537
  --------------------------------------------------------------------------
  data required time                                              0.43537
  data arrival time                                              -0.43457
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00080
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00122


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3690/Z (dti_28hc_7t_30_nand2x2)                     0.01451    0.13647 r
  U3620/Z (dti_28hc_7t_30_nand4px2)                    0.02683    0.16330 f
  U3598/Z (dti_28hc_7t_30_nand2x2)                     0.02860    0.19189 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02386    0.21575 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24140 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25537 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29889 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32410 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34305 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35859 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37300 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01635    0.38935 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42777 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45053 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45053 f
  data arrival time                                               0.45053

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45053
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_iterated_ram/iterated_memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[1][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[1][3]/Q (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.06132    0.71922 f
  U4284/Z (dti_28hc_7t_30_aoi22x3)                     0.02316    0.74238 r
  U5713/Z (dti_28hc_7t_30_and2hpx2)                    0.02491    0.76729 r
  U3545/Z (dti_28hc_7t_30_nand3hpx2)                   0.01962    0.78691 f
  U3559/Z (dti_28hc_7t_30_nand2x2)                     0.02032    0.80723 r
  U4359/Z (dti_28hc_7t_30_nand3hpx1)                   0.01808    0.82531 f
  U3531/Z (dti_28hc_7t_30_invx1)                       0.02076    0.84607 r
  U5113/Z (dti_28hc_7t_30_nand4px4)                    0.02199    0.86805 f
  U3497/Z (dti_28hc_7t_30_invx2)                       0.02208    0.89013 r
  U3494/Z (dti_28hc_7t_30_nor2x3)                      0.01099    0.90112 f
  U4098/Z (dti_28hc_7t_30_nand2x4)                     0.01183    0.91295 r
  U3451/Z (dti_28hc_7t_30_invx2)                       0.00832    0.92127 f
  U3959/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02366    0.94493 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02755    0.97248 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02282    0.99530 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01455 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.02964 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04035 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.04965 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06162 r
  U3375/Z (dti_28hc_7t_30_nand2px2)                    0.01093    1.07255 f
  U3251/Z (dti_28hc_7t_30_oai12x1)                     0.02864    1.10119 r
  eda_strobe_ram/strb_memory_reg[0][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.10119 r
  data arrival time                                               1.10119

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01642    1.10200
  data required time                                              1.10200
  --------------------------------------------------------------------------
  data required time                                              1.10200
  data arrival time                                              -1.10119
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39205 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41073 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42538 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44478 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44478 r
  data arrival time                                               0.44478

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44478
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3278/Z (dti_28hc_7t_30_nor2i1poptax10)              0.02970    0.40899 r
  U5592/Z (dti_28hc_7t_30_muxi21x2)                    0.02598    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02475    0.43578
  data required time                                              0.43578
  --------------------------------------------------------------------------
  data required time                                              0.43578
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4314/Z (dti_28hc_7t_30_aoi22xp8)                    0.04413    0.21654 r
  U7486/Z (dti_28hc_7t_30_nand4plm2x2)                 0.03176    0.24831 f
  U5064/Z (dti_28hc_7t_30_xnor2optax4)                 0.05387    0.30218 f
  U5132/Z (dti_28hc_7t_30_nand2px4)                    0.01677    0.31895 r
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01062    0.32957 f
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.01108    0.34065 r
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.01100    0.35165 f
  U3433/Z (dti_28hc_7t_30_nand2px4)                    0.01699    0.36864 r
  U3976/Z (dti_28hc_7t_30_nor2hpx4)                    0.00980    0.37844 f
  U5497/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01429    0.39273 r
  U3888/Z (dti_28hc_7t_30_nand2mhzx10)                 0.01458    0.40731 f
  U3874/Z (dti_28hc_7t_30_iao22x2)                     0.02460    0.43191 r
  U7272/Z (dti_28hc_7t_30_nand3x2)                     0.02312    0.45503 f
  eda_iterated_ram/iterated_memory_reg[4][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.45503 f
  data arrival time                                               0.45503

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00469    0.45584
  data required time                                              0.45584
  --------------------------------------------------------------------------
  data required time                                              0.45584
  data arrival time                                              -0.45503
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39125 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40929 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42134 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43954 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43954 r
  data arrival time                                               0.43954

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43954
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00081
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00123


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U5470/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.03019    0.21739 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02437    0.24176 f
  U5084/Z (dti_28hc_7t_30_invx3)                       0.01763    0.25939 r
  U5218/Z (dti_28hc_7t_30_xnor2bx1)                    0.02859    0.28798 f
  U4652/Z (dti_28hc_7t_30_nor2px2)                     0.01888    0.30686 r
  U5018/Z (dti_28hc_7t_30_and2hpx2)                    0.02561    0.33247 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01404    0.34651 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37215 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39580 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40717 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42220 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43136 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44463 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44463 r
  data arrival time                                               0.44463

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44463
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00124


  Startpoint: eda_img_ram/img_memory_reg[1][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][5][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][5][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10736    0.10736 f
  U4809/Z (dti_28hc_7t_30_aoi22x1)                     0.04224    0.14960 r
  U4001/Z (dti_28hc_7t_30_nand4px1)                    0.03042    0.18002 f
  U4262/Z (dti_28hc_7t_30_aoi22rex1)                   0.04085    0.22087 r
  U5256/Z (dti_28hc_7t_30_nand4px1)                    0.02731    0.24819 f
  U6334/Z (dti_28hc_7t_30_xnor2optax4)                 0.04966    0.29785 r
  U6342/Z (dti_28hc_7t_30_nand2px2)                    0.01735    0.31520 f
  U5581/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03093    0.34613 r
  U3936/Z (dti_28hc_7t_30_nand3px2)                    0.02362    0.36975 f
  U4613/Z (dti_28hc_7t_30_nor2px2)                     0.01964    0.38939 r
  U4167/Z (dti_28hc_7t_30_invx3)                       0.01407    0.40346 f
  U3267/Z (dti_28hc_7t_30_muxi21x1)                    0.02218    0.42564 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42564 r
  data arrival time                                               0.42564

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42564
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00124


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04421    0.30229 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31667 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33337 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36514 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38060 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40281 f
  U5069/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43457 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43457 r
  data arrival time                                               0.43457

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02514    0.43539
  data required time                                              0.43539
  --------------------------------------------------------------------------
  data required time                                              0.43539
  data arrival time                                              -0.43457
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00124


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39125 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40928 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42133 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43953 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43953 r
  data arrival time                                               0.43953

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43953
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00124


  Startpoint: eda_img_ram/img_memory_reg[4][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][7]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][7]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11191    0.11191 f
  U5783/Z (dti_28hc_7t_30_nand2x1)                     0.02157    0.13348 r
  U4010/Z (dti_28hc_7t_30_and2x1)                      0.02689    0.16037 r
  U3631/Z (dti_28hc_7t_30_nand3px1)                    0.02045    0.18082 f
  U5155/Z (dti_28hc_7t_30_aoi22x1)                     0.03815    0.21897 r
  U3602/Z (dti_28hc_7t_30_nand3hpx1)                   0.02626    0.24523 f
  U5720/Z (dti_28hc_7t_30_xnor2optax4)                 0.04762    0.29285 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02767    0.32052 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34506 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38446 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40545 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42136 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43047 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44490 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44490 r
  data arrival time                                               0.44490

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44490
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00124


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39201 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41069 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42801 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44577 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44577 r
  data arrival time                                               0.44577

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44577
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00125


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00125


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00125


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00125


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00125


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00125


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39349 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41424 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41424 r
  data arrival time                                               0.41424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00082
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00125


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40452 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41833 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42951 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44482 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44482 r
  data arrival time                                               0.44482

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44482
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00126


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U6557/Z (dti_28hc_7t_30_ao13x1)                      0.02730    0.88900 r
  U5007/Z (dti_28hc_7t_30_iao22x1)                     0.02625    0.91525 r
  U5571/Z (dti_28hc_7t_30_invx2)                       0.01066    0.92590 f
  U3443/Z (dti_28hc_7t_30_nor2x2)                      0.01800    0.94390 r
  U4054/Z (dti_28hc_7t_30_nand3px2)                    0.02203    0.96593 f
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.02676    0.99269 r
  U6445/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01436    1.00706 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01872    1.02577 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04400 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05932 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07418 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08815 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10546 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10546 f
  data arrival time                                               1.10546

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10546
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00126


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U6557/Z (dti_28hc_7t_30_ao13x1)                      0.02730    0.88900 r
  U5007/Z (dti_28hc_7t_30_iao22x1)                     0.02625    0.91525 r
  U5571/Z (dti_28hc_7t_30_invx2)                       0.01066    0.92590 f
  U3443/Z (dti_28hc_7t_30_nor2x2)                      0.01800    0.94390 r
  U4054/Z (dti_28hc_7t_30_nand3px2)                    0.02203    0.96593 f
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.02676    0.99269 r
  U6445/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01436    1.00706 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01872    1.02577 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04400 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05932 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07418 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08815 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10546 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10546 f
  data arrival time                                               1.10546

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10546
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00126


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39119 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40922 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43952 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43952 r
  data arrival time                                               0.43952

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43952
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00126


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40452 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42383 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43431 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44593 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44593 r
  data arrival time                                               0.44593

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44593
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/write_control_inst/wr_addr_reg[2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U3568/Z (dti_28hc_7t_30_xnor2bx1)                    0.04353    0.28924 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01991    0.30916 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32888 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35066 f
  U6022/Z (dti_28hc_7t_30_nor2x3)                      0.02095    0.37162 r
  U3374/Z (dti_28hc_7t_30_nand2x2)                     0.01411    0.38573 f
  U3329/Z (dti_28hc_7t_30_oai12rex1)                   0.02390    0.40963 r
  U4226/Z (dti_28hc_7t_30_oa12x2)                      0.03732    0.44695 r
  eda_fifos/sync_fifo_upleft/write_control_inst/wr_addr_reg[2]/D (dti_28hc_7t_30_ffqnhshpa10x4)
                                                       0.00000    0.44695 r
  data arrival time                                               0.44695

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/write_control_inst/wr_addr_reg[2]/CK (dti_28hc_7t_30_ffqnhshpa10x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01274    0.44779
  data required time                                              0.44779
  --------------------------------------------------------------------------
  data required time                                              0.44779
  data arrival time                                              -0.44695
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U6557/Z (dti_28hc_7t_30_ao13x1)                      0.02730    0.88899 r
  U5007/Z (dti_28hc_7t_30_iao22x1)                     0.02625    0.91524 r
  U5571/Z (dti_28hc_7t_30_invx2)                       0.01066    0.92590 f
  U3443/Z (dti_28hc_7t_30_nor2x2)                      0.01800    0.94390 r
  U4054/Z (dti_28hc_7t_30_nand3px2)                    0.02203    0.96593 f
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.02676    0.99269 r
  U6445/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01436    1.00705 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01872    1.02577 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04400 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05932 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07418 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08815 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10546 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10546 f
  data arrival time                                               1.10546

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10546
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_img_ram/img_memory_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10823    0.10823 f
  U5600/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04014    0.14837 r
  U4743/Z (dti_28hc_7t_30_nand4px1)                    0.02879    0.17716 f
  U6440/Z (dti_28hc_7t_30_nand2x1)                     0.01811    0.19527 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02434    0.21961 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24322 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28196 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30078 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32996 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35275 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36751 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38167 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40922 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43952 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43952 r
  data arrival time                                               0.43952

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43952
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00083
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39118 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40922 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43951 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43951 r
  data arrival time                                               0.43951

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43951
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_img_ram/img_memory_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10823    0.10823 f
  U5600/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04014    0.14837 r
  U4743/Z (dti_28hc_7t_30_nand4px1)                    0.02879    0.17716 f
  U6440/Z (dti_28hc_7t_30_nand2x1)                     0.01811    0.19527 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02434    0.21961 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24322 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28196 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30078 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32996 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35275 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36751 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38167 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40921 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43951 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43951 r
  data arrival time                                               0.43951

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43951
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U5650/Z (dti_28hc_7t_30_invx2)                       0.01575    0.35344 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01330    0.36674 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38800 r
  U6535/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40624 f
  U5409/Z (dti_28hc_7t_30_muxi21x1)                    0.02737    0.43361 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43361 r
  data arrival time                                               0.43361

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43361
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39119 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40921 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42126 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43951 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43951 r
  data arrival time                                               0.43951

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43951
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00127


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01781    0.76815 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04527    0.81342 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82958 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85537 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87118 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89715 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92097 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94952 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96146 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97615 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99547 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01692 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03195 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04735 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05641 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06892 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08084 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10041 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10041 r
  data arrival time                                               1.10041

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10041
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00128


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01125    0.81294 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83371 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85942 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88107 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89904 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90903 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92242 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93791 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95140 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96970 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99792 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01701 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03013 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04409 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05941 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07446 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10342 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10342 r
  data arrival time                                               1.10342

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10342
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00128


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39118 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40921 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42126 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43951 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43951 r
  data arrival time                                               0.43951

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43951
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00128


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39119 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40922 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43951 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43951 r
  data arrival time                                               0.43951

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43951
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00128


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01781    0.76815 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04527    0.81342 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82958 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85537 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87118 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89715 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92097 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94952 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96146 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97615 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99547 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01692 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02972 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05321 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06877 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09386 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09386 r
  data arrival time                                               1.09386

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09386
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00128


  Startpoint: eda_img_ram/img_memory_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10823    0.10823 f
  U5600/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04014    0.14837 r
  U4743/Z (dti_28hc_7t_30_nand4px1)                    0.02879    0.17716 f
  U6440/Z (dti_28hc_7t_30_nand2x1)                     0.01811    0.19527 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02434    0.21961 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24322 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28196 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30078 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32996 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35275 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36751 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38167 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40922 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43951 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43951 r
  data arrival time                                               0.43951

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43951
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00084
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00128


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39118 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40922 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43950 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43950 r
  data arrival time                                               0.43950

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43950
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00129


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01131    0.81300 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83377 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85947 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88112 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89909 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90908 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92247 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93796 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95145 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96975 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99797 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01691 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03003 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04399 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05930 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07417 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08813 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10544 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10544 f
  data arrival time                                               1.10544

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10544
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00129


  Startpoint: eda_img_ram/img_memory_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10823    0.10823 f
  U5600/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04014    0.14837 r
  U4743/Z (dti_28hc_7t_30_nand4px1)                    0.02879    0.17716 f
  U6440/Z (dti_28hc_7t_30_nand2x1)                     0.01811    0.19527 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02434    0.21961 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24322 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28196 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30078 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32996 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35275 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36751 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38167 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40921 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43950 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43950 r
  data arrival time                                               0.43950

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43950
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00129


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39119 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40921 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42126 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43950 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43950 r
  data arrival time                                               0.43950

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43950
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00129


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.02019    0.35789 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37647 f
  U3368/Z (dti_28hc_7t_30_nor2px4)                     0.02155    0.39802 r
  U3281/Z (dti_28hc_7t_30_invx3)                       0.01406    0.41208 f
  U4555/Z (dti_28hc_7t_30_muxi21x2)                    0.02304    0.43512 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[3][4]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43512 r
  data arrival time                                               0.43512

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[3][4]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02456    0.43597
  data required time                                              0.43597
  --------------------------------------------------------------------------
  data required time                                              0.43597
  data arrival time                                              -0.43512
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00129


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U3983/Z (dti_28hc_7t_30_nor3px2)                     0.02457    0.37186 r
  U3411/Z (dti_28hc_7t_30_nand2i1x2)                   0.02463    0.39649 r
  U4094/Z (dti_28hc_7t_30_nor2px4)                     0.01271    0.40920 f
  U3861/Z (dti_28hc_7t_30_nor2px2)                     0.01262    0.42182 r
  U3338/Z (dti_28hc_7t_30_invx1)                       0.00875    0.43057 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01432    0.44490 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44490 r
  data arrival time                                               0.44490

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44490
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00129


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01772    0.76806 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04535    0.81341 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82957 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85536 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87117 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89714 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92096 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94951 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96145 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97614 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99546 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01691 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03194 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04734 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05640 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06891 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08083 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10040 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10040 r
  data arrival time                                               1.10040

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10040
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00129


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39201 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41069 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42534 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44474 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44474 r
  data arrival time                                               0.44474

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44474
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00129


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40170 f
  U4598/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02470    0.43582
  data required time                                              0.43582
  --------------------------------------------------------------------------
  data required time                                              0.43582
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00130


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39198 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41066 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42798 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44573 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44573 r
  data arrival time                                               0.44573

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44573
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00130


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39118 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40921 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42126 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43950 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43950 r
  data arrival time                                               0.43950

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43950
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00130


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01772    0.76806 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04535    0.81341 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82957 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85536 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87117 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89714 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92096 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94951 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96145 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97614 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99546 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01691 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02971 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05320 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06876 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09385 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09385 r
  data arrival time                                               1.09385

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09385
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00085
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00130


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40169 f
  U4598/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02470    0.43582
  data required time                                              0.43582
  --------------------------------------------------------------------------
  data required time                                              0.43582
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00086
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00130


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39116 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40919 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42125 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43949 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43949 r
  data arrival time                                               0.43949

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43949
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00086
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00130


  Startpoint: eda_img_ram/img_memory_reg[1][4][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][4][6]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][4][6]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11026    0.11026 f
  U4878/Z (dti_28hc_7t_30_aoi22x2)                     0.03993    0.15018 r
  U4489/Z (dti_28hc_7t_30_nand4px4)                    0.02809    0.17827 f
  U6698/Z (dti_28hc_7t_30_aoi22x3)                     0.03607    0.21435 r
  U4421/Z (dti_28hc_7t_30_nand3px2)                    0.02422    0.23857 f
  U4905/Z (dti_28hc_7t_30_invx3)                       0.01706    0.25563 r
  U5588/Z (dti_28hc_7t_30_xor2bx2)                     0.03023    0.28586 r
  U4143/Z (dti_28hc_7t_30_nand2x2)                     0.01906    0.30492 f
  U4900/Z (dti_28hc_7t_30_invx2)                       0.01653    0.32145 r
  U4116/Z (dti_28hc_7t_30_nand2px4)                    0.01924    0.34069 f
  U3993/Z (dti_28hc_7t_30_or2x1)                       0.03448    0.37517 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.01947    0.39463 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40641 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41831 r
  U3354/Z (dti_28hc_7t_30_aoi22hpx2)                   0.01095    0.42926 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01563    0.44489 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44489 r
  data arrival time                                               0.44489

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44489
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00086
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00130


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U4798/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U4009/Z (dti_28hc_7t_30_nand4px1)                    0.02950    0.17498 f
  U6006/Z (dti_28hc_7t_30_nand2x1)                     0.02233    0.19731 r
  U7246/Z (dti_28hc_7t_30_and2hpx2)                    0.02324    0.22055 r
  U4237/Z (dti_28hc_7t_30_nand3x2)                     0.02186    0.24241 f
  U7188/Z (dti_28hc_7t_30_xnor2optax4)                 0.04930    0.29171 r
  U5146/Z (dti_28hc_7t_30_nand2x4)                     0.01601    0.30772 f
  U5489/Z (dti_28hc_7t_30_nor2x4)                      0.02184    0.32956 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01688    0.34644 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37209 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39573 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40713 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42216 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43132 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44458 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44458 r
  data arrival time                                               0.44458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00086
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00131


  Startpoint: eda_img_ram/img_memory_reg[1][4][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][4][6]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][4][6]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11026    0.11026 f
  U4878/Z (dti_28hc_7t_30_aoi22x2)                     0.03993    0.15018 r
  U4489/Z (dti_28hc_7t_30_nand4px4)                    0.02809    0.17827 f
  U6698/Z (dti_28hc_7t_30_aoi22x3)                     0.03607    0.21435 r
  U4421/Z (dti_28hc_7t_30_nand3px2)                    0.02422    0.23857 f
  U4905/Z (dti_28hc_7t_30_invx3)                       0.01706    0.25563 r
  U5588/Z (dti_28hc_7t_30_xor2bx2)                     0.03023    0.28586 r
  U4143/Z (dti_28hc_7t_30_nand2x2)                     0.01906    0.30492 f
  U4900/Z (dti_28hc_7t_30_invx2)                       0.01653    0.32145 r
  U4116/Z (dti_28hc_7t_30_nand2px4)                    0.01924    0.34069 f
  U3993/Z (dti_28hc_7t_30_or2x1)                       0.03448    0.37517 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.01947    0.39463 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40641 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41831 r
  U3354/Z (dti_28hc_7t_30_aoi22hpx2)                   0.01095    0.42926 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01563    0.44488 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44488 r
  data arrival time                                               0.44488

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44488
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00086
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00131


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39116 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40919 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42124 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43949 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43949 r
  data arrival time                                               0.43949

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43949
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00086
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00131


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U7187/Z (dti_28hc_7t_30_bufmhzx6)                    0.02359    0.11417 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.02955    0.14372 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18046 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21898 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24760 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28775 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31559 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33267 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35200 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36671 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38796 r
  U6535/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40621 f
  U5409/Z (dti_28hc_7t_30_muxi21x1)                    0.02737    0.43358 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43358 r
  data arrival time                                               0.43358

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43358
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00087
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00132


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39116 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40919 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42125 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43948 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43948 r
  data arrival time                                               0.43948

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43948
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00087
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00132


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40448 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41829 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42947 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44478 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44478 r
  data arrival time                                               0.44478

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44478
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00087
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00132


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01798    0.38130 r
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01015    0.39144 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.01659    0.40803 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42586 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44458 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44458 r
  data arrival time                                               0.44458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00087
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00133


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40448 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42379 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43426 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44589 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44589 r
  data arrival time                                               0.44589

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44589
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00087
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00133


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39116 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40919 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42124 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43948 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43948 r
  data arrival time                                               0.43948

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43948
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00087
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00133


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40448 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41829 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42946 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44477 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44477 r
  data arrival time                                               0.44477

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44477
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00133


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3750/Z (dti_28hc_7t_30_invshzx6)                    0.00871    0.11435 f
  U4753/Z (dti_28hc_7t_30_aoi22x1)                     0.03014    0.14450 r
  U5121/Z (dti_28hc_7t_30_nand4px1)                    0.03200    0.17649 f
  U5119/Z (dti_28hc_7t_30_nand2x1)                     0.02159    0.19808 r
  U5120/Z (dti_28hc_7t_30_and2x1)                      0.02699    0.22507 r
  U3578/Z (dti_28hc_7t_30_nand3hpx1)                   0.02363    0.24870 f
  U7375/Z (dti_28hc_7t_30_xor2bx2)                     0.04180    0.29051 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01814    0.30864 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32837 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35015 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38109 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40098 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02425    0.42524 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42524 r
  data arrival time                                               0.42524

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42524
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00133


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37862 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40167 f
  U4598/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43495 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43495 r
  data arrival time                                               0.43495

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02470    0.43582
  data required time                                              0.43582
  --------------------------------------------------------------------------
  data required time                                              0.43582
  data arrival time                                              -0.43495
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00133


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39119 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40922 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43947 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43947 r
  data arrival time                                               0.43947

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43947
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00133


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39205 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41073 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42538 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44471 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44471 r
  data arrival time                                               0.44471

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44471
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00133


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01722    0.39017 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40498 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42369 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43374 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44750 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44750 r
  data arrival time                                               0.44750

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44750
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01137    0.81306 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83383 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85954 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88119 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89916 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90915 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92254 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93803 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95152 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96982 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99804 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01697 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03009 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04406 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05937 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07443 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10338 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10338 r
  data arrival time                                               1.10338

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10338
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40448 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42379 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43426 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44588 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44588 r
  data arrival time                                               0.44588

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44588
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_img_ram/img_memory_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10823    0.10823 f
  U5600/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04014    0.14837 r
  U4743/Z (dti_28hc_7t_30_nand4px1)                    0.02879    0.17716 f
  U6440/Z (dti_28hc_7t_30_nand2x1)                     0.01811    0.19527 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02434    0.21961 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24322 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28196 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30078 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32996 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35275 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36751 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38167 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40922 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43947 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43947 r
  data arrival time                                               0.43947

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43947
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39118 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40922 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43947 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43947 r
  data arrival time                                               0.43947

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43947
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_img_ram/img_memory_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10823    0.10823 f
  U5600/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04014    0.14837 r
  U4743/Z (dti_28hc_7t_30_nand4px1)                    0.02879    0.17716 f
  U6440/Z (dti_28hc_7t_30_nand2x1)                     0.01811    0.19527 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02434    0.21961 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24322 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28196 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30078 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32996 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35275 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36751 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38167 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40921 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42127 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43947 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43947 r
  data arrival time                                               0.43947

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43947
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U4798/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U4009/Z (dti_28hc_7t_30_nand4px1)                    0.02950    0.17498 f
  U6006/Z (dti_28hc_7t_30_nand2x1)                     0.02233    0.19731 r
  U7246/Z (dti_28hc_7t_30_and2hpx2)                    0.02324    0.22055 r
  U4237/Z (dti_28hc_7t_30_nand3x2)                     0.02186    0.24241 f
  U7188/Z (dti_28hc_7t_30_xnor2optax4)                 0.04930    0.29171 r
  U5146/Z (dti_28hc_7t_30_nand2x4)                     0.01601    0.30772 f
  U5489/Z (dti_28hc_7t_30_nor2x4)                      0.02184    0.32956 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01688    0.34644 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37209 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39573 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40711 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42213 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43130 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44456 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44456 r
  data arrival time                                               0.44456

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44456
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39198 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41066 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42531 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44471 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44471 r
  data arrival time                                               0.44471

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44471
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_img_ram/img_memory_reg[4][5][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][7]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10876    0.10876 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.03494    0.14370 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18045 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21897 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24758 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28773 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31557 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33266 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35198 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36670 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38795 r
  U6535/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40619 f
  U5409/Z (dti_28hc_7t_30_muxi21x1)                    0.02737    0.43357 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43357 r
  data arrival time                                               0.43357

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43357
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39119 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40921 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42126 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43947 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43947 r
  data arrival time                                               0.43947

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43947
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04421    0.30229 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31667 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33337 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36514 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38060 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40281 f
  U5067/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43457 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43457 r
  data arrival time                                               0.43457

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02507    0.43545
  data required time                                              0.43545
  --------------------------------------------------------------------------
  data required time                                              0.43545
  data arrival time                                              -0.43457
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00088
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00134


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39160 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40425 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42063 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43098 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44460 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44460 r
  data arrival time                                               0.44460

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44460
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00089
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00135


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39118 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40921 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42126 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43946 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43946 r
  data arrival time                                               0.43946

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43946
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00089
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00135


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39261 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41129 r
  U3813/Z (dti_28hc_7t_30_nand2px1)                    0.01505    0.42635 f
  U5418/Z (dti_28hc_7t_30_oai112hpx2)                  0.01719    0.44354 r
  eda_iterated_ram/iterated_memory_reg[0][5]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44354 r
  data arrival time                                               0.44354

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01610    0.44443
  data required time                                              0.44443
  --------------------------------------------------------------------------
  data required time                                              0.44443
  data arrival time                                              -0.44354
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00089
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00135


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40446 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41827 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42945 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44476 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44476 r
  data arrival time                                               0.44476

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44476
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00089
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00135


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3278/Z (dti_28hc_7t_30_nor2i1poptax10)              0.02970    0.40891 r
  U5592/Z (dti_28hc_7t_30_muxi21x2)                    0.02598    0.43489 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43489 r
  data arrival time                                               0.43489

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02475    0.43578
  data required time                                              0.43578
  --------------------------------------------------------------------------
  data required time                                              0.43578
  data arrival time                                              -0.43489
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00089
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00135


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40446 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42378 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43425 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44587 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44587 r
  data arrival time                                               0.44587

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44587
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00089
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00136


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/write_control_inst/wr_addr_reg[2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U3568/Z (dti_28hc_7t_30_xnor2bx1)                    0.04346    0.28918 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01991    0.30909 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32881 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35060 f
  U6022/Z (dti_28hc_7t_30_nor2x3)                      0.02095    0.37155 r
  U3374/Z (dti_28hc_7t_30_nand2x2)                     0.01411    0.38566 f
  U3329/Z (dti_28hc_7t_30_oai12rex1)                   0.02390    0.40957 r
  U4226/Z (dti_28hc_7t_30_oa12x2)                      0.03732    0.44689 r
  eda_fifos/sync_fifo_upleft/write_control_inst/wr_addr_reg[2]/D (dti_28hc_7t_30_ffqnhshpa10x4)
                                                       0.00000    0.44689 r
  data arrival time                                               0.44689

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/write_control_inst/wr_addr_reg[2]/CK (dti_28hc_7t_30_ffqnhshpa10x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01274    0.44779
  data required time                                              0.44779
  --------------------------------------------------------------------------
  data required time                                              0.44779
  data arrival time                                              -0.44689
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00090
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00136


  Startpoint: eda_img_ram/img_memory_reg[1][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][3][6]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][3][6]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11059    0.11059 f
  U5607/Z (dti_28hc_7t_30_aoi22x1)                     0.03626    0.14685 r
  U5112/Z (dti_28hc_7t_30_nand4px1)                    0.03088    0.17774 f
  U6252/Z (dti_28hc_7t_30_nand2x1)                     0.02078    0.19852 r
  U4404/Z (dti_28hc_7t_30_and2x1)                      0.02606    0.22458 r
  U4339/Z (dti_28hc_7t_30_nand3px1)                    0.02163    0.24621 f
  U3917/Z (dti_28hc_7t_30_xnor2optax4)                 0.04977    0.29599 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02405    0.32004 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34458 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38397 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40496 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42368 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43372 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44748 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44748 r
  data arrival time                                               0.44748

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44748
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00090
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00136


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5606/Z (dti_28hc_7t_30_aoi22x1)                     0.02687    0.14462 r
  U5907/Z (dti_28hc_7t_30_nand4px1)                    0.03064    0.17527 f
  U6263/Z (dti_28hc_7t_30_aoi22x1)                     0.04005    0.21532 r
  U5256/Z (dti_28hc_7t_30_nand4px1)                    0.03292    0.24824 f
  U6334/Z (dti_28hc_7t_30_xnor2optax4)                 0.04966    0.29790 r
  U6342/Z (dti_28hc_7t_30_nand2px2)                    0.01735    0.31525 f
  U5581/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03093    0.34618 r
  U3936/Z (dti_28hc_7t_30_nand3px2)                    0.02362    0.36980 f
  U4613/Z (dti_28hc_7t_30_nor2px2)                     0.01964    0.38945 r
  U4167/Z (dti_28hc_7t_30_invx3)                       0.01407    0.40352 f
  U3267/Z (dti_28hc_7t_30_muxi21x1)                    0.02204    0.42556 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42556 r
  data arrival time                                               0.42556

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42556
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00090
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00136


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01125    0.81294 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83371 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85942 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88107 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89904 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90903 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92242 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93791 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95140 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96970 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99792 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01685 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.02997 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04394 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05925 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07411 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08808 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10539 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10539 f
  data arrival time                                               1.10539

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10539
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00090
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00137


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3747/Z (dti_28hc_7t_30_invx6)                       0.00912    0.11477 f
  U5130/Z (dti_28hc_7t_30_aoi22rex1)                   0.03362    0.14839 r
  U4877/Z (dti_28hc_7t_30_nand4px2)                    0.02512    0.17351 f
  U6468/Z (dti_28hc_7t_30_nand2x1)                     0.01984    0.19335 r
  U4486/Z (dti_28hc_7t_30_and2x1)                      0.02681    0.22016 r
  U4382/Z (dti_28hc_7t_30_nand3hpx1)                   0.02324    0.24339 f
  U6980/Z (dti_28hc_7t_30_xor2bx2)                     0.04402    0.28741 f
  U5451/Z (dti_28hc_7t_30_nor2px4)                     0.02682    0.31423 r
  U7233/Z (dti_28hc_7t_30_nand2px2)                    0.01360    0.32784 f
  U3480/Z (dti_28hc_7t_30_invx3)                       0.01488    0.34272 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02564    0.36836 f
  U5521/Z (dti_28hc_7t_30_nor2px4)                     0.02239    0.39075 r
  U3282/Z (dti_28hc_7t_30_invx3)                       0.01331    0.40406 f
  U5438/Z (dti_28hc_7t_30_muxi21x1)                    0.02149    0.42555 r
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42555 r
  data arrival time                                               0.42555

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42555
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00090
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00137


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.02019    0.35789 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37647 f
  U5537/Z (dti_28hc_7t_30_nor2px2)                     0.01892    0.39539 r
  U3812/Z (dti_28hc_7t_30_invx3)                       0.01553    0.41092 f
  U5687/Z (dti_28hc_7t_30_muxi21x2)                    0.02442    0.43534 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43534 r
  data arrival time                                               0.43534

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02428    0.43625
  data required time                                              0.43625
  --------------------------------------------------------------------------
  data required time                                              0.43625
  data arrival time                                              -0.43534
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00090
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00137


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39116 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40919 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42125 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43945 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43945 r
  data arrival time                                               0.43945

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43945
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00090
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00137


  Startpoint: eda_iterated_ram/iterated_memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[1][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[1][3]/Q (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.06132    0.71922 f
  U4398/Z (dti_28hc_7t_30_aoi22x3)                     0.02283    0.74204 r
  U4231/Z (dti_28hc_7t_30_nand4px1)                    0.03068    0.77273 f
  U4195/Z (dti_28hc_7t_30_nand2x1)                     0.02292    0.79565 r
  U3520/Z (dti_28hc_7t_30_nand2px1)                    0.01519    0.81084 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02271    0.83355 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85925 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88091 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89888 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90887 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92226 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93775 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95124 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96954 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99776 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01685 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.02997 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04393 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05925 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07411 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08808 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10539 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10539 f
  data arrival time                                               1.10539

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10539
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00090
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00137


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00091
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00138


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00091
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00138


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00091
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00138


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00091
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00138


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00091
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00138


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00091
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00138


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39116 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40919 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42124 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43944 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43944 r
  data arrival time                                               0.43944

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43944
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00091
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00138


  Startpoint: eda_img_ram/img_memory_reg[4][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][5]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][5]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10729    0.10729 f
  U5519/Z (dti_28hc_7t_30_aoi22x1)                     0.03600    0.14328 r
  U4595/Z (dti_28hc_7t_30_nand4px1)                    0.02858    0.17187 f
  U6952/Z (dti_28hc_7t_30_and2hpx2)                    0.03306    0.20492 f
  U6197/Z (dti_28hc_7t_30_nor2px6)                     0.02193    0.22685 r
  U4322/Z (dti_28hc_7t_30_nand2px8)                    0.01812    0.24497 f
  U3606/Z (dti_28hc_7t_30_invx3)                       0.01766    0.26263 r
  U4334/Z (dti_28hc_7t_30_nor2x2)                      0.01578    0.27841 f
  U3938/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03265    0.31106 r
  U4235/Z (dti_28hc_7t_30_invx2)                       0.01538    0.32643 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.01919    0.34562 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35986 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38460 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40122 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43464 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43464 r
  data arrival time                                               0.43464

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43464
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00091
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00138


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3676/Z (dti_28hc_7t_30_invx14)                      0.01214    0.11370 f
  U3636/Z (dti_28hc_7t_30_aoi22rex2)                   0.03266    0.14637 r
  U5472/Z (dti_28hc_7t_30_nand4px1)                    0.02687    0.17324 f
  U6307/Z (dti_28hc_7t_30_nand2x1)                     0.01879    0.19202 r
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02443    0.21646 r
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02145    0.23790 f
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01996    0.25786 r
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04376    0.30163 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31601 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33271 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36448 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.37994 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40215 f
  U5065/Z (dti_28hc_7t_30_muxi21x1)                    0.03189    0.43404 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43404 r
  data arrival time                                               0.43404

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43495
  data required time                                              0.43495
  --------------------------------------------------------------------------
  data required time                                              0.43495
  data arrival time                                              -0.43404
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00091
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00139


  Startpoint: eda_controller/center_addr_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[3]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[3]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04134    0.04134 r
  U4432/Z (dti_28hc_7t_30_invshzx8)                    0.01256    0.05390 f
  U3698/Z (dti_28hc_7t_30_and2x1)                      0.02686    0.08077 f
  U3751/Z (dti_28hc_7t_30_invx2)                       0.01669    0.09745 r
  U4819/Z (dti_28hc_7t_30_or2x2)                       0.02666    0.12411 r
  U3686/Z (dti_28hc_7t_30_invx4)                       0.02135    0.14546 f
  U5856/Z (dti_28hc_7t_30_nand2x2)                     0.01974    0.16520 r
  U4938/Z (dti_28hc_7t_30_invx2)                       0.00739    0.17259 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01720    0.18979 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.21218 f
  U3948/Z (dti_28hc_7t_30_muxi21optax4)                0.02910    0.24128 r
  U4890/Z (dti_28hc_7t_30_nor2x1)                      0.01525    0.25653 f
  U4033/Z (dti_28hc_7t_30_nand3i2xp8)                  0.03748    0.29401 f
  U5748/Z (dti_28hc_7t_30_or2hpx2)                     0.04034    0.33435 f
  U5744/Z (dti_28hc_7t_30_nor2px4)                     0.02353    0.35788 r
  U6433/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01502    0.37291 f
  U4604/Z (dti_28hc_7t_30_nor2px2)                     0.01604    0.38895 r
  U4018/Z (dti_28hc_7t_30_nand2xp8)                    0.02017    0.40912 f
  U7365/Z (dti_28hc_7t_30_xor2bx2)                     0.03584    0.44496 r
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44496 r
  data arrival time                                               0.44496

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01464    0.44588
  data required time                                              0.44588
  --------------------------------------------------------------------------
  data required time                                              0.44588
  data arrival time                                              -0.44496
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00092
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00140


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39201 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41069 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42534 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44467 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44467 r
  data arrival time                                               0.44467

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44467
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00092
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00140


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U5970/Z (dti_28hc_7t_30_aoi22rexp8)                  0.03558    0.15164 r
  U5973/Z (dti_28hc_7t_30_nand4px1)                    0.02704    0.17868 f
  U6269/Z (dti_28hc_7t_30_nand2x1)                     0.02050    0.19918 r
  U3582/Z (dti_28hc_7t_30_and2x2)                      0.03032    0.22950 r
  U5476/Z (dti_28hc_7t_30_nand3hpx2)                   0.02015    0.24966 f
  U5645/Z (dti_28hc_7t_30_xnor2bx1)                    0.03489    0.28454 f
  U3574/Z (dti_28hc_7t_30_or2hpx2)                     0.03629    0.32083 f
  U4946/Z (dti_28hc_7t_30_nor2px4)                     0.02662    0.34745 r
  U3936/Z (dti_28hc_7t_30_nand3px2)                    0.02219    0.36964 f
  U4613/Z (dti_28hc_7t_30_nor2px2)                     0.01964    0.38929 r
  U4167/Z (dti_28hc_7t_30_invx3)                       0.01407    0.40336 f
  U3267/Z (dti_28hc_7t_30_muxi21x1)                    0.02218    0.42553 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42553 r
  data arrival time                                               0.42553

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42553
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00092
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00140


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39110 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40913 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42118 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43943 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43943 r
  data arrival time                                               0.43943

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43943
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00092
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00140


  Startpoint: eda_img_ram/img_memory_reg[4][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][5]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][5]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10729    0.10729 f
  U5519/Z (dti_28hc_7t_30_aoi22x1)                     0.03600    0.14328 r
  U4595/Z (dti_28hc_7t_30_nand4px1)                    0.02858    0.17187 f
  U6952/Z (dti_28hc_7t_30_and2hpx2)                    0.03306    0.20492 f
  U6197/Z (dti_28hc_7t_30_nor2px6)                     0.02193    0.22685 r
  U4322/Z (dti_28hc_7t_30_nand2px8)                    0.01812    0.24497 f
  U3606/Z (dti_28hc_7t_30_invx3)                       0.01766    0.26263 r
  U4334/Z (dti_28hc_7t_30_nor2x2)                      0.01578    0.27841 f
  U3938/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03265    0.31106 r
  U4235/Z (dti_28hc_7t_30_invx2)                       0.01538    0.32643 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.01919    0.34562 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35986 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38460 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40122 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43462 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43462 r
  data arrival time                                               0.43462

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43462
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00092
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00140


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40443 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41824 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42942 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44473 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44473 r
  data arrival time                                               0.44473

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44473
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00092
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00140


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01772    0.76806 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04527    0.81333 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82949 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85528 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87109 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89706 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92088 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94944 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96138 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97607 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99539 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01683 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03186 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04726 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05632 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06884 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08076 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10033 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10033 r
  data arrival time                                               1.10033

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10033
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39109 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40913 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42118 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43942 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43942 r
  data arrival time                                               0.43942

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43942
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_img_ram/img_memory_reg[4][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][2][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][2][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11013    0.11013 f
  U6067/Z (dti_28hc_7t_30_aoi22x1)                     0.03812    0.14825 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.02561    0.17386 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21445 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24349 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28224 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30105 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33024 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35303 r
  U5287/Z (dti_28hc_7t_30_nand2px2)                    0.01354    0.36657 f
  U4954/Z (dti_28hc_7t_30_nor2hpx1)                    0.01999    0.38657 r
  U3475/Z (dti_28hc_7t_30_nand2x2)                     0.02172    0.40828 f
  U3774/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02660    0.43489 r
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/D (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.43489 r
  data arrival time                                               0.43489

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/CK (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02471    0.43581
  data required time                                              0.43581
  --------------------------------------------------------------------------
  data required time                                              0.43581
  data arrival time                                              -0.43489
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40443 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42374 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43421 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44583 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44583 r
  data arrival time                                               0.44583

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44583
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01717    0.39013 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40493 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42365 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43369 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44745 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44745 r
  data arrival time                                               0.44745

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44745
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01772    0.76806 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04527    0.81333 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82949 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85528 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87109 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89706 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92088 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94944 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96138 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97607 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99539 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01683 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02963 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05312 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06869 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09378 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09378 r
  data arrival time                                               1.09378

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39110 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40912 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42117 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43942 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43942 r
  data arrival time                                               0.43942

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43942
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_img_ram/img_memory_reg[4][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][2][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][2][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11013    0.11013 f
  U6067/Z (dti_28hc_7t_30_aoi22x1)                     0.03812    0.14825 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.02561    0.17386 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21445 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24349 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28224 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30105 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33024 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35303 r
  U5287/Z (dti_28hc_7t_30_nand2px2)                    0.01354    0.36657 f
  U4954/Z (dti_28hc_7t_30_nor2hpx1)                    0.01999    0.38656 r
  U3475/Z (dti_28hc_7t_30_nand2x2)                     0.02172    0.40828 f
  U3774/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02660    0.43489 r
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/D (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.43489 r
  data arrival time                                               0.43489

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/CK (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02471    0.43581
  data required time                                              0.43581
  --------------------------------------------------------------------------
  data required time                                              0.43581
  data arrival time                                              -0.43489
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40442 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41823 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42941 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44472 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44472 r
  data arrival time                                               0.44472

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44472
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U6557/Z (dti_28hc_7t_30_ao13x1)                      0.02730    0.88900 r
  U5007/Z (dti_28hc_7t_30_iao22x1)                     0.02625    0.91525 r
  U5571/Z (dti_28hc_7t_30_invx2)                       0.01066    0.92590 f
  U3443/Z (dti_28hc_7t_30_nor2x2)                      0.01800    0.94390 r
  U4054/Z (dti_28hc_7t_30_nand3px2)                    0.02203    0.96593 f
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.02676    0.99269 r
  U6445/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01436    1.00706 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01872    1.02577 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04400 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05932 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01505    1.07437 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10333 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10333 r
  data arrival time                                               1.10333

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10333
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00141


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U6557/Z (dti_28hc_7t_30_ao13x1)                      0.02730    0.88900 r
  U5007/Z (dti_28hc_7t_30_iao22x1)                     0.02625    0.91525 r
  U5571/Z (dti_28hc_7t_30_invx2)                       0.01066    0.92590 f
  U3443/Z (dti_28hc_7t_30_nor2x2)                      0.01800    0.94390 r
  U4054/Z (dti_28hc_7t_30_nand3px2)                    0.02203    0.96593 f
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.02676    0.99269 r
  U6445/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01436    1.00706 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01872    1.02577 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04400 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05932 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07437 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10333 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10333 r
  data arrival time                                               1.10333

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10333
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00142


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39109 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40912 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42117 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43942 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43942 r
  data arrival time                                               0.43942

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43942
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00142


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39110 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40913 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42118 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43942 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43942 r
  data arrival time                                               0.43942

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43942
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00142


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40442 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42373 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43421 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44583 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44583 r
  data arrival time                                               0.44583

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44583
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00142


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U6557/Z (dti_28hc_7t_30_ao13x1)                      0.02730    0.88899 r
  U5007/Z (dti_28hc_7t_30_iao22x1)                     0.02625    0.91524 r
  U5571/Z (dti_28hc_7t_30_invx2)                       0.01066    0.92590 f
  U3443/Z (dti_28hc_7t_30_nor2x2)                      0.01800    0.94390 r
  U4054/Z (dti_28hc_7t_30_nand3px2)                    0.02203    0.96593 f
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.02676    0.99269 r
  U6445/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01436    1.00705 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01872    1.02577 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04400 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05932 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07437 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10333 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10333 r
  data arrival time                                               1.10333

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10333
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00093
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00142


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39109 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40913 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42118 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43941 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43941 r
  data arrival time                                               0.43941

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43941
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00094
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00142


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39110 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40912 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42117 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43941 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43941 r
  data arrival time                                               0.43941

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43941
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00094
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00143


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01781    0.76815 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04535    0.81349 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82965 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85544 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87125 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89722 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92104 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94960 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96154 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97623 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99537 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01682 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03185 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04725 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05631 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06882 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08074 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10031 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10031 r
  data arrival time                                               1.10031

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10031
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00094
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00143


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5983/Z (dti_28hc_7t_30_nand2x2)                     0.01271    0.14860 f
  U7440/Z (dti_28hc_7t_30_and2hpx2)                    0.02119    0.16979 f
  U4503/Z (dti_28hc_7t_30_nand3px2)                    0.01313    0.18292 r
  U4436/Z (dti_28hc_7t_30_nand2x2)                     0.01613    0.19905 f
  U5200/Z (dti_28hc_7t_30_nand3hpx2)                   0.02297    0.22201 r
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.01535    0.23737 f
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01600    0.25336 r
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04526    0.29862 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32383 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34278 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35832 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37273 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38922 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42764 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45040 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45040 f
  data arrival time                                               0.45040

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45040
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00094
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00143


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39155 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40420 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42058 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43093 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44455 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44455 r
  data arrival time                                               0.44455

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44455
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00094
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00143


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01781    0.76815 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04535    0.81349 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82965 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85544 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87125 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89722 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92104 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94960 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96154 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97623 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99537 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01682 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02962 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05311 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06867 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09376 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09376 r
  data arrival time                                               1.09376

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09376
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00094
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00143


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39109 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40912 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42117 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43941 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43941 r
  data arrival time                                               0.43941

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43941
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00094
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00143


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01131    0.81300 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83377 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85947 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88112 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89909 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90908 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92247 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93796 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95145 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96975 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99797 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01691 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03003 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04399 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05930 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07436 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10331 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10331 r
  data arrival time                                               1.10331

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10331
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42116 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43940 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43940 r
  data arrival time                                               0.43940

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43940
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03334    0.14290 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17246 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21404 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25079 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29389 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33728 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.02019    0.35747 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37605 f
  U5537/Z (dti_28hc_7t_30_nor2px2)                     0.01892    0.39497 r
  U3812/Z (dti_28hc_7t_30_invx3)                       0.01553    0.41050 f
  U3764/Z (dti_28hc_7t_30_muxi21x2)                    0.02407    0.43457 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43457 r
  data arrival time                                               0.43457

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02501    0.43552
  data required time                                              0.43552
  --------------------------------------------------------------------------
  data required time                                              0.43552
  data arrival time                                              -0.43457
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39337 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41412 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41412 r
  data arrival time                                               0.41412

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41412
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U3983/Z (dti_28hc_7t_30_nor3px2)                     0.02457    0.37176 r
  U3411/Z (dti_28hc_7t_30_nand2i1x2)                   0.02463    0.39639 r
  U4094/Z (dti_28hc_7t_30_nor2px4)                     0.01271    0.40910 f
  U3861/Z (dti_28hc_7t_30_nor2px2)                     0.01262    0.42173 r
  U3338/Z (dti_28hc_7t_30_invx1)                       0.00875    0.43047 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01432    0.44480 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44480 r
  data arrival time                                               0.44480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00144


  Startpoint: eda_img_ram/img_memory_reg[1][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][5][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][5][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10736    0.10736 f
  U4809/Z (dti_28hc_7t_30_aoi22x1)                     0.04224    0.14960 r
  U4001/Z (dti_28hc_7t_30_nand4px1)                    0.03042    0.18002 f
  U4262/Z (dti_28hc_7t_30_aoi22rex1)                   0.04085    0.22087 r
  U5256/Z (dti_28hc_7t_30_nand4px1)                    0.02731    0.24819 f
  U6334/Z (dti_28hc_7t_30_xnor2optax4)                 0.04966    0.29785 r
  U6342/Z (dti_28hc_7t_30_nand2px2)                    0.01735    0.31520 f
  U5581/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03093    0.34613 r
  U3936/Z (dti_28hc_7t_30_nand3px2)                    0.02362    0.36975 f
  U4613/Z (dti_28hc_7t_30_nor2px2)                     0.01964    0.38939 r
  U4167/Z (dti_28hc_7t_30_invx3)                       0.01407    0.40346 f
  U3267/Z (dti_28hc_7t_30_muxi21x1)                    0.02204    0.42550 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42550 r
  data arrival time                                               0.42550

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42550
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39198 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41066 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42531 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44464 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44464 r
  data arrival time                                               0.44464

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44464
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U5185/Z (dti_28hc_7t_30_aoi22rex1)                   0.03174    0.14781 r
  U5636/Z (dti_28hc_7t_30_nand4px1)                    0.02571    0.17352 f
  U5566/Z (dti_28hc_7t_30_aoi22x1)                     0.04843    0.22196 r
  U4884/Z (dti_28hc_7t_30_nand4px2)                    0.03616    0.25811 f
  U4250/Z (dti_28hc_7t_30_nand2x2)                     0.02819    0.28630 r
  U5098/Z (dti_28hc_7t_30_and3hpx2)                    0.04358    0.32988 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.02368    0.35356 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37817 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40251 f
  U6671/Z (dti_28hc_7t_30_muxi21x1)                    0.03109    0.43360 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43360 r
  data arrival time                                               0.43360

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02597    0.43456
  data required time                                              0.43456
  --------------------------------------------------------------------------
  data required time                                              0.43456
  data arrival time                                              -0.43360
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3999/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02505    0.13802 r
  U3620/Z (dti_28hc_7t_30_nand4px2)                    0.02500    0.16302 f
  U3598/Z (dti_28hc_7t_30_nand2x2)                     0.02860    0.19161 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02386    0.21547 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24112 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25509 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29861 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32382 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34277 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35831 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37272 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38921 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42762 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45038 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45038 f
  data arrival time                                               0.45038

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45038
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_img_ram/img_memory_reg[4][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11006    0.11006 f
  U4031/Z (dti_28hc_7t_30_aoi22rex1)                   0.03298    0.14304 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.03043    0.17347 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21406 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24310 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28185 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30066 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32984 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35264 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36739 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38156 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43940 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43940 r
  data arrival time                                               0.43940

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43940
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43940 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43940 r
  data arrival time                                               0.43940

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43940
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U5970/Z (dti_28hc_7t_30_aoi22rexp8)                  0.03558    0.15164 r
  U5973/Z (dti_28hc_7t_30_nand4px1)                    0.02704    0.17868 f
  U6269/Z (dti_28hc_7t_30_nand2x1)                     0.02050    0.19918 r
  U3582/Z (dti_28hc_7t_30_and2x2)                      0.03032    0.22950 r
  U5476/Z (dti_28hc_7t_30_nand3hpx2)                   0.02015    0.24966 f
  U5645/Z (dti_28hc_7t_30_xnor2bx1)                    0.03489    0.28454 f
  U3574/Z (dti_28hc_7t_30_or2hpx2)                     0.03629    0.32083 f
  U4946/Z (dti_28hc_7t_30_nor2px4)                     0.02662    0.34745 r
  U5577/Z (dti_28hc_7t_30_nand2pshzx8)                 0.01796    0.36542 f
  U3920/Z (dti_28hc_7t_30_nor2hpx2)                    0.02068    0.38609 r
  U3864/Z (dti_28hc_7t_30_nand2px4)                    0.01853    0.40462 f
  U5364/Z (dti_28hc_7t_30_muxi21x1)                    0.02882    0.43343 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[3][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43343 r
  data arrival time                                               0.43343

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[3][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02614    0.43439
  data required time                                              0.43439
  --------------------------------------------------------------------------
  data required time                                              0.43439
  data arrival time                                              -0.43343
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U3568/Z (dti_28hc_7t_30_xnor2bx1)                    0.04353    0.28924 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01991    0.30916 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32888 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35066 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38160 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40149 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02367    0.42516 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42516 r
  data arrival time                                               0.42516

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42516
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][5]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06210    0.71999 f
  U3551/Z (dti_28hc_7t_30_aoi22rex1)                   0.03555    0.75555 r
  U3985/Z (dti_28hc_7t_30_nand3hpx1)                   0.02515    0.78070 f
  U5299/Z (dti_28hc_7t_30_invxp9)                      0.01765    0.79835 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01517    0.81352 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83429 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85999 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88165 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89962 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90961 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92300 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93849 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95198 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.97028 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99850 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01759 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03071 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04467 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05999 r
  U3807/Z (dti_28hc_7t_30_nand2x2)                     0.01335    1.07334 f
  U3784/Z (dti_28hc_7t_30_muxi21x2)                    0.02994    1.10327 r
  eda_strobe_ram/strb_memory_reg[4][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10327 r
  data arrival time                                               1.10327

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01419    1.10423
  data required time                                              1.10423
  --------------------------------------------------------------------------
  data required time                                              1.10423
  data arrival time                                              -1.10327
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43940 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43940 r
  data arrival time                                               0.43940

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43940
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_img_ram/img_memory_reg[4][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11006    0.11006 f
  U4031/Z (dti_28hc_7t_30_aoi22rex1)                   0.03298    0.14304 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.03043    0.17347 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21406 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24310 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28184 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30066 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32984 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35263 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36739 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38155 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43940 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43940 r
  data arrival time                                               0.43940

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43940
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00095
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42116 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43939 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43939 r
  data arrival time                                               0.43939

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43939
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00145


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39106 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40909 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42114 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43939 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43939 r
  data arrival time                                               0.43939

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43939
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_img_ram/img_memory_reg[0][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][6]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][6]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10980    0.10980 f
  U5224/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04322    0.15302 r
  U6117/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.18133 f
  U6286/Z (dti_28hc_7t_30_nand2x1)                     0.02002    0.20135 r
  U4371/Z (dti_28hc_7t_30_and2x1)                      0.02683    0.22818 r
  U5546/Z (dti_28hc_7t_30_nand3x2)                     0.02289    0.25107 f
  U5536/Z (dti_28hc_7t_30_xnor2optax4)                 0.05264    0.30371 f
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01933    0.32304 r
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.01247    0.33550 f
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01445    0.34995 r
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01156    0.36151 f
  U5203/Z (dti_28hc_7t_30_aoi22x3)                     0.01916    0.38067 r
  U3893/Z (dti_28hc_7t_30_nand2x3)                     0.01956    0.40023 f
  U3353/Z (dti_28hc_7t_30_nand2px1)                    0.01886    0.41909 r
  U3816/Z (dti_28hc_7t_30_oai112rex2)                  0.02654    0.44564 f
  eda_iterated_ram/iterated_memory_reg[3][1]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44564 f
  data arrival time                                               0.44564

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01393    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44564
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_img_ram/img_memory_reg[2][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][3][5]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][3][5]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10999    0.10999 f
  U5997/Z (dti_28hc_7t_30_aoi22x1)                     0.03803    0.14802 r
  U6000/Z (dti_28hc_7t_30_nand4px1)                    0.02597    0.17399 f
  U7248/Z (dti_28hc_7t_30_nand2x1)                     0.02255    0.19654 r
  U7165/Z (dti_28hc_7t_30_invx2)                       0.00905    0.20559 f
  U4260/Z (dti_28hc_7t_30_nor2px2)                     0.01479    0.22038 r
  U4237/Z (dti_28hc_7t_30_nand3x2)                     0.02193    0.24231 f
  U7188/Z (dti_28hc_7t_30_xnor2optax4)                 0.04930    0.29161 r
  U5146/Z (dti_28hc_7t_30_nand2x4)                     0.01601    0.30762 f
  U5489/Z (dti_28hc_7t_30_nor2x4)                      0.02184    0.32946 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01688    0.34634 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37199 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39563 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40703 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42206 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43122 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44448 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44448 r
  data arrival time                                               0.44448

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44448
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01722    0.39050 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40531 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42122 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43033 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44476 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44476 r
  data arrival time                                               0.44476

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44476
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40909 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42114 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43939 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43939 r
  data arrival time                                               0.43939

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43939
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.06964    0.72753 r
  U4123/Z (dti_28hc_7t_30_xor2x4)                      0.05901    0.78654 f
  U4153/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03126    0.81781 r
  U3499/Z (dti_28hc_7t_30_nand2x4)                     0.01668    0.83449 f
  U3484/Z (dti_28hc_7t_30_nor2px1)                     0.02299    0.85748 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01375    0.87123 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89720 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92102 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94957 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96152 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97621 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99535 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01680 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03183 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04723 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05629 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06880 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08072 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10029 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10029 r
  data arrival time                                               1.10029

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10029
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01722    0.39017 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40490 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42361 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43366 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44742 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44742 r
  data arrival time                                               0.44742

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44742
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_img_ram/img_memory_reg[4][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11006    0.11006 f
  U4031/Z (dti_28hc_7t_30_aoi22rex1)                   0.03298    0.14304 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.03043    0.17347 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21406 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24310 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28185 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30066 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32984 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35264 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36739 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38156 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43939 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43939 r
  data arrival time                                               0.43939

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43939
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U5782/Z (dti_28hc_7t_30_nand2x1)                     0.01308    0.13551 r
  U4010/Z (dti_28hc_7t_30_and2x1)                      0.02472    0.16023 r
  U3631/Z (dti_28hc_7t_30_nand3px1)                    0.02045    0.18067 f
  U5155/Z (dti_28hc_7t_30_aoi22x1)                     0.03815    0.21883 r
  U3602/Z (dti_28hc_7t_30_nand3hpx1)                   0.02626    0.24509 f
  U5720/Z (dti_28hc_7t_30_xnor2optax4)                 0.04762    0.29271 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02767    0.32038 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34492 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38432 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40531 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42122 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43032 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44476 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44476 r
  data arrival time                                               0.44476

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44476
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43939 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43939 r
  data arrival time                                               0.43939

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43939
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00146


  Startpoint: eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.06964    0.72753 r
  U4123/Z (dti_28hc_7t_30_xor2x4)                      0.05901    0.78654 f
  U4153/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03126    0.81781 r
  U3499/Z (dti_28hc_7t_30_nand2x4)                     0.01668    0.83449 f
  U3484/Z (dti_28hc_7t_30_nor2px1)                     0.02299    0.85748 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01375    0.87123 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89720 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92102 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94957 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96152 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97621 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99535 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01680 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02960 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05308 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06865 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09374 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09374 r
  data arrival time                                               1.09374

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09374
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39106 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40909 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42114 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43939 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43939 r
  data arrival time                                               0.43939

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43939
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43939 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43939 r
  data arrival time                                               0.43939

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43939
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_img_ram/img_memory_reg[4][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11006    0.11006 f
  U4031/Z (dti_28hc_7t_30_aoi22rex1)                   0.03298    0.14304 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.03043    0.17347 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21406 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24310 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28184 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30066 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32984 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35263 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36739 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38155 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43939 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43939 r
  data arrival time                                               0.43939

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43939
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00096
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_img_ram/img_memory_reg[0][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][6]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][6]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10980    0.10980 f
  U5224/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04322    0.15302 r
  U6117/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.18133 f
  U6286/Z (dti_28hc_7t_30_nand2x1)                     0.02002    0.20135 r
  U4371/Z (dti_28hc_7t_30_and2x1)                      0.02683    0.22818 r
  U5546/Z (dti_28hc_7t_30_nand3x2)                     0.02289    0.25107 f
  U5536/Z (dti_28hc_7t_30_xnor2optax4)                 0.05264    0.30371 f
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01933    0.32304 r
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.01247    0.33550 f
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01445    0.34995 r
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01007    0.36003 f
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01442    0.37445 r
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02638    0.40083 f
  U5955/Z (dti_28hc_7t_30_nand2x2)                     0.02186    0.42269 r
  U5995/Z (dti_28hc_7t_30_oai112rex2)                  0.02615    0.44884 f
  eda_iterated_ram/iterated_memory_reg[1][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44884 f
  data arrival time                                               0.44884

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01072    0.44980
  data required time                                              0.44980
  --------------------------------------------------------------------------
  data required time                                              0.44980
  data arrival time                                              -0.44884
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39110 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40913 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42118 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43938 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43938 r
  data arrival time                                               0.43938

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43938
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39254 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41121 r
  U3813/Z (dti_28hc_7t_30_nand2px1)                    0.01505    0.42627 f
  U5418/Z (dti_28hc_7t_30_oai112hpx2)                  0.01719    0.44346 r
  eda_iterated_ram/iterated_memory_reg[0][5]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44346 r
  data arrival time                                               0.44346

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01610    0.44443
  data required time                                              0.44443
  --------------------------------------------------------------------------
  data required time                                              0.44443
  data arrival time                                              -0.44346
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]/Q (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.07098    0.72888 r
  U5555/Z (dti_28hc_7t_30_xor2bx2)                     0.03528    0.76415 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04914    0.81329 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82945 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85524 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87105 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89702 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92084 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94939 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96134 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97603 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99534 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01679 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03182 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04722 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05628 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06879 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08072 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10029 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10029 r
  data arrival time                                               1.10029

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10029
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39106 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40909 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42114 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43938 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43938 r
  data arrival time                                               0.43938

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43938
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]/Q (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.07098    0.72888 r
  U5555/Z (dti_28hc_7t_30_xor2bx2)                     0.03528    0.76415 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04914    0.81329 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82945 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85524 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87105 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89702 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92084 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94939 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96134 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97603 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99534 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01679 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02959 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05308 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06864 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09373 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09373 r
  data arrival time                                               1.09373

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00147


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40909 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42114 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43938 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43938 r
  data arrival time                                               0.43938

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43938
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39109 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40913 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42118 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43938 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43938 r
  data arrival time                                               0.43938

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43938
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39334 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41410 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41410 r
  data arrival time                                               0.41410

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41410
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39110 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40912 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42117 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43938 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43938 r
  data arrival time                                               0.43938

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43938
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84755 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89755 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91276 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97286 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02259    0.99545 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01470 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.02979 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04049 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.04980 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06177 r
  U3351/Z (dti_28hc_7t_30_nand2x2)                     0.01658    1.07835 f
  U5038/Z (dti_28hc_7t_30_muxi21optax4)                0.02710    1.10546 r
  eda_strobe_ram/strb_memory_reg[0][1]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10546 r
  data arrival time                                               1.10546

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][1]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01199    1.10643
  data required time                                              1.10643
  --------------------------------------------------------------------------
  data required time                                              1.10643
  data arrival time                                              -1.10546
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39106 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40909 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42114 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43938 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43938 r
  data arrival time                                               0.43938

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43938
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39186 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41054 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42786 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44561 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44561 r
  data arrival time                                               0.44561

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44561
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00097
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84754 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89754 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91276 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97286 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02259    0.99545 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01469 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.02979 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04049 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.04980 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06177 r
  U3351/Z (dti_28hc_7t_30_nand2x2)                     0.01658    1.07835 f
  U5038/Z (dti_28hc_7t_30_muxi21optax4)                0.02710    1.10546 r
  eda_strobe_ram/strb_memory_reg[0][1]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10546 r
  data arrival time                                               1.10546

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][1]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01199    1.10643
  data required time                                              1.10643
  --------------------------------------------------------------------------
  data required time                                              1.10643
  data arrival time                                              -1.10546
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00148


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01722    0.39008 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40488 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42360 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43364 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44740 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44740 r
  data arrival time                                               0.44740

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44740
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04833    0.82905 f
  U5617/Z (dti_28hc_7t_30_nand2x1)                     0.01850    0.84754 r
  U6948/Z (dti_28hc_7t_30_nor2i1x2)                    0.01117    0.85872 f
  U6947/Z (dti_28hc_7t_30_nand3x2)                     0.01323    0.87195 r
  U3504/Z (dti_28hc_7t_30_nor2x3)                      0.01262    0.88457 f
  U3493/Z (dti_28hc_7t_30_nand2x1)                     0.01298    0.89754 r
  U3487/Z (dti_28hc_7t_30_nand3hpx1)                   0.01521    0.91275 f
  U5053/Z (dti_28hc_7t_30_aoi12hpx2)                   0.02186    0.93461 r
  U3465/Z (dti_28hc_7t_30_invx3)                       0.01052    0.94513 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02772    0.97285 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02259    0.99544 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01469 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.02979 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04049 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.04980 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06177 r
  U3351/Z (dti_28hc_7t_30_nand2x2)                     0.01658    1.07835 f
  U5038/Z (dti_28hc_7t_30_muxi21optax4)                0.02710    1.10545 r
  eda_strobe_ram/strb_memory_reg[0][1]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10545 r
  data arrival time                                               1.10545

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][1]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01199    1.10643
  data required time                                              1.10643
  --------------------------------------------------------------------------
  data required time                                              1.10643
  data arrival time                                              -1.10545
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39109 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40912 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42117 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43937 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43937 r
  data arrival time                                               0.43937

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43937
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39104 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40907 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42112 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43937 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43937 r
  data arrival time                                               0.43937

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43937
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39160 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40415 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42054 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43089 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44451 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44451 r
  data arrival time                                               0.44451

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44451
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40170 f
  U5444/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40170 f
  U3264/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40170 f
  U4619/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_img_ram/img_memory_reg[2][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][3][5]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][3][5]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10999    0.10999 f
  U5997/Z (dti_28hc_7t_30_aoi22x1)                     0.03803    0.14802 r
  U6000/Z (dti_28hc_7t_30_nand4px1)                    0.02597    0.17399 f
  U7248/Z (dti_28hc_7t_30_nand2x1)                     0.02255    0.19654 r
  U7165/Z (dti_28hc_7t_30_invx2)                       0.00905    0.20559 f
  U4260/Z (dti_28hc_7t_30_nor2px2)                     0.01479    0.22038 r
  U4237/Z (dti_28hc_7t_30_nand3x2)                     0.02193    0.24231 f
  U7188/Z (dti_28hc_7t_30_xnor2optax4)                 0.04930    0.29161 r
  U5146/Z (dti_28hc_7t_30_nand2x4)                     0.01601    0.30762 f
  U5489/Z (dti_28hc_7t_30_nor2x4)                      0.02184    0.32946 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01688    0.34634 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37199 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39563 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40701 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42203 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43120 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44446 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44446 r
  data arrival time                                               0.44446

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44446
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40437 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41818 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42936 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44467 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44467 r
  data arrival time                                               0.44467

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44467
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00098
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00149


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39150 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40415 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42053 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43088 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44450 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44450 r
  data arrival time                                               0.44450

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44450
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00150


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40169 f
  U5444/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00150


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40169 f
  U3264/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00150


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37864 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40169 f
  U4619/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43497 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43497 r
  data arrival time                                               0.43497

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43497
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00150


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39104 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40907 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42112 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43936 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43936 r
  data arrival time                                               0.43936

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43936
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00150


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40437 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42368 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43415 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44577 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44577 r
  data arrival time                                               0.44577

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44577
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00150


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39160 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40415 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42053 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43088 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44450 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44450 r
  data arrival time                                               0.44450

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44450
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00150


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40436 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41817 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42935 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44466 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44466 r
  data arrival time                                               0.44466

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44466
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00150


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39104 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40907 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42112 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43936 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43936 r
  data arrival time                                               0.43936

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43936
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00150


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40436 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42368 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43415 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44577 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44577 r
  data arrival time                                               0.44577

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44577
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00151


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5465/Z (dti_28hc_7t_30_aoi22rehpx2)                 0.02933    0.14708 r
  U4502/Z (dti_28hc_7t_30_nand4px2)                    0.02598    0.17306 f
  U5464/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03917    0.21223 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02889    0.24113 f
  U4875/Z (dti_28hc_7t_30_nand2i1xp8)                  0.02529    0.26642 r
  U4183/Z (dti_28hc_7t_30_nand2x2)                     0.02203    0.28845 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02324    0.31169 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32355 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34554 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35978 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38452 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40114 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43455 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43455 r
  data arrival time                                               0.43455

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43455
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00151


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42116 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43936 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43936 r
  data arrival time                                               0.43936

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43936
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00099
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00151


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39104 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40907 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42112 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43935 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43935 r
  data arrival time                                               0.43935

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43935
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00151


  Startpoint: eda_img_ram/img_memory_reg[4][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11006    0.11006 f
  U4031/Z (dti_28hc_7t_30_aoi22rex1)                   0.03298    0.14304 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.03043    0.17347 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21406 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24310 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28185 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30066 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32984 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35264 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36739 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38156 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43935 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43935 r
  data arrival time                                               0.43935

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43935
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00152


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43935 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43935 r
  data arrival time                                               0.43935

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43935
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00152


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39183 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41051 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42783 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44559 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44559 r
  data arrival time                                               0.44559

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44559
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00152


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01125    0.81294 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83371 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85942 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88107 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89904 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90903 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92242 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93791 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95140 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96970 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99792 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01685 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.02997 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04394 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05925 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07431 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10326 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10326 r
  data arrival time                                               1.10326

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10326
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00152


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39149 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40414 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42052 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43087 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44449 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44449 r
  data arrival time                                               0.44449

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44449
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00152


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43935 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43935 r
  data arrival time                                               0.43935

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43935
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00152


  Startpoint: eda_img_ram/img_memory_reg[4][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11006    0.11006 f
  U4031/Z (dti_28hc_7t_30_aoi22rex1)                   0.03298    0.14304 r
  U6070/Z (dti_28hc_7t_30_nand4px1)                    0.03043    0.17347 f
  U6439/Z (dti_28hc_7t_30_aoi22x1)                     0.04059    0.21406 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02904    0.24310 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28184 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30066 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32984 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35263 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36739 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38155 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40910 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42115 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43935 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43935 r
  data arrival time                                               0.43935

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43935
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00152


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U5989/Z (dti_28hc_7t_30_nand2x1)                     0.01356    0.13599 r
  U3710/Z (dti_28hc_7t_30_and2x1)                      0.02642    0.16241 r
  U3666/Z (dti_28hc_7t_30_nand3hpx2)                   0.01569    0.17809 f
  U4471/Z (dti_28hc_7t_30_nand2x2)                     0.01913    0.19722 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.01855    0.21577 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24142 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25539 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29891 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32411 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34307 r
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01241    0.35547 f
  U3942/Z (dti_28hc_7t_30_nand2x4)                     0.01285    0.36832 r
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01923    0.38755 f
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.02528    0.41283 r
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02962    0.44245 f
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44245 f
  data arrival time                                               0.44245

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01707    0.44346
  data required time                                              0.44346
  --------------------------------------------------------------------------
  data required time                                              0.44346
  data arrival time                                              -0.44245
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00152


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01709    0.39005 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40486 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42357 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43361 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44738 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44738 r
  data arrival time                                               0.44738

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44738
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00152


  Startpoint: eda_iterated_ram/iterated_memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[1][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[1][3]/Q (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.06132    0.71922 f
  U4398/Z (dti_28hc_7t_30_aoi22x3)                     0.02283    0.74204 r
  U4231/Z (dti_28hc_7t_30_nand4px1)                    0.03068    0.77273 f
  U4195/Z (dti_28hc_7t_30_nand2x1)                     0.02292    0.79565 r
  U3520/Z (dti_28hc_7t_30_nand2px1)                    0.01519    0.81084 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02271    0.83355 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85925 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88091 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89888 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90887 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92226 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93775 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95124 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96954 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99776 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01685 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.02997 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04393 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05925 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07430 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10326 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10326 r
  data arrival time                                               1.10326

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10326
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39106 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40909 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42114 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43935 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43935 r
  data arrival time                                               0.43935

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43935
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00100
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39186 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41054 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42518 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44458 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44458 r
  data arrival time                                               0.44458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5465/Z (dti_28hc_7t_30_aoi22rehpx2)                 0.02933    0.14708 r
  U4502/Z (dti_28hc_7t_30_nand4px2)                    0.02598    0.17306 f
  U5464/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03917    0.21223 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02889    0.24113 f
  U4875/Z (dti_28hc_7t_30_nand2i1xp8)                  0.02529    0.26642 r
  U4183/Z (dti_28hc_7t_30_nand2x2)                     0.02203    0.28845 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02324    0.31169 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32355 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34554 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35978 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38452 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40114 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43454 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43454 r
  data arrival time                                               0.43454

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43454
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39107 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40909 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42114 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43934 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43934 r
  data arrival time                                               0.43934

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43934
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37862 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40167 f
  U5444/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43495 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43495 r
  data arrival time                                               0.43495

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43495
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37862 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40167 f
  U3264/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43495 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43495 r
  data arrival time                                               0.43495

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43495
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37862 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40167 f
  U4619/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43495 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43495 r
  data arrival time                                               0.43495

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43495
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3423/Z (dti_28hc_7t_30_nand3hpx1)                   0.01874    0.37792 f
  U3969/Z (dti_28hc_7t_30_invx3)                       0.02052    0.39844 r
  U6965/Z (dti_28hc_7t_30_nor2px6)                     0.01237    0.41081 f
  U6297/Z (dti_28hc_7t_30_nor2px2)                     0.01184    0.42264 r
  U3842/Z (dti_28hc_7t_30_invx1)                       0.00903    0.43168 f
  U7265/Z (dti_28hc_7t_30_nand3x2)                     0.01600    0.44768 r
  eda_iterated_ram/iterated_memory_reg[4][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44768 r
  data arrival time                                               0.44768

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01184    0.44869
  data required time                                              0.44869
  --------------------------------------------------------------------------
  data required time                                              0.44869
  data arrival time                                              -0.44768
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01717    0.39045 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40526 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42117 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43028 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44471 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44471 r
  data arrival time                                               0.44471

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44471
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00153


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39106 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40909 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42114 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43934 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43934 r
  data arrival time                                               0.43934

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43934
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01717    0.39013 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40485 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42356 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43361 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44737 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44737 r
  data arrival time                                               0.44737

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44737
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01781    0.76815 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04527    0.81342 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82958 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85537 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87118 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89715 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92097 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94952 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96146 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97615 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99530 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01675 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03177 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04717 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05623 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06875 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08067 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10024 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10024 r
  data arrival time                                               1.10024

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10024
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U3943/Z (dti_28hc_7t_30_nand2x4)                     0.01081    0.12856 r
  U4636/Z (dti_28hc_7t_30_nand2hpx2)                   0.00974    0.13830 f
  U4618/Z (dti_28hc_7t_30_nor2px2)                     0.01533    0.15363 r
  U4712/Z (dti_28hc_7t_30_nand2px2)                    0.01547    0.16910 f
  U3622/Z (dti_28hc_7t_30_aoi22x1)                     0.03568    0.20478 r
  U3877/Z (dti_28hc_7t_30_nand4px1)                    0.03723    0.24200 f
  U5207/Z (dti_28hc_7t_30_xnor2optax4)                 0.05381    0.29581 r
  U3436/Z (dti_28hc_7t_30_invxp8)                      0.00919    0.30500 f
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.02760    0.33261 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36438 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.37984 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40205 f
  U5065/Z (dti_28hc_7t_30_muxi21x1)                    0.03189    0.43394 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43394 r
  data arrival time                                               0.43394

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43495
  data required time                                              0.43495
  --------------------------------------------------------------------------
  data required time                                              0.43495
  data arrival time                                              -0.43394
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00101
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00154


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01781    0.76815 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04527    0.81342 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82958 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85537 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87118 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89715 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92097 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94952 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96146 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97615 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99530 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01675 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02955 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05303 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06860 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09369 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09369 r
  data arrival time                                               1.09369

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09369
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00155


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U3568/Z (dti_28hc_7t_30_xnor2bx1)                    0.04346    0.28918 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01991    0.30909 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32881 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35060 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38154 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40143 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02367    0.42510 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42510 r
  data arrival time                                               0.42510

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42510
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00155


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3690/Z (dti_28hc_7t_30_nand2x2)                     0.01451    0.13647 r
  U3620/Z (dti_28hc_7t_30_nand4px2)                    0.02683    0.16329 f
  U3598/Z (dti_28hc_7t_30_nand2x2)                     0.02860    0.19189 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02386    0.21575 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24140 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25537 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29889 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32410 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34305 r
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01241    0.35546 f
  U3942/Z (dti_28hc_7t_30_nand2x4)                     0.01285    0.36831 r
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01923    0.38754 f
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.02528    0.41282 r
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02962    0.44244 f
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44244 f
  data arrival time                                               0.44244

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01707    0.44346
  data required time                                              0.44346
  --------------------------------------------------------------------------
  data required time                                              0.44346
  data arrival time                                              -0.44244
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00155


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37835 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40140 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43468 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43468 r
  data arrival time                                               0.43468

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43468
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00155


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04350    0.04350 f
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01685    0.06035 r
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01655    0.07690 f
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.02554    0.10244 r
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.03233    0.13477 r
  U6072/Z (dti_28hc_7t_30_nand2x1)                     0.01273    0.14750 f
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02138    0.16888 f
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01608    0.18496 r
  U5249/Z (dti_28hc_7t_30_nand2x1)                     0.01620    0.20116 f
  U5142/Z (dti_28hc_7t_30_and2x1)                      0.02250    0.22366 f
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.01888    0.24254 r
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03924    0.28178 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30059 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32977 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35256 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36732 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38149 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40903 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42108 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43933 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43933 r
  data arrival time                                               0.43933

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43933
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00156


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01137    0.81306 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83383 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85954 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88119 f
  U6232/Z (dti_28hc_7t_30_invx2)                       0.01648    0.89766 r
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.00966    0.90732 f
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.01656    0.92388 r
  U4309/Z (dti_28hc_7t_30_nand2x2)                     0.02293    0.94681 f
  U4162/Z (dti_28hc_7t_30_nand2shzx8)                  0.02963    0.97644 r
  U4532/Z (dti_28hc_7t_30_invx2)                       0.01387    0.99032 f
  U3996/Z (dti_28hc_7t_30_nor2hpx2)                    0.02112    1.01143 r
  U6033/Z (dti_28hc_7t_30_nand3x2)                     0.02447    1.03591 f
  U5167/Z (dti_28hc_7t_30_nand2x4)                     0.02294    1.05885 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01479    1.07364 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10323 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10323 r
  data arrival time                                               1.10323

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10323
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00156


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01772    0.76806 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04535    0.81341 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82957 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85536 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87117 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89714 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92096 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94951 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96145 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97614 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99529 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01673 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03176 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04716 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05622 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06874 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08066 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10023 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10023 r
  data arrival time                                               1.10023

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10023
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00102
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00156


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39104 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40907 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42112 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43933 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43933 r
  data arrival time                                               0.43933

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43933
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00103
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00156


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01717    0.39003 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40484 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42355 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43359 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44736 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44736 r
  data arrival time                                               0.44736

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44736
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00103
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00156


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01772    0.76806 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04535    0.81341 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82957 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85536 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87117 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89714 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92096 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94951 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96145 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97614 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99529 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01673 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02954 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05302 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06859 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09368 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09368 r
  data arrival time                                               1.09368

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09368
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00103
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00156


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.06526    0.72316 f
  U6036/Z (dti_28hc_7t_30_nand2x1)                     0.01427    0.73743 r
  U5186/Z (dti_28hc_7t_30_and2x1)                      0.02332    0.76075 r
  U3564/Z (dti_28hc_7t_30_nand3hpx1)                   0.01444    0.77520 f
  U5309/Z (dti_28hc_7t_30_nand2x1)                     0.01928    0.79447 r
  U4107/Z (dti_28hc_7t_30_nand2x2)                     0.02153    0.81600 f
  U4146/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03689    0.85289 r
  U4136/Z (dti_28hc_7t_30_nand3pmhzoptax6)             0.02172    0.87461 f
  U4898/Z (dti_28hc_7t_30_nor2i1x2)                    0.02925    0.90386 f
  U4097/Z (dti_28hc_7t_30_aoi12hpx2)                   0.01796    0.92182 r
  U3452/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01497    0.93679 f
  U3444/Z (dti_28hc_7t_30_aoi12rehpx2)                 0.02857    0.96536 r
  U3438/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02173    0.98709 f
  U6351/Z (dti_28hc_7t_30_nand2mhzx10)                 0.01930    1.00639 r
  U4008/Z (dti_28hc_7t_30_nand2x2)                     0.01344    1.01982 f
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01659    1.03641 r
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01137    1.04779 f
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.01191    1.05970 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01394    1.07364 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10323 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10323 r
  data arrival time                                               1.10323

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10323
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00103
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00156


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04350    0.04350 f
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01685    0.06035 r
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01655    0.07690 f
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.02554    0.10244 r
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.03233    0.13477 r
  U6072/Z (dti_28hc_7t_30_nand2x1)                     0.01273    0.14750 f
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02138    0.16888 f
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01608    0.18496 r
  U5249/Z (dti_28hc_7t_30_nand2x1)                     0.01620    0.20116 f
  U5142/Z (dti_28hc_7t_30_and2x1)                      0.02250    0.22366 f
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.01888    0.24254 r
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03923    0.28177 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30058 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32977 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35256 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36732 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38148 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40902 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42107 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43932 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43932 r
  data arrival time                                               0.43932

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43932
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00103
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00156


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39183 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41051 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42516 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44456 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44456 r
  data arrival time                                               0.44456

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44456
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00103
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00157


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39104 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40907 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42112 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43932 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43932 r
  data arrival time                                               0.43932

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43932
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00103
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00157


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04350    0.04350 f
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01685    0.06035 r
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01655    0.07690 f
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.02554    0.10244 r
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.03233    0.13477 r
  U6072/Z (dti_28hc_7t_30_nand2x1)                     0.01273    0.14750 f
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02138    0.16888 f
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01608    0.18496 r
  U5249/Z (dti_28hc_7t_30_nand2x1)                     0.01620    0.20116 f
  U5142/Z (dti_28hc_7t_30_and2x1)                      0.02250    0.22366 f
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.01888    0.24254 r
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03924    0.28177 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30059 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32977 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35256 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36732 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38149 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40903 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42108 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43932 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43932 r
  data arrival time                                               0.43932

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43932
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00103
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00157


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39155 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40410 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42048 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43083 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44445 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44445 r
  data arrival time                                               0.44445

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44445
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00103
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00157


  Startpoint: eda_iterated_ram/iterated_memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[1][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[1][3]/Q (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.06132    0.71922 f
  U4284/Z (dti_28hc_7t_30_aoi22x3)                     0.02316    0.74238 r
  U5713/Z (dti_28hc_7t_30_and2hpx2)                    0.02491    0.76729 r
  U3545/Z (dti_28hc_7t_30_nand3hpx2)                   0.01962    0.78691 f
  U3559/Z (dti_28hc_7t_30_nand2x2)                     0.02032    0.80723 r
  U4359/Z (dti_28hc_7t_30_nand3hpx1)                   0.01808    0.82531 f
  U3531/Z (dti_28hc_7t_30_invx1)                       0.02076    0.84607 r
  U5113/Z (dti_28hc_7t_30_nand4px4)                    0.02199    0.86805 f
  U3497/Z (dti_28hc_7t_30_invx2)                       0.02208    0.89013 r
  U3494/Z (dti_28hc_7t_30_nor2x3)                      0.01099    0.90112 f
  U4098/Z (dti_28hc_7t_30_nand2x4)                     0.01183    0.91295 r
  U3451/Z (dti_28hc_7t_30_invx2)                       0.00832    0.92127 f
  U3959/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02366    0.94493 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02755    0.97248 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02259    0.99508 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01432 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.02942 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04012 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.04943 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06140 r
  U3375/Z (dti_28hc_7t_30_nand2px2)                    0.01093    1.07233 f
  U3251/Z (dti_28hc_7t_30_oai12x1)                     0.02864    1.10096 r
  eda_strobe_ram/strb_memory_reg[0][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.10096 r
  data arrival time                                               1.10096

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01642    1.10200
  data required time                                              1.10200
  --------------------------------------------------------------------------
  data required time                                              1.10200
  data arrival time                                              -1.10096
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00104
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00157


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U7103/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02913    0.21633 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.02374    0.24007 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28269 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30992 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33299 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34823 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36679 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38089 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40313 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03921    0.44234 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44234 r
  data arrival time                                               0.44234

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44234
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00104
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00158


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39145 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40410 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42048 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43083 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44445 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44445 r
  data arrival time                                               0.44445

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44445
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00104
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00158


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04350    0.04350 f
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01685    0.06035 r
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01655    0.07690 f
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.02554    0.10244 r
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.03233    0.13477 r
  U6072/Z (dti_28hc_7t_30_nand2x1)                     0.01273    0.14750 f
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02138    0.16888 f
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01608    0.18496 r
  U5249/Z (dti_28hc_7t_30_nand2x1)                     0.01620    0.20116 f
  U5142/Z (dti_28hc_7t_30_and2x1)                      0.02250    0.22366 f
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.01888    0.24254 r
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03923    0.28177 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30058 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32977 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35256 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36732 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38148 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40902 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42107 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43931 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43931 r
  data arrival time                                               0.43931

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43931
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00104
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00158


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U7103/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02913    0.21633 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.02374    0.24007 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28268 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30992 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33298 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34822 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36678 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38088 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40313 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03921    0.44234 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44234 r
  data arrival time                                               0.44234

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44234
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00104
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00158


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39155 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40410 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42048 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43083 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44445 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44445 r
  data arrival time                                               0.44445

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44445
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00104
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00158


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01722    0.39050 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40523 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42114 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43024 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44468 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44468 r
  data arrival time                                               0.44468

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44468
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00104
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00159


  Startpoint: eda_img_ram/img_memory_reg[0][5][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][5][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][5][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10422    0.10422 f
  U3613/Z (dti_28hc_7t_30_aoi22xp8)                    0.04403    0.14826 r
  U5894/Z (dti_28hc_7t_30_nand4px1)                    0.03307    0.18133 f
  U6249/Z (dti_28hc_7t_30_nand2x1)                     0.02218    0.20351 r
  U7256/Z (dti_28hc_7t_30_and2hpx2)                    0.02356    0.22707 r
  U5427/Z (dti_28hc_7t_30_nand3x2)                     0.01868    0.24575 f
  U3795/Z (dti_28hc_7t_30_xnor2optax4)                 0.04668    0.29243 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02787    0.32030 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34484 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38424 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40523 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42114 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43024 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44468 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44468 r
  data arrival time                                               0.44468

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44468
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00104
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00159


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00105
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00159


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00105
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00159


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00105
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00159


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00105
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00159


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00105
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00159


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39327 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41402 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41402 r
  data arrival time                                               0.41402

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41402
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00105
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00159


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U7434/Z (dti_28hc_7t_30_xor2bx2)                     0.04609    0.29181 f
  U5487/Z (dti_28hc_7t_30_nor3px2)                     0.02845    0.32025 r
  U5143/Z (dti_28hc_7t_30_nand2hpx2)                   0.01766    0.33792 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.01909    0.35701 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37559 f
  U5537/Z (dti_28hc_7t_30_nor2px2)                     0.01892    0.39451 r
  U3812/Z (dti_28hc_7t_30_invx3)                       0.01553    0.41005 f
  U3764/Z (dti_28hc_7t_30_muxi21x2)                    0.02442    0.43447 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43447 r
  data arrival time                                               0.43447

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02501    0.43552
  data required time                                              0.43552
  --------------------------------------------------------------------------
  data required time                                              0.43552
  data arrival time                                              -0.43447
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00105
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00159


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10535 r
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01160    0.11696 f
  U4758/Z (dti_28hc_7t_30_aoi22rex1)                   0.02531    0.14227 r
  U6174/Z (dti_28hc_7t_30_nand4x1)                     0.03444    0.17671 f
  U6446/Z (dti_28hc_7t_30_nand2x1)                     0.02563    0.20233 r
  U4784/Z (dti_28hc_7t_30_and2x1)                      0.02571    0.22805 r
  U3584/Z (dti_28hc_7t_30_nand3x2)                     0.02073    0.24878 f
  U3541/Z (dti_28hc_7t_30_xnor2bx1)                    0.04444    0.29322 r
  U3522/Z (dti_28hc_7t_30_and2hpx2)                    0.03623    0.32945 r
  U5547/Z (dti_28hc_7t_30_nand2px4)                    0.01565    0.34510 f
  U3414/Z (dti_28hc_7t_30_nor2px2)                     0.01841    0.36351 r
  U3939/Z (dti_28hc_7t_30_invx4)                       0.01348    0.37699 f
  U4329/Z (dti_28hc_7t_30_nor2hpx4)                    0.01549    0.39248 r
  U3832/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01391    0.40640 f
  U5383/Z (dti_28hc_7t_30_muxi21x1)                    0.02598    0.43238 r
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43238 r
  data arrival time                                               0.43238

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02709    0.43344
  data required time                                              0.43344
  --------------------------------------------------------------------------
  data required time                                              0.43344
  data arrival time                                              -0.43238
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00105
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00160


  Startpoint: eda_controller/center_addr_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[3]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[3]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04134    0.04134 r
  U4432/Z (dti_28hc_7t_30_invshzx8)                    0.01256    0.05390 f
  U3698/Z (dti_28hc_7t_30_and2x1)                      0.02686    0.08077 f
  U3751/Z (dti_28hc_7t_30_invx2)                       0.01669    0.09745 r
  U4819/Z (dti_28hc_7t_30_or2x2)                       0.02666    0.12411 r
  U3686/Z (dti_28hc_7t_30_invx4)                       0.02135    0.14546 f
  U5856/Z (dti_28hc_7t_30_nand2x2)                     0.01974    0.16520 r
  U4938/Z (dti_28hc_7t_30_invx2)                       0.00739    0.17259 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01720    0.18979 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.21218 f
  U3948/Z (dti_28hc_7t_30_muxi21optax4)                0.02910    0.24128 r
  U4890/Z (dti_28hc_7t_30_nor2x1)                      0.01525    0.25653 f
  U4033/Z (dti_28hc_7t_30_nand3i2xp8)                  0.03748    0.29401 f
  U5748/Z (dti_28hc_7t_30_or2hpx2)                     0.04034    0.33435 f
  U5744/Z (dti_28hc_7t_30_nor2px4)                     0.02353    0.35788 r
  U3882/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01802    0.37590 f
  U3280/Z (dti_28hc_7t_30_nor3pmhzoptax10)             0.02586    0.40175 r
  U4562/Z (dti_28hc_7t_30_muxi21x1)                    0.03170    0.43346 r
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43346 r
  data arrival time                                               0.43346

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02602    0.43451
  data required time                                              0.43451
  --------------------------------------------------------------------------
  data required time                                              0.43451
  data arrival time                                              -0.43346
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00105
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00160


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U5970/Z (dti_28hc_7t_30_aoi22rexp8)                  0.03558    0.15164 r
  U5973/Z (dti_28hc_7t_30_nand4px1)                    0.02704    0.17868 f
  U6269/Z (dti_28hc_7t_30_nand2x1)                     0.02050    0.19918 r
  U3582/Z (dti_28hc_7t_30_and2x2)                      0.03032    0.22950 r
  U5476/Z (dti_28hc_7t_30_nand3hpx2)                   0.02015    0.24966 f
  U5645/Z (dti_28hc_7t_30_xnor2bx1)                    0.03489    0.28454 f
  U3574/Z (dti_28hc_7t_30_or2hpx2)                     0.03629    0.32083 f
  U4946/Z (dti_28hc_7t_30_nor2px4)                     0.02662    0.34745 r
  U3936/Z (dti_28hc_7t_30_nand3px2)                    0.02219    0.36964 f
  U4613/Z (dti_28hc_7t_30_nor2px2)                     0.01964    0.38929 r
  U4167/Z (dti_28hc_7t_30_invx3)                       0.01407    0.40336 f
  U3267/Z (dti_28hc_7t_30_muxi21x1)                    0.02204    0.42540 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42540 r
  data arrival time                                               0.42540

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[2][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42540
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37831 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40136 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43464 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43464 r
  data arrival time                                               0.43464

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43464
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01722    0.39008 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40480 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42351 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43356 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44732 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44732 r
  data arrival time                                               0.44732

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44732
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01798    0.38111 r
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01015    0.39126 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.01659    0.40785 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42567 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44439 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44439 r
  data arrival time                                               0.44439

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44439
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00161


  Startpoint: eda_iterated_ram/iterated_memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[1][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[1][3]/Q (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.06132    0.71922 f
  U4398/Z (dti_28hc_7t_30_aoi22x3)                     0.02283    0.74204 r
  U4231/Z (dti_28hc_7t_30_nand4px1)                    0.03068    0.77273 f
  U4195/Z (dti_28hc_7t_30_nand2x1)                     0.02292    0.79565 r
  U3520/Z (dti_28hc_7t_30_nand2px1)                    0.01519    0.81084 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02271    0.83355 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85925 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88091 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89888 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90887 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92226 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93775 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95124 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96954 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99776 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01669 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.02981 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04377 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05909 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07395 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08792 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10523 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10523 f
  data arrival time                                               1.10523

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10523
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00162


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03971    0.28174 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30055 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32973 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35252 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36728 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38145 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40899 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42104 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43929 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43929 r
  data arrival time                                               0.43929

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43929
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00162


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01798    0.38111 r
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01015    0.39125 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.01659    0.40784 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42567 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44439 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44439 r
  data arrival time                                               0.44439

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44439
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00106
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00162


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10535 r
  U3747/Z (dti_28hc_7t_30_invx6)                       0.00912    0.11448 f
  U5130/Z (dti_28hc_7t_30_aoi22rex1)                   0.03362    0.14810 r
  U4877/Z (dti_28hc_7t_30_nand4px2)                    0.02512    0.17322 f
  U6468/Z (dti_28hc_7t_30_nand2x1)                     0.01984    0.19306 r
  U4486/Z (dti_28hc_7t_30_and2x1)                      0.02681    0.21986 r
  U4382/Z (dti_28hc_7t_30_nand3hpx1)                   0.02324    0.24310 f
  U6980/Z (dti_28hc_7t_30_xor2bx2)                     0.04402    0.28712 f
  U5451/Z (dti_28hc_7t_30_nor2px4)                     0.02682    0.31394 r
  U7233/Z (dti_28hc_7t_30_nand2px2)                    0.01360    0.32755 f
  U3480/Z (dti_28hc_7t_30_invx3)                       0.01488    0.34243 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02564    0.36807 f
  U5521/Z (dti_28hc_7t_30_nor2px4)                     0.02239    0.39046 r
  U3282/Z (dti_28hc_7t_30_invx3)                       0.01331    0.40377 f
  U5438/Z (dti_28hc_7t_30_muxi21x1)                    0.02162    0.42539 r
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42539 r
  data arrival time                                               0.42539

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42539
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00162


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10535 r
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01160    0.11696 f
  U4758/Z (dti_28hc_7t_30_aoi22rex1)                   0.02531    0.14227 r
  U6174/Z (dti_28hc_7t_30_nand4x1)                     0.03444    0.17671 f
  U6446/Z (dti_28hc_7t_30_nand2x1)                     0.02563    0.20233 r
  U4784/Z (dti_28hc_7t_30_and2x1)                      0.02571    0.22805 r
  U3584/Z (dti_28hc_7t_30_nand3x2)                     0.02073    0.24878 f
  U3541/Z (dti_28hc_7t_30_xnor2bx1)                    0.04442    0.29320 r
  U3522/Z (dti_28hc_7t_30_and2hpx2)                    0.03623    0.32943 r
  U5547/Z (dti_28hc_7t_30_nand2px4)                    0.01565    0.34508 f
  U3414/Z (dti_28hc_7t_30_nor2px2)                     0.01841    0.36349 r
  U3939/Z (dti_28hc_7t_30_invx4)                       0.01348    0.37698 f
  U4329/Z (dti_28hc_7t_30_nor2hpx4)                    0.01549    0.39247 r
  U3832/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01391    0.40638 f
  U5383/Z (dti_28hc_7t_30_muxi21x1)                    0.02598    0.43237 r
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43237 r
  data arrival time                                               0.43237

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[3][1]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02709    0.43344
  data required time                                              0.43344
  --------------------------------------------------------------------------
  data required time                                              0.43344
  data arrival time                                              -0.43237
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00162


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04350    0.04350 f
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01685    0.06035 r
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01655    0.07690 f
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.02554    0.10244 r
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.03233    0.13477 r
  U6072/Z (dti_28hc_7t_30_nand2x1)                     0.01273    0.14750 f
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02138    0.16888 f
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01608    0.18496 r
  U5249/Z (dti_28hc_7t_30_nand2x1)                     0.01620    0.20116 f
  U5142/Z (dti_28hc_7t_30_and2x1)                      0.02250    0.22366 f
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.01888    0.24254 r
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03924    0.28178 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30059 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32977 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35256 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36732 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38149 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40903 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42108 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43928 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43928 r
  data arrival time                                               0.43928

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43928
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00163


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3750/Z (dti_28hc_7t_30_invshzx6)                    0.00871    0.11435 f
  U4753/Z (dti_28hc_7t_30_aoi22x1)                     0.03014    0.14450 r
  U5121/Z (dti_28hc_7t_30_nand4px1)                    0.03200    0.17649 f
  U5119/Z (dti_28hc_7t_30_nand2x1)                     0.02159    0.19808 r
  U5120/Z (dti_28hc_7t_30_and2x1)                      0.02699    0.22507 r
  U3578/Z (dti_28hc_7t_30_nand3hpx1)                   0.02363    0.24870 f
  U7375/Z (dti_28hc_7t_30_xor2bx2)                     0.04180    0.29051 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01814    0.30864 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32837 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.35015 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38109 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40098 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02406    0.42504 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42504 r
  data arrival time                                               0.42504

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42504
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00163


  Startpoint: eda_img_ram/img_memory_reg[4][3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][3][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][3][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10735    0.10735 f
  U4495/Z (dti_28hc_7t_30_aoi22x1)                     0.04083    0.14818 r
  U5467/Z (dti_28hc_7t_30_nand4px1)                    0.03045    0.17863 f
  U4327/Z (dti_28hc_7t_30_aoi22x1)                     0.04350    0.22214 r
  U5474/Z (dti_28hc_7t_30_nand3hpx1)                   0.02473    0.24686 f
  U5723/Z (dti_28hc_7t_30_xor2bx1)                     0.03489    0.28176 f
  U5480/Z (dti_28hc_7t_30_bufx2)                       0.03113    0.31289 f
  U3828/Z (dti_28hc_7t_30_or2hpx2)                     0.02538    0.33827 f
  U6962/Z (dti_28hc_7t_30_nor2x2)                      0.01902    0.35729 r
  U3424/Z (dti_28hc_7t_30_nand3x2)                     0.01820    0.37549 f
  U3411/Z (dti_28hc_7t_30_nand2i1x2)                   0.02078    0.39627 r
  U4094/Z (dti_28hc_7t_30_nor2px4)                     0.01271    0.40898 f
  U3861/Z (dti_28hc_7t_30_nor2px2)                     0.01262    0.42160 r
  U3338/Z (dti_28hc_7t_30_invx1)                       0.00875    0.43035 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01432    0.44467 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44467 r
  data arrival time                                               0.44467

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44467
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00163


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5983/Z (dti_28hc_7t_30_nand2x2)                     0.01271    0.14860 f
  U7440/Z (dti_28hc_7t_30_and2hpx2)                    0.02119    0.16979 f
  U4503/Z (dti_28hc_7t_30_nand3px2)                    0.01313    0.18292 r
  U4436/Z (dti_28hc_7t_30_nand2x2)                     0.01613    0.19905 f
  U5200/Z (dti_28hc_7t_30_nand3hpx2)                   0.02297    0.22201 r
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.01535    0.23737 f
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01600    0.25336 r
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04526    0.29862 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32383 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34278 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35832 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37273 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01635    0.38909 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42750 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45026 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45026 f
  data arrival time                                               0.45026

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45026
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00163


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.06526    0.72316 f
  U6036/Z (dti_28hc_7t_30_nand2x1)                     0.01427    0.73743 r
  U5186/Z (dti_28hc_7t_30_and2x1)                      0.02332    0.76075 r
  U3564/Z (dti_28hc_7t_30_nand3hpx1)                   0.01444    0.77520 f
  U5309/Z (dti_28hc_7t_30_nand2x1)                     0.01928    0.79447 r
  U4107/Z (dti_28hc_7t_30_nand2x2)                     0.02153    0.81600 f
  U4146/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03689    0.85289 r
  U4136/Z (dti_28hc_7t_30_nand3pmhzoptax6)             0.02172    0.87461 f
  U4898/Z (dti_28hc_7t_30_nor2i1x2)                    0.02925    0.90386 f
  U4097/Z (dti_28hc_7t_30_aoi12hpx2)                   0.01796    0.92182 r
  U3452/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01493    0.93674 f
  U3444/Z (dti_28hc_7t_30_aoi12rehpx2)                 0.02857    0.96531 r
  U3438/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02173    0.98704 f
  U6351/Z (dti_28hc_7t_30_nand2mhzx10)                 0.01930    1.00634 r
  U4008/Z (dti_28hc_7t_30_nand2x2)                     0.01344    1.01978 f
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01659    1.03637 r
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01137    1.04774 f
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.01191    1.05965 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01394    1.07359 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10318 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10318 r
  data arrival time                                               1.10318

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10318
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00163


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03971    0.28174 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30055 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32973 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35252 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36728 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38145 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40899 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42104 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43928 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43928 r
  data arrival time                                               0.43928

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43928
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00163


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04350    0.04350 f
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01685    0.06035 r
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01655    0.07690 f
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.02554    0.10244 r
  U6823/Z (dti_28hc_7t_30_bufmhzx32)                   0.03233    0.13477 r
  U6072/Z (dti_28hc_7t_30_nand2x1)                     0.01273    0.14750 f
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02138    0.16888 f
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01608    0.18496 r
  U5249/Z (dti_28hc_7t_30_nand2x1)                     0.01620    0.20116 f
  U5142/Z (dti_28hc_7t_30_and2x1)                      0.02250    0.22366 f
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.01888    0.24254 r
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03923    0.28177 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30058 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32977 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35256 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36732 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38148 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40902 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42107 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43928 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43928 r
  data arrival time                                               0.43928

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43928
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00163


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36264 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37853 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39186 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41054 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42518 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44452 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44452 r
  data arrival time                                               0.44452

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44452
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00163


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39176 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41044 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42776 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44551 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44551 r
  data arrival time                                               0.44551

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44551
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00107
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00163


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5102/Z (dti_28hc_7t_30_aoi22x6)                     0.02297    0.14072 r
  U3618/Z (dti_28hc_7t_30_nand4px4)                    0.03041    0.17113 f
  U3610/Z (dti_28hc_7t_30_aoi22x3)                     0.03684    0.20797 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.03207    0.24003 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28265 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30988 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33295 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34819 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36675 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38085 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40309 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03921    0.44230 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44230 r
  data arrival time                                               0.44230

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44230
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00164


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3278/Z (dti_28hc_7t_30_nor2i1poptax10)              0.02970    0.40872 r
  U5592/Z (dti_28hc_7t_30_muxi21x2)                    0.02598    0.43470 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43470 r
  data arrival time                                               0.43470

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02475    0.43578
  data required time                                              0.43578
  --------------------------------------------------------------------------
  data required time                                              0.43578
  data arrival time                                              -0.43470
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00164


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5102/Z (dti_28hc_7t_30_aoi22x6)                     0.02297    0.14072 r
  U3618/Z (dti_28hc_7t_30_nand4px4)                    0.03041    0.17113 f
  U3610/Z (dti_28hc_7t_30_aoi22x3)                     0.03684    0.20797 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.03207    0.24003 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28265 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30988 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33295 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34819 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36674 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38085 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40309 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03921    0.44230 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44230 r
  data arrival time                                               0.44230

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44230
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00164


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U7103/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02913    0.21633 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.02374    0.24007 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28269 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30992 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33299 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34823 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36679 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38089 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40313 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03917    0.44230 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44230 r
  data arrival time                                               0.44230

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44230
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00164


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3609/Z (dti_28hc_7t_30_invshzx6)                    0.02429    0.26631 r
  U7224/Z (dti_28hc_7t_30_oai22lm2x6)                  0.02102    0.28733 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02427    0.31160 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32346 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34545 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35969 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38443 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40105 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43447 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43447 r
  data arrival time                                               0.43447

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43447
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00164


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39150 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40406 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42044 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43079 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44441 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44441 r
  data arrival time                                               0.44441

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44441
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00164


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U7103/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02913    0.21633 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.02374    0.24007 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28268 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30992 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33298 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34822 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36678 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38088 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40313 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03917    0.44230 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44230 r
  data arrival time                                               0.44230

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44230
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00164


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37891 r
  U6118/Z (dti_28hc_7t_30_nand3pmhzoptax6)             0.02142    0.40033 f
  U3259/Z (dti_28hc_7t_30_muxi21x1)                    0.03304    0.43337 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[5][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43337 r
  data arrival time                                               0.43337

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[5][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43337
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00164


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3278/Z (dti_28hc_7t_30_nor2i1poptax10)              0.02970    0.40872 r
  U5592/Z (dti_28hc_7t_30_muxi21x2)                    0.02598    0.43470 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43470 r
  data arrival time                                               0.43470

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02475    0.43578
  data required time                                              0.43578
  --------------------------------------------------------------------------
  data required time                                              0.43578
  data arrival time                                              -0.43470
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00164


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U5470/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.03042    0.21710 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02437    0.24147 f
  U5084/Z (dti_28hc_7t_30_invx3)                       0.01763    0.25910 r
  U5218/Z (dti_28hc_7t_30_xnor2bx1)                    0.02859    0.28769 f
  U4652/Z (dti_28hc_7t_30_nor2px2)                     0.01888    0.30657 r
  U5018/Z (dti_28hc_7t_30_and2hpx2)                    0.02561    0.33218 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01404    0.34622 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37186 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39551 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40691 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42193 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43110 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44436 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44436 r
  data arrival time                                               0.44436

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44436
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00165


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01709    0.39038 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40519 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42110 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43020 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44464 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44464 r
  data arrival time                                               0.44464

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44464
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00165


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3999/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02505    0.13802 r
  U3620/Z (dti_28hc_7t_30_nand4px2)                    0.02500    0.16302 f
  U3598/Z (dti_28hc_7t_30_nand2x2)                     0.02860    0.19161 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02386    0.21547 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24112 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25509 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29861 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32382 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34277 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35831 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37272 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01635    0.38908 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42749 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45025 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45025 f
  data arrival time                                               0.45025

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45025
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00108
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00165


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39150 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40405 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42043 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43078 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44440 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44440 r
  data arrival time                                               0.44440

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44440
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00109
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00165


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01798    0.38108 r
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01015    0.39123 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.01659    0.40782 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42565 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44436 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44436 r
  data arrival time                                               0.44436

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44436
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00109
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00165


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01709    0.39005 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40478 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42349 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43353 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44729 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44729 r
  data arrival time                                               0.44729

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44729
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00109
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00165


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03334    0.14290 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17246 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21404 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25079 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29389 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33728 f
  U5650/Z (dti_28hc_7t_30_invx2)                       0.01575    0.35303 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01330    0.36632 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38758 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40582 f
  U5623/Z (dti_28hc_7t_30_muxi21x1)                    0.02754    0.43336 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43336 r
  data arrival time                                               0.43336

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43336
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00109
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00165


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01717    0.39045 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40518 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42109 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43019 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44463 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44463 r
  data arrival time                                               0.44463

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44463
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00109
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00166


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01131    0.81300 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83377 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85947 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88112 f
  U6232/Z (dti_28hc_7t_30_invx2)                       0.01648    0.89760 r
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.00966    0.90725 f
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.01656    0.92381 r
  U4309/Z (dti_28hc_7t_30_nand2x2)                     0.02293    0.94674 f
  U4162/Z (dti_28hc_7t_30_nand2shzx8)                  0.02963    0.97638 r
  U4532/Z (dti_28hc_7t_30_invx2)                       0.01387    0.99025 f
  U3996/Z (dti_28hc_7t_30_nor2hpx2)                    0.02112    1.01137 r
  U6033/Z (dti_28hc_7t_30_nand3x2)                     0.02447    1.03584 f
  U5167/Z (dti_28hc_7t_30_nand2x4)                     0.02294    1.05878 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01479    1.07358 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10316 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10316 r
  data arrival time                                               1.10316

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10316
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00109
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00166


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3609/Z (dti_28hc_7t_30_invshzx6)                    0.02429    0.26631 r
  U7224/Z (dti_28hc_7t_30_oai22lm2x6)                  0.02102    0.28733 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02427    0.31160 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32346 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34545 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35969 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38443 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40105 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43446 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43446 r
  data arrival time                                               0.43446

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43446
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00109
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00166


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37827 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40133 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43460 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43460 r
  data arrival time                                               0.43460

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43460
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00109
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00166


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39149 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40404 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42043 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43077 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44440 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44440 r
  data arrival time                                               0.44440

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44440
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00109
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00166


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88131 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03618 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06817 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08059 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10030 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10030 r
  data arrival time                                               1.10030

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10030
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39139 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40404 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42042 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43077 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44439 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44439 r
  data arrival time                                               0.44439

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44439
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06817 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08059 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10030 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10030 r
  data arrival time                                               1.10030

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10030
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04421    0.30229 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31667 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33337 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36514 f
  U3913/Z (dti_28hc_7t_30_nor2hpx4)                    0.01719    0.38233 r
  U3352/Z (dti_28hc_7t_30_nand2hpx1)                   0.01400    0.39633 f
  U3773/Z (dti_28hc_7t_30_xor2bx1)                     0.02922    0.42554 r
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.42554 r
  data arrival time                                               0.42554

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03388    0.42664
  data required time                                              0.42664
  --------------------------------------------------------------------------
  data required time                                              0.42664
  data arrival time                                              -0.42554
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36262 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37851 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39183 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41051 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42516 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44449 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44449 r
  data arrival time                                               0.44449

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44449
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3676/Z (dti_28hc_7t_30_invx14)                      0.01214    0.11370 f
  U3636/Z (dti_28hc_7t_30_aoi22rex2)                   0.03266    0.14637 r
  U5472/Z (dti_28hc_7t_30_nand4px1)                    0.02687    0.17324 f
  U6307/Z (dti_28hc_7t_30_nand2x1)                     0.01879    0.19202 r
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02443    0.21646 r
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02145    0.23790 f
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01996    0.25786 r
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04413    0.30199 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31637 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33307 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36484 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38031 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40251 f
  U5068/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43427 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43427 r
  data arrival time                                               0.43427

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02515    0.43537
  data required time                                              0.43537
  --------------------------------------------------------------------------
  data required time                                              0.43537
  data arrival time                                              -0.43427
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01772    0.76806 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04527    0.81333 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82949 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85528 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87109 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89706 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92088 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94944 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96138 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97607 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99521 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01666 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03169 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04709 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05615 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06866 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08058 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10015 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10015 r
  data arrival time                                               1.10015

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10015
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04421    0.30229 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31667 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33337 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36514 f
  U3913/Z (dti_28hc_7t_30_nor2hpx4)                    0.01719    0.38233 r
  U3352/Z (dti_28hc_7t_30_nand2hpx1)                   0.01400    0.39633 f
  U3773/Z (dti_28hc_7t_30_xor2bx1)                     0.02922    0.42554 r
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.42554 r
  data arrival time                                               0.42554

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03388    0.42664
  data required time                                              0.42664
  --------------------------------------------------------------------------
  data required time                                              0.42664
  data arrival time                                              -0.42554
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U5605/Z (dti_28hc_7t_30_invx2)                       0.01431    0.26002 f
  U5826/Z (dti_28hc_7t_30_aoi22x3)                     0.02646    0.28648 r
  U5822/Z (dti_28hc_7t_30_and2hpx2)                    0.03197    0.31845 r
  U4917/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01998    0.33843 f
  U3998/Z (dti_28hc_7t_30_nand3i1x1)                   0.03949    0.37793 f
  U7139/Z (dti_28hc_7t_30_nand2x3)                     0.02206    0.39998 r
  U6965/Z (dti_28hc_7t_30_nor2px6)                     0.01123    0.41122 f
  U6298/Z (dti_28hc_7t_30_nor2px2)                     0.01184    0.42305 r
  U4979/Z (dti_28hc_7t_30_invx1)                       0.00866    0.43171 f
  U7272/Z (dti_28hc_7t_30_nand3x2)                     0.01588    0.44760 r
  eda_iterated_ram/iterated_memory_reg[4][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44760 r
  data arrival time                                               0.44760

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01183    0.44870
  data required time                                              0.44870
  --------------------------------------------------------------------------
  data required time                                              0.44870
  data arrival time                                              -0.44760
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U5605/Z (dti_28hc_7t_30_invx2)                       0.01431    0.26002 f
  U5826/Z (dti_28hc_7t_30_aoi22x3)                     0.02646    0.28648 r
  U5822/Z (dti_28hc_7t_30_and2hpx2)                    0.03197    0.31845 r
  U4917/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01998    0.33843 f
  U3998/Z (dti_28hc_7t_30_nand3i1x1)                   0.03949    0.37793 f
  U7139/Z (dti_28hc_7t_30_nand2x3)                     0.02206    0.39998 r
  U6965/Z (dti_28hc_7t_30_nor2px6)                     0.01123    0.41122 f
  U6301/Z (dti_28hc_7t_30_nor2px2)                     0.01184    0.42305 r
  U3843/Z (dti_28hc_7t_30_invx1)                       0.00866    0.43171 f
  U7356/Z (dti_28hc_7t_30_nand3x2)                     0.01588    0.44760 r
  eda_iterated_ram/iterated_memory_reg[4][1]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44760 r
  data arrival time                                               0.44760

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][1]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01183    0.44870
  data required time                                              0.44870
  --------------------------------------------------------------------------
  data required time                                              0.44870
  data arrival time                                              -0.44760
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06816 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08059 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10030 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10030 r
  data arrival time                                               1.10030

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10030
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39149 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40404 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42042 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43077 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44439 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44439 r
  data arrival time                                               0.44439

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44439
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06816 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08059 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10030 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10030 r
  data arrival time                                               1.10030

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10030
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06816 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08059 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10030 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10030 r
  data arrival time                                               1.10030

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10030
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01709    0.38995 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40476 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42347 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43352 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44728 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44728 r
  data arrival time                                               0.44728

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44728
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.05751    0.71540 f
  U3788/Z (dti_28hc_7t_30_invx4)                       0.01898    0.73439 r
  U4218/Z (dti_28hc_7t_30_nand2px2)                    0.01595    0.75034 f
  U4415/Z (dti_28hc_7t_30_oai12x3)                     0.01772    0.76806 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04527    0.81333 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82949 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85528 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87109 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89706 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92088 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94944 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96138 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97607 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99521 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01666 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02946 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05295 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06851 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09360 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09360 r
  data arrival time                                               1.09360

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09360
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5099/Z (dti_28hc_7t_30_aoi22x3)                     0.02194    0.14390 r
  U4266/Z (dti_28hc_7t_30_nand4px2)                    0.02707    0.17097 f
  U3879/Z (dti_28hc_7t_30_aoi22x1)                     0.03448    0.20545 r
  U7398/Z (dti_28hc_7t_30_nand3x2)                     0.02754    0.23299 f
  U4291/Z (dti_28hc_7t_30_nand2x2)                     0.01810    0.25109 r
  U4229/Z (dti_28hc_7t_30_invx2)                       0.00987    0.26097 f
  U5490/Z (dti_28hc_7t_30_xnor2optax4)                 0.03724    0.29821 r
  U4163/Z (dti_28hc_7t_30_nand2x3)                     0.01440    0.31260 f
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01701    0.32961 r
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.00973    0.33934 f
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.02128    0.36062 r
  U3347/Z (dti_28hc_7t_30_nand4px4)                    0.03812    0.39874 f
  U5440/Z (dti_28hc_7t_30_muxi21x1)                    0.03553    0.43427 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[0][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43427 r
  data arrival time                                               0.43427

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02515    0.43537
  data required time                                              0.43537
  --------------------------------------------------------------------------
  data required time                                              0.43537
  data arrival time                                              -0.43427
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00167


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94052 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96771 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06816 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08059 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10030 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10030 r
  data arrival time                                               1.10030

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10030
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00168


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39160 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40425 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41806 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42924 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44455 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44455 r
  data arrival time                                               0.44455

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44455
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00168


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3278/Z (dti_28hc_7t_30_nor2i1poptax10)              0.02970    0.40869 r
  U5592/Z (dti_28hc_7t_30_muxi21x2)                    0.02598    0.43468 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43468 r
  data arrival time                                               0.43468

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02475    0.43578
  data required time                                              0.43578
  --------------------------------------------------------------------------
  data required time                                              0.43578
  data arrival time                                              -0.43468
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00168


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3921/Z (dti_28hc_7t_30_invshzx8)                    0.01208    0.10265 r
  U5779/Z (dti_28hc_7t_30_invshzx6)                    0.01020    0.11285 f
  U3674/Z (dti_28hc_7t_30_aoi22x2)                     0.03048    0.14333 r
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02722    0.17054 f
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01913    0.18968 r
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02623    0.21590 r
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02145    0.23735 f
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01996    0.25731 r
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04413    0.30144 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31582 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33252 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36429 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.37975 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40196 f
  U5065/Z (dti_28hc_7t_30_muxi21x1)                    0.03189    0.43385 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43385 r
  data arrival time                                               0.43385

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43495
  data required time                                              0.43495
  --------------------------------------------------------------------------
  data required time                                              0.43495
  data arrival time                                              -0.43385
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00110
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00168


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39176 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41044 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42508 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44448 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44448 r
  data arrival time                                               0.44448

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44448
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00168


  Startpoint: eda_img_ram/img_memory_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][1][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][1][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11046    0.11046 f
  U5596/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04367    0.15413 r
  U4732/Z (dti_28hc_7t_30_nand4px2)                    0.03255    0.18668 f
  U5470/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.03042    0.21710 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02437    0.24147 f
  U5084/Z (dti_28hc_7t_30_invx3)                       0.01763    0.25910 r
  U5218/Z (dti_28hc_7t_30_xnor2bx1)                    0.02859    0.28769 f
  U4652/Z (dti_28hc_7t_30_nor2px2)                     0.01888    0.30657 r
  U5018/Z (dti_28hc_7t_30_and2hpx2)                    0.02561    0.33218 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01404    0.34622 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37186 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39551 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40688 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42191 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43107 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44434 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44434 r
  data arrival time                                               0.44434

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44434
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00168


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3750/Z (dti_28hc_7t_30_invshzx6)                    0.00871    0.11435 f
  U4753/Z (dti_28hc_7t_30_aoi22x1)                     0.03014    0.14450 r
  U5121/Z (dti_28hc_7t_30_nand4px1)                    0.03200    0.17649 f
  U5119/Z (dti_28hc_7t_30_nand2x1)                     0.02159    0.19808 r
  U5120/Z (dti_28hc_7t_30_and2x1)                      0.02699    0.22507 r
  U3578/Z (dti_28hc_7t_30_nand3hpx1)                   0.02363    0.24870 f
  U7375/Z (dti_28hc_7t_30_xor2bx2)                     0.04157    0.29028 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01814    0.30842 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32814 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.34992 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38086 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40075 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02425    0.42501 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42501 r
  data arrival time                                               0.42501

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42501
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00168


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39160 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40425 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42356 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43403 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44565 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44565 r
  data arrival time                                               0.44565

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44565
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00168


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U4483/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02334    0.14577 r
  U6000/Z (dti_28hc_7t_30_nand4px1)                    0.02843    0.17420 f
  U6214/Z (dti_28hc_7t_30_aoi22x1)                     0.04347    0.21768 r
  U4363/Z (dti_28hc_7t_30_nand4px2)                    0.02771    0.24539 f
  U5826/Z (dti_28hc_7t_30_aoi22x3)                     0.04058    0.28597 r
  U5822/Z (dti_28hc_7t_30_and2hpx2)                    0.03197    0.31794 r
  U4917/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01998    0.33792 f
  U3998/Z (dti_28hc_7t_30_nand3i1x1)                   0.03949    0.37742 f
  U7139/Z (dti_28hc_7t_30_nand2x3)                     0.02206    0.39947 r
  U6965/Z (dti_28hc_7t_30_nor2px6)                     0.01123    0.41071 f
  U6297/Z (dti_28hc_7t_30_nor2px2)                     0.01184    0.42254 r
  U3842/Z (dti_28hc_7t_30_invx1)                       0.00903    0.43158 f
  U7265/Z (dti_28hc_7t_30_nand3x2)                     0.01600    0.44758 r
  eda_iterated_ram/iterated_memory_reg[4][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44758 r
  data arrival time                                               0.44758

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01184    0.44869
  data required time                                              0.44869
  --------------------------------------------------------------------------
  data required time                                              0.44869
  data arrival time                                              -0.44758
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01717    0.39003 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40475 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42346 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43351 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44727 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44727 r
  data arrival time                                               0.44727

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44727
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03971    0.28174 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30055 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32973 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35252 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36728 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38145 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40899 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42104 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43924 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43924 r
  data arrival time                                               0.43924

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43924
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39321 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41396 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41396 r
  data arrival time                                               0.41396

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U5605/Z (dti_28hc_7t_30_invx2)                       0.01431    0.26002 f
  U5826/Z (dti_28hc_7t_30_aoi22x3)                     0.02646    0.28648 r
  U5822/Z (dti_28hc_7t_30_and2hpx2)                    0.03197    0.31845 r
  U4917/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01998    0.33843 f
  U7223/Z (dti_28hc_7t_30_invx2)                       0.01448    0.35291 r
  U4000/Z (dti_28hc_7t_30_nand3x1)                     0.02080    0.37371 f
  U5219/Z (dti_28hc_7t_30_invx2)                       0.02145    0.39516 r
  U4094/Z (dti_28hc_7t_30_nor2px4)                     0.01378    0.40894 f
  U3861/Z (dti_28hc_7t_30_nor2px2)                     0.01262    0.42156 r
  U3338/Z (dti_28hc_7t_30_invx1)                       0.00875    0.43031 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01432    0.44464 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44464 r
  data arrival time                                               0.44464

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44464
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][5]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06210    0.71999 f
  U3551/Z (dti_28hc_7t_30_aoi22rex1)                   0.03555    0.75555 r
  U3985/Z (dti_28hc_7t_30_nand3hpx1)                   0.02515    0.78070 f
  U5299/Z (dti_28hc_7t_30_invxp9)                      0.01765    0.79835 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01517    0.81352 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83429 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85999 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88165 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89962 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90961 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92300 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93849 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95198 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.97028 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99850 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01743 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.03055 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04451 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05983 r
  U3807/Z (dti_28hc_7t_30_nand2x2)                     0.01335    1.07318 f
  U3784/Z (dti_28hc_7t_30_muxi21x2)                    0.02994    1.10311 r
  eda_strobe_ram/strb_memory_reg[4][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10311 r
  data arrival time                                               1.10311

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01419    1.10423
  data required time                                              1.10423
  --------------------------------------------------------------------------
  data required time                                              1.10423
  data arrival time                                              -1.10311
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3676/Z (dti_28hc_7t_30_invx14)                      0.01214    0.11370 f
  U3636/Z (dti_28hc_7t_30_aoi22rex2)                   0.03266    0.14637 r
  U5472/Z (dti_28hc_7t_30_nand4px1)                    0.02687    0.17324 f
  U6307/Z (dti_28hc_7t_30_nand2x1)                     0.01879    0.19202 r
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02443    0.21646 r
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02145    0.23790 f
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01996    0.25786 r
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04413    0.30199 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31637 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33307 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36484 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38031 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40251 f
  U5069/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43427 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43427 r
  data arrival time                                               0.43427

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02514    0.43539
  data required time                                              0.43539
  --------------------------------------------------------------------------
  data required time                                              0.43539
  data arrival time                                              -0.43427
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00111
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00169


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88131 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99493 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01719 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03616 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05332 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06815 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08057 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10029 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10029 r
  data arrival time                                               1.10029

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10029
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99493 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01718 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03616 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05332 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06815 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08057 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10028 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10028 r
  data arrival time                                               1.10028

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10028
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3685/Z (dti_28hc_7t_30_aoi12hpx2)                   0.01826    0.13432 r
  U5912/Z (dti_28hc_7t_30_invx2)                       0.00807    0.14239 f
  U4618/Z (dti_28hc_7t_30_nor2px2)                     0.01169    0.15407 r
  U4712/Z (dti_28hc_7t_30_nand2px2)                    0.01547    0.16954 f
  U3622/Z (dti_28hc_7t_30_aoi22x1)                     0.03568    0.20523 r
  U3877/Z (dti_28hc_7t_30_nand4px1)                    0.03723    0.24245 f
  U5207/Z (dti_28hc_7t_30_xnor2optax4)                 0.05381    0.29626 r
  U3436/Z (dti_28hc_7t_30_invxp8)                      0.00919    0.30545 f
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.02760    0.33305 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36482 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38029 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40250 f
  U5068/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43425 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43425 r
  data arrival time                                               0.43425

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02515    0.43537
  data required time                                              0.43537
  --------------------------------------------------------------------------
  data required time                                              0.43537
  data arrival time                                              -0.43425
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5099/Z (dti_28hc_7t_30_aoi22x3)                     0.02194    0.14390 r
  U4266/Z (dti_28hc_7t_30_nand4px2)                    0.02707    0.17097 f
  U3879/Z (dti_28hc_7t_30_aoi22x1)                     0.03448    0.20545 r
  U7398/Z (dti_28hc_7t_30_nand3x2)                     0.02754    0.23299 f
  U4291/Z (dti_28hc_7t_30_nand2x2)                     0.01810    0.25109 r
  U4229/Z (dti_28hc_7t_30_invx2)                       0.00987    0.26097 f
  U5490/Z (dti_28hc_7t_30_xnor2optax4)                 0.03724    0.29821 r
  U4163/Z (dti_28hc_7t_30_nand2x3)                     0.01440    0.31260 f
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01701    0.32961 r
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.00973    0.33934 f
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.02128    0.36062 r
  U3347/Z (dti_28hc_7t_30_nand4px4)                    0.03812    0.39874 f
  U5435/Z (dti_28hc_7t_30_muxi21x1)                    0.03553    0.43427 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[0][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43427 r
  data arrival time                                               0.43427

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02514    0.43539
  data required time                                              0.43539
  --------------------------------------------------------------------------
  data required time                                              0.43539
  data arrival time                                              -0.43427
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5102/Z (dti_28hc_7t_30_aoi22x6)                     0.02297    0.14072 r
  U3618/Z (dti_28hc_7t_30_nand4px4)                    0.03041    0.17113 f
  U3610/Z (dti_28hc_7t_30_aoi22x3)                     0.03684    0.20797 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.03207    0.24003 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28265 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30988 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33295 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34819 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36675 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38085 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40309 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03917    0.44226 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44226 r
  data arrival time                                               0.44226

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44226
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99492 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01718 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03615 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05332 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06815 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08057 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10028 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10028 r
  data arrival time                                               1.10028

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10028
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99492 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01718 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03615 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05332 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06814 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08057 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10028 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10028 r
  data arrival time                                               1.10028

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10028
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_iterated_ram/iterated_memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[1][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[1][3]/Q (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.06132    0.71922 f
  U4284/Z (dti_28hc_7t_30_aoi22x3)                     0.02316    0.74238 r
  U5713/Z (dti_28hc_7t_30_and2hpx2)                    0.02491    0.76729 r
  U3545/Z (dti_28hc_7t_30_nand3hpx2)                   0.01962    0.78691 f
  U3559/Z (dti_28hc_7t_30_nand2x2)                     0.02032    0.80723 r
  U4359/Z (dti_28hc_7t_30_nand3hpx1)                   0.01808    0.82531 f
  U3531/Z (dti_28hc_7t_30_invx1)                       0.02076    0.84607 r
  U5113/Z (dti_28hc_7t_30_nand4px4)                    0.02199    0.86805 f
  U3497/Z (dti_28hc_7t_30_invx2)                       0.02208    0.89013 r
  U3494/Z (dti_28hc_7t_30_nor2x3)                      0.01099    0.90112 f
  U4098/Z (dti_28hc_7t_30_nand2x4)                     0.01183    0.91295 r
  U3451/Z (dti_28hc_7t_30_invx2)                       0.00832    0.92127 f
  U3959/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02366    0.94493 f
  U4521/Z (dti_28hc_7t_30_oai13rehpx4)                 0.02755    0.97248 r
  U5321/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02282    0.99530 f
  U5166/Z (dti_28hc_7t_30_invmhzx10)                   0.01925    1.01455 r
  U4004/Z (dti_28hc_7t_30_nand2shzx12)                 0.01509    1.02964 f
  U3988/Z (dti_28hc_7t_30_invshzx6)                    0.01071    1.04035 r
  U3410/Z (dti_28hc_7t_30_nand2hpoptax6)               0.00930    1.04965 f
  U3396/Z (dti_28hc_7t_30_nand2pmhzx8)                 0.01197    1.06162 r
  U3351/Z (dti_28hc_7t_30_nand2x2)                     0.01658    1.07821 f
  U5038/Z (dti_28hc_7t_30_muxi21optax4)                0.02710    1.10531 r
  eda_strobe_ram/strb_memory_reg[0][1]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10531 r
  data arrival time                                               1.10531

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[0][1]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01199    1.10643
  data required time                                              1.10643
  --------------------------------------------------------------------------
  data required time                                              1.10643
  data arrival time                                              -1.10531
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99492 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01718 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03615 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05332 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06814 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08057 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10028 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10028 r
  data arrival time                                               1.10028

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10028
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5102/Z (dti_28hc_7t_30_aoi22x6)                     0.02297    0.14072 r
  U3618/Z (dti_28hc_7t_30_nand4px4)                    0.03041    0.17113 f
  U3610/Z (dti_28hc_7t_30_aoi22x3)                     0.03684    0.20797 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.03207    0.24003 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28265 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30988 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33295 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34819 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36674 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38085 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40309 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03917    0.44226 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44226 r
  data arrival time                                               0.44226

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44226
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99492 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01718 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03615 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05332 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06814 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08057 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10028 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10028 r
  data arrival time                                               1.10028

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10028
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00170


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U5970/Z (dti_28hc_7t_30_aoi22rexp8)                  0.03558    0.15164 r
  U5973/Z (dti_28hc_7t_30_nand4px1)                    0.02704    0.17868 f
  U6269/Z (dti_28hc_7t_30_nand2x1)                     0.02050    0.19918 r
  U3582/Z (dti_28hc_7t_30_and2x2)                      0.03032    0.22950 r
  U5476/Z (dti_28hc_7t_30_nand3hpx2)                   0.02015    0.24966 f
  U5645/Z (dti_28hc_7t_30_xnor2bx1)                    0.03489    0.28454 f
  U3574/Z (dti_28hc_7t_30_or2hpx2)                     0.03629    0.32083 f
  U4946/Z (dti_28hc_7t_30_nor2px4)                     0.02662    0.34745 r
  U5577/Z (dti_28hc_7t_30_nand2pshzx8)                 0.01796    0.36542 f
  U3920/Z (dti_28hc_7t_30_nor2hpx2)                    0.02068    0.38609 r
  U3864/Z (dti_28hc_7t_30_nand2px4)                    0.01853    0.40462 f
  U5735/Z (dti_28hc_7t_30_muxi21x1)                    0.02882    0.43343 r
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[3][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43343 r
  data arrival time                                               0.43343

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downleft/sync_fifo_mem_inst/fifo_mem_reg[3][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02597    0.43456
  data required time                                              0.43456
  --------------------------------------------------------------------------
  data required time                                              0.43456
  data arrival time                                              -0.43343
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00112
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00171


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39089 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40893 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42098 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43922 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43922 r
  data arrival time                                               0.43922

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43922
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00113
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00171


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17520 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22084 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25087 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27329 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01337    0.28666 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30264 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31760 f
  U3990/Z (dti_28hc_7t_30_invx2)                       0.01649    0.33410 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.01929    0.35338 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37800 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40234 f
  U6671/Z (dti_28hc_7t_30_muxi21x1)                    0.03109    0.43343 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43343 r
  data arrival time                                               0.43343

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02597    0.43456
  data required time                                              0.43456
  --------------------------------------------------------------------------
  data required time                                              0.43456
  data arrival time                                              -0.43343
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00113
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00171


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39089 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40892 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42097 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43922 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43922 r
  data arrival time                                               0.43922

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43922
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00113
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00172


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3685/Z (dti_28hc_7t_30_aoi12hpx2)                   0.01826    0.13432 r
  U5912/Z (dti_28hc_7t_30_invx2)                       0.00807    0.14239 f
  U4618/Z (dti_28hc_7t_30_nor2px2)                     0.01169    0.15407 r
  U4712/Z (dti_28hc_7t_30_nand2px2)                    0.01547    0.16954 f
  U3622/Z (dti_28hc_7t_30_aoi22x1)                     0.03568    0.20523 r
  U3877/Z (dti_28hc_7t_30_nand4px1)                    0.03723    0.24245 f
  U5207/Z (dti_28hc_7t_30_xnor2optax4)                 0.05381    0.29626 r
  U3436/Z (dti_28hc_7t_30_invxp8)                      0.00919    0.30545 f
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.02760    0.33305 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36482 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38029 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40250 f
  U5069/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43425 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43425 r
  data arrival time                                               0.43425

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02514    0.43539
  data required time                                              0.43539
  --------------------------------------------------------------------------
  data required time                                              0.43539
  data arrival time                                              -0.43425
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00113
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00172


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39145 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40400 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42039 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43074 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44436 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44436 r
  data arrival time                                               0.44436

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44436
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00113
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00172


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39089 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40893 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42098 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43921 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43921 r
  data arrival time                                               0.43921

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43921
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00114
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00173


  Startpoint: eda_img_ram/img_memory_reg[2][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10980    0.10980 f
  U4733/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03809    0.14789 r
  U4726/Z (dti_28hc_7t_30_nand4px1)                    0.02974    0.17762 f
  U6278/Z (dti_28hc_7t_30_nand2x1)                     0.02072    0.19834 r
  U7277/Z (dti_28hc_7t_30_and2x1)                      0.02663    0.22497 r
  U7281/Z (dti_28hc_7t_30_nand3x2)                     0.02154    0.24652 f
  U5236/Z (dti_28hc_7t_30_xnor2optax4)                 0.05025    0.29677 f
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02434    0.32111 r
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.01405    0.33517 f
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01445    0.34962 r
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01007    0.35969 f
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01442    0.37411 r
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02638    0.40049 f
  U5584/Z (dti_28hc_7t_30_nand2x2)                     0.02186    0.42235 r
  U6489/Z (dti_28hc_7t_30_oai112rex2)                  0.02890    0.45125 f
  eda_iterated_ram/iterated_memory_reg[1][5]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.45125 f
  data arrival time                                               0.45125

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00814    0.45239
  data required time                                              0.45239
  --------------------------------------------------------------------------
  data required time                                              0.45239
  data arrival time                                              -0.45125
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00114
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00173


  Startpoint: eda_img_ram/img_memory_reg[4][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][2][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][2][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11013    0.11013 f
  U4030/Z (dti_28hc_7t_30_aoi22rex2)                   0.03825    0.14838 r
  U4712/Z (dti_28hc_7t_30_nand2px2)                    0.02059    0.16898 f
  U3622/Z (dti_28hc_7t_30_aoi22x1)                     0.03568    0.20466 r
  U3877/Z (dti_28hc_7t_30_nand4px1)                    0.03723    0.24188 f
  U5207/Z (dti_28hc_7t_30_xnor2optax4)                 0.05381    0.29569 r
  U3436/Z (dti_28hc_7t_30_invxp8)                      0.00919    0.30488 f
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.02760    0.33248 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36425 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.37972 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40193 f
  U5065/Z (dti_28hc_7t_30_muxi21x1)                    0.03189    0.43382 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43382 r
  data arrival time                                               0.43382

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43495
  data required time                                              0.43495
  --------------------------------------------------------------------------
  data required time                                              0.43495
  data arrival time                                              -0.43382
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00114
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00173


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39170 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41037 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42769 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44545 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44545 r
  data arrival time                                               0.44545

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44545
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00114
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00173


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39145 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40400 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42038 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43073 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44435 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44435 r
  data arrival time                                               0.44435

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44435
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00114
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00173


  Startpoint: eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]/Q (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.07098    0.72888 r
  U5555/Z (dti_28hc_7t_30_xor2bx2)                     0.03528    0.76415 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04914    0.81329 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82945 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85524 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87105 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89702 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92084 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94939 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96134 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97603 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99517 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01662 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03165 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04705 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05611 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06862 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08054 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10011 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10011 r
  data arrival time                                               1.10011

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10011
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00114
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39089 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40892 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42097 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43921 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43921 r
  data arrival time                                               0.43921

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43921
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00114
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.06964    0.72753 r
  U4123/Z (dti_28hc_7t_30_xor2x4)                      0.05901    0.78654 f
  U4153/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03126    0.81781 r
  U3514/Z (dti_28hc_7t_30_invx1)                       0.01076    0.82857 f
  U5050/Z (dti_28hc_7t_30_and2x1)                      0.02441    0.85298 f
  U5048/Z (dti_28hc_7t_30_invx1)                       0.01869    0.87167 r
  U4096/Z (dti_28hc_7t_30_nor2x1)                      0.01051    0.88218 f
  U6957/Z (dti_28hc_7t_30_nor3px1)                     0.02510    0.90727 r
  U4182/Z (dti_28hc_7t_30_oai112x1)                    0.02337    0.93064 f
  U4074/Z (dti_28hc_7t_30_or2x2)                       0.03970    0.97034 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02718    0.99752 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01661 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.02973 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04369 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05901 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07387 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08784 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10515 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10515 f
  data arrival time                                               1.10515

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10515
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00114
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_downleft/read_control_inst/rd_addr_reg[3]/Q (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.07098    0.72888 r
  U5555/Z (dti_28hc_7t_30_xor2bx2)                     0.03528    0.76415 r
  U5565/Z (dti_28hc_7t_30_xnor2optax4)                 0.04914    0.81329 r
  U4393/Z (dti_28hc_7t_30_nand2x1)                     0.01616    0.82945 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.02579    0.85524 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87105 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89702 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92084 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94939 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96134 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97603 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01914    0.99517 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01662 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02942 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05290 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06847 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09356 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09356 r
  data arrival time                                               1.09356

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09356
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00114
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][4]/Q (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.06195    0.71984 f
  U4084/Z (dti_28hc_7t_30_and2x1)                      0.02084    0.74069 f
  U4263/Z (dti_28hc_7t_30_nor2hpx1)                    0.01580    0.75648 r
  U7120/Z (dti_28hc_7t_30_nand3x2)                     0.02239    0.77887 f
  U3524/Z (dti_28hc_7t_30_oai12rehpx1)                 0.02282    0.80169 r
  U3519/Z (dti_28hc_7t_30_aoi12x1)                     0.01125    0.81294 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02077    0.83371 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85942 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88107 f
  U6232/Z (dti_28hc_7t_30_invx2)                       0.01648    0.89754 r
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.00966    0.90720 f
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.01656    0.92376 r
  U4309/Z (dti_28hc_7t_30_nand2x2)                     0.02293    0.94669 f
  U4162/Z (dti_28hc_7t_30_nand2shzx8)                  0.02963    0.97632 r
  U4532/Z (dti_28hc_7t_30_invx2)                       0.01387    0.99019 f
  U3996/Z (dti_28hc_7t_30_nor2hpx2)                    0.02112    1.01131 r
  U6033/Z (dti_28hc_7t_30_nand3x2)                     0.02447    1.03579 f
  U5167/Z (dti_28hc_7t_30_nand2x4)                     0.02294    1.05873 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01479    1.07352 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10311 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10311 r
  data arrival time                                               1.10311

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10311
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37835 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40140 f
  U4598/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43468 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43468 r
  data arrival time                                               0.43468

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02470    0.43582
  data required time                                              0.43582
  --------------------------------------------------------------------------
  data required time                                              0.43582
  data arrival time                                              -0.43468
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4314/Z (dti_28hc_7t_30_aoi22xp8)                    0.04413    0.21654 r
  U7486/Z (dti_28hc_7t_30_nand4plm2x2)                 0.03176    0.24831 f
  U5064/Z (dti_28hc_7t_30_xnor2optax4)                 0.05387    0.30218 f
  U5132/Z (dti_28hc_7t_30_nand2px4)                    0.01677    0.31895 r
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01062    0.32957 f
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.01108    0.34065 r
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.01100    0.35165 f
  U5891/Z (dti_28hc_7t_30_aoi13rehpx2)                 0.01752    0.36917 r
  U3362/Z (dti_28hc_7t_30_nand2x2)                     0.02429    0.39346 f
  U3876/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03003    0.42349 r
  U5117/Z (dti_28hc_7t_30_nand3x2)                     0.02406    0.44755 f
  eda_iterated_ram/iterated_memory_reg[3][4]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44755 f
  data arrival time                                               0.44755

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01183    0.44870
  data required time                                              0.44870
  --------------------------------------------------------------------------
  data required time                                              0.44870
  data arrival time                                              -0.44755
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39317 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41392 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41392 r
  data arrival time                                               0.41392

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41392
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00174


  Startpoint: eda_img_ram/img_memory_reg[5][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11052    0.11052 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03493    0.14546 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17518 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22082 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25085 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27327 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01337    0.28664 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30262 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31758 f
  U3990/Z (dti_28hc_7t_30_invx2)                       0.01649    0.33407 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.01929    0.35336 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37797 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40231 f
  U6671/Z (dti_28hc_7t_30_muxi21x1)                    0.03109    0.43341 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43341 r
  data arrival time                                               0.43341

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02597    0.43456
  data required time                                              0.43456
  --------------------------------------------------------------------------
  data required time                                              0.43456
  data arrival time                                              -0.43341
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02352    0.14548 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17520 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22084 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25087 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27329 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01335    0.28664 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30262 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31758 f
  U3990/Z (dti_28hc_7t_30_invx2)                       0.01649    0.33407 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.01929    0.35336 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37797 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40231 f
  U6671/Z (dti_28hc_7t_30_muxi21x1)                    0.03109    0.43341 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43341 r
  data arrival time                                               0.43341

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02597    0.43456
  data required time                                              0.43456
  --------------------------------------------------------------------------
  data required time                                              0.43456
  data arrival time                                              -0.43341
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39316 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41391 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41391 r
  data arrival time                                               0.41391

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41391
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00115
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00175


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29365 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32326 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39235 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41103 r
  U3813/Z (dti_28hc_7t_30_nand2px1)                    0.01505    0.42608 f
  U5418/Z (dti_28hc_7t_30_oai112hpx2)                  0.01719    0.44327 r
  eda_iterated_ram/iterated_memory_reg[0][5]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44327 r
  data arrival time                                               0.44327

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01610    0.44443
  data required time                                              0.44443
  --------------------------------------------------------------------------
  data required time                                              0.44443
  data arrival time                                              -0.44327
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39155 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40420 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41801 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42918 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44449 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44449 r
  data arrival time                                               0.44449

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44449
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_img_ram/img_memory_reg[1][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][1][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][1][0]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10669    0.10669 f
  U3900/Z (dti_28hc_7t_30_aoi22x2)                     0.03925    0.14594 r
  U5127/Z (dti_28hc_7t_30_nand4px2)                    0.02742    0.17337 f
  U7278/Z (dti_28hc_7t_30_nand2x2)                     0.01996    0.19333 r
  U5200/Z (dti_28hc_7t_30_nand3hpx2)                   0.02215    0.21548 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02544    0.24092 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25489 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29841 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32361 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34257 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35810 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37252 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38900 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42742 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45018 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45018 f
  data arrival time                                               0.45018

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45018
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29364 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32325 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34706 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36313 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37902 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39234 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41102 r
  U3813/Z (dti_28hc_7t_30_nand2px1)                    0.01505    0.42608 f
  U5418/Z (dti_28hc_7t_30_oai112hpx2)                  0.01719    0.44327 r
  eda_iterated_ram/iterated_memory_reg[0][5]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44327 r
  data arrival time                                               0.44327

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01610    0.44443
  data required time                                              0.44443
  --------------------------------------------------------------------------
  data required time                                              0.44443
  data arrival time                                              -0.44327
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3645/Z (dti_28hc_7t_30_aoi22x2)                     0.02615    0.14858 r
  U4989/Z (dti_28hc_7t_30_nand3hpx2)                   0.02319    0.17177 f
  U3641/Z (dti_28hc_7t_30_nand2x2)                     0.01927    0.19104 r
  U5367/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01580    0.20684 f
  U6197/Z (dti_28hc_7t_30_nor2px6)                     0.01976    0.22660 r
  U4322/Z (dti_28hc_7t_30_nand2px8)                    0.01812    0.24472 f
  U3606/Z (dti_28hc_7t_30_invx3)                       0.01766    0.26238 r
  U4334/Z (dti_28hc_7t_30_nor2x2)                      0.01578    0.27816 f
  U3938/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03265    0.31081 r
  U4235/Z (dti_28hc_7t_30_invx2)                       0.01538    0.32618 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.01919    0.34537 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35961 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38435 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40097 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43439 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43439 r
  data arrival time                                               0.43439

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43439
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39155 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40420 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42351 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43398 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44560 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44560 r
  data arrival time                                               0.44560

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44560
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37883 r
  U6118/Z (dti_28hc_7t_30_nand3pmhzoptax6)             0.02142    0.40025 f
  U3259/Z (dti_28hc_7t_30_muxi21x1)                    0.03304    0.43329 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[5][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43329 r
  data arrival time                                               0.43329

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[5][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43329
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00176


  Startpoint: eda_iterated_ram/iterated_memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[1][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[1][3]/Q (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.06132    0.71922 f
  U4398/Z (dti_28hc_7t_30_aoi22x3)                     0.02283    0.74204 r
  U4231/Z (dti_28hc_7t_30_nand4px1)                    0.03068    0.77273 f
  U4195/Z (dti_28hc_7t_30_nand2x1)                     0.02292    0.79565 r
  U3520/Z (dti_28hc_7t_30_nand2px1)                    0.01519    0.81084 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02271    0.83355 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85925 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88091 f
  U5486/Z (dti_28hc_7t_30_invx2)                       0.01797    0.89888 r
  U3461/Z (dti_28hc_7t_30_nor2x2)                      0.00999    0.90887 f
  U4095/Z (dti_28hc_7t_30_nand2x2)                     0.01339    0.92226 r
  U4083/Z (dti_28hc_7t_30_oai22rehpoptax4)             0.01549    0.93775 f
  U3460/Z (dti_28hc_7t_30_nand2x3)                     0.01349    0.95124 r
  U4059/Z (dti_28hc_7t_30_nand3px2)                    0.01830    0.96954 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02822    0.99776 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01669 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.02981 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04377 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05909 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07414 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10310 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10310 r
  data arrival time                                               1.10310

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10310
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00116
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00177


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03334    0.14290 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17246 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21404 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25079 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29389 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33728 f
  U5650/Z (dti_28hc_7t_30_invx2)                       0.01575    0.35303 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01330    0.36632 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38758 r
  U6537/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40582 f
  U5648/Z (dti_28hc_7t_30_muxi21x1)                    0.02746    0.43329 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43329 r
  data arrival time                                               0.43329

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43329
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00177


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39085 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40888 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42094 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43918 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43918 r
  data arrival time                                               0.43918

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43918
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00177


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01709    0.39038 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40510 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42101 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43012 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44456 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44456 r
  data arrival time                                               0.44456

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44456
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00177


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.02019    0.35789 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37647 f
  U3368/Z (dti_28hc_7t_30_nor2px4)                     0.02155    0.39802 r
  U3281/Z (dti_28hc_7t_30_invx3)                       0.01406    0.41208 f
  U4555/Z (dti_28hc_7t_30_muxi21x2)                    0.02272    0.43480 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[3][4]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43480 r
  data arrival time                                               0.43480

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[3][4]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02456    0.43597
  data required time                                              0.43597
  --------------------------------------------------------------------------
  data required time                                              0.43597
  data arrival time                                              -0.43480
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39170 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41037 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42502 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44442 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44442 r
  data arrival time                                               0.44442

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44442
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10535 r
  U3750/Z (dti_28hc_7t_30_invshzx6)                    0.00871    0.11406 f
  U4753/Z (dti_28hc_7t_30_aoi22x1)                     0.03014    0.14420 r
  U5121/Z (dti_28hc_7t_30_nand4px1)                    0.03200    0.17620 f
  U5119/Z (dti_28hc_7t_30_nand2x1)                     0.02159    0.19779 r
  U5120/Z (dti_28hc_7t_30_and2x1)                      0.02699    0.22478 r
  U3578/Z (dti_28hc_7t_30_nand3hpx1)                   0.02363    0.24841 f
  U7375/Z (dti_28hc_7t_30_xor2bx2)                     0.04180    0.29021 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01814    0.30835 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32807 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.34986 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38080 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40069 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02425    0.42494 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42494 r
  data arrival time                                               0.42494

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42494
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U5470/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.03019    0.21739 r
  U5083/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.02437    0.24176 f
  U5084/Z (dti_28hc_7t_30_invx3)                       0.01763    0.25939 r
  U5218/Z (dti_28hc_7t_30_xnor2bx1)                    0.03337    0.29276 r
  U4652/Z (dti_28hc_7t_30_nor2px2)                     0.01385    0.30661 f
  U5018/Z (dti_28hc_7t_30_and2hpx2)                    0.02022    0.32683 f
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01382    0.34065 r
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.01117    0.35182 f
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.03223    0.38405 f
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.02570    0.40974 r
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01089    0.42063 f
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.01074    0.43137 r
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01965    0.45102 f
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45102 f
  data arrival time                                               0.45102

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00833    0.45219
  data required time                                              0.45219
  --------------------------------------------------------------------------
  data required time                                              0.45219
  data arrival time                                              -0.45102
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39089 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40893 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42098 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43918 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43918 r
  data arrival time                                               0.43918

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43918
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04384    0.30192 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31630 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33300 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36477 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38024 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40244 f
  U5068/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43420 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43420 r
  data arrival time                                               0.43420

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02515    0.43537
  data required time                                              0.43537
  --------------------------------------------------------------------------
  data required time                                              0.43537
  data arrival time                                              -0.43420
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3645/Z (dti_28hc_7t_30_aoi22x2)                     0.02615    0.14858 r
  U4989/Z (dti_28hc_7t_30_nand3hpx2)                   0.02319    0.17177 f
  U3641/Z (dti_28hc_7t_30_nand2x2)                     0.01927    0.19104 r
  U5367/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01580    0.20684 f
  U6197/Z (dti_28hc_7t_30_nor2px6)                     0.01976    0.22660 r
  U4322/Z (dti_28hc_7t_30_nand2px8)                    0.01812    0.24472 f
  U3606/Z (dti_28hc_7t_30_invx3)                       0.01766    0.26238 r
  U4334/Z (dti_28hc_7t_30_nor2x2)                      0.01578    0.27816 f
  U3938/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03265    0.31081 r
  U4235/Z (dti_28hc_7t_30_invx2)                       0.01538    0.32618 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.01919    0.34537 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35961 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38435 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40097 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43437 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43437 r
  data arrival time                                               0.43437

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43437
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39085 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40888 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42093 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43918 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43918 r
  data arrival time                                               0.43918

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43918
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_img_ram/img_memory_reg[5][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11052    0.11052 f
  U5637/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03493    0.14546 r
  U5684/Z (dti_28hc_7t_30_nand4px1)                    0.02972    0.17518 f
  U4707/Z (dti_28hc_7t_30_aoi22rex1)                   0.04565    0.22082 r
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.03003    0.25085 f
  U7235/Z (dti_28hc_7t_30_nand2x1)                     0.02242    0.27327 r
  U7234/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01335    0.28662 f
  U4299/Z (dti_28hc_7t_30_nor2px2)                     0.01598    0.30260 r
  U3540/Z (dti_28hc_7t_30_nand2x3)                     0.01496    0.31756 f
  U3990/Z (dti_28hc_7t_30_invx2)                       0.01649    0.33405 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.01929    0.35334 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37795 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40229 f
  U6671/Z (dti_28hc_7t_30_muxi21x1)                    0.03109    0.43338 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43338 r
  data arrival time                                               0.43338

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02597    0.43456
  data required time                                              0.43456
  --------------------------------------------------------------------------
  data required time                                              0.43456
  data arrival time                                              -0.43338
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29306 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32267 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34647 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36254 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37843 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39176 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41044 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42508 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44442 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44442 r
  data arrival time                                               0.44442

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44442
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00117
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00178


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39166 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41034 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42766 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44541 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44541 r
  data arrival time                                               0.44541

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44541
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39085 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40888 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42094 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43917 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43917 r
  data arrival time                                               0.43917

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43917
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39089 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40892 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42097 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43917 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43917 r
  data arrival time                                               0.43917

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43917
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[0]/CK (dti_28hc_7t_30_ffqbcka01x4)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[0]/Q (dti_28hc_7t_30_ffqbcka01x4)
                                                       0.08712    0.74501 r
  U5503/Z (dti_28hc_7t_30_xnor2optax4)                 0.04530    0.79031 r
  U4423/Z (dti_28hc_7t_30_nand4px1)                    0.01937    0.80968 f
  U6971/Z (dti_28hc_7t_30_nand2i1x2)                   0.02946    0.83914 f
  U3484/Z (dti_28hc_7t_30_nor2px1)                     0.01795    0.85709 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01375    0.87084 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89681 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92063 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94918 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96113 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97582 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99513 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01658 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03161 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04701 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05607 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06858 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08050 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10007 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10007 r
  data arrival time                                               1.10007

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10007
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4480/Z (dti_28hc_7t_30_nand2x3)                     0.02326    0.19567 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02055    0.21622 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24187 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25584 f
  U7218/Z (dti_28hc_7t_30_invx4)                       0.01308    0.26892 r
  U7224/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01831    0.28723 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02427    0.31150 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32336 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34535 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35959 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38433 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40095 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43437 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43437 r
  data arrival time                                               0.43437

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43437
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U5650/Z (dti_28hc_7t_30_invx2)                       0.01575    0.35344 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01330    0.36674 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38800 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40624 f
  U5371/Z (dti_28hc_7t_30_muxi21x1)                    0.02754    0.43378 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][5]/D (dti_28hc_7t_30_ffqbckfsux2)
                                                       0.00000    0.43378 r
  data arrival time                                               0.43378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckfsux2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43496
  data required time                                              0.43496
  --------------------------------------------------------------------------
  data required time                                              0.43496
  data arrival time                                              -0.43378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29279 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32240 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34620 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36227 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37816 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39300 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41375 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41375 r
  data arrival time                                               0.41375

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41375
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29279 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32240 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34620 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36227 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37816 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39300 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41375 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41375 r
  data arrival time                                               0.41375

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41375
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29279 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32240 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34620 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36227 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37816 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39300 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41375 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41375 r
  data arrival time                                               0.41375

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41375
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29279 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32240 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34620 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36227 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37816 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39300 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41375 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41375 r
  data arrival time                                               0.41375

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41375
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29279 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32240 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34620 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36227 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37816 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39300 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41375 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41375 r
  data arrival time                                               0.41375

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41375
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_img_ram/img_memory_reg[5][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][3][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][3][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U6071/Z (dti_28hc_7t_30_nand2x1)                     0.02030    0.13016 r
  U5172/Z (dti_28hc_7t_30_and2x1)                      0.02486    0.15502 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.01801    0.17303 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20674 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24089 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29279 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32240 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34620 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36227 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37816 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39300 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41375 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41375 r
  data arrival time                                               0.41375

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41375
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29362 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32323 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34704 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36311 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37899 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39232 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41100 r
  U3813/Z (dti_28hc_7t_30_nand2px1)                    0.01505    0.42605 f
  U5418/Z (dti_28hc_7t_30_oai112hpx2)                  0.01719    0.44325 r
  eda_iterated_ram/iterated_memory_reg[0][5]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44325 r
  data arrival time                                               0.44325

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01610    0.44443
  data required time                                              0.44443
  --------------------------------------------------------------------------
  data required time                                              0.44443
  data arrival time                                              -0.44325
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00179


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3676/Z (dti_28hc_7t_30_invx14)                      0.01214    0.11370 f
  U3636/Z (dti_28hc_7t_30_aoi22rex2)                   0.03266    0.14637 r
  U5472/Z (dti_28hc_7t_30_nand4px1)                    0.02687    0.17324 f
  U6307/Z (dti_28hc_7t_30_nand2x1)                     0.01879    0.19202 r
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02443    0.21646 r
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02145    0.23790 f
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01996    0.25786 r
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04413    0.30199 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31637 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33307 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36484 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38031 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40251 f
  U5067/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43427 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43427 r
  data arrival time                                               0.43427

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02507    0.43545
  data required time                                              0.43545
  --------------------------------------------------------------------------
  data required time                                              0.43545
  data arrival time                                              -0.43427
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00180


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39165 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41033 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42765 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44541 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44541 r
  data arrival time                                               0.44541

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44541
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00180


  Startpoint: eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[0]/CK (dti_28hc_7t_30_ffqbcka01x4)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[0]/Q (dti_28hc_7t_30_ffqbcka01x4)
                                                       0.08712    0.74501 r
  U5503/Z (dti_28hc_7t_30_xnor2optax4)                 0.04530    0.79031 r
  U4423/Z (dti_28hc_7t_30_nand4px1)                    0.01937    0.80968 f
  U6971/Z (dti_28hc_7t_30_nand2i1x2)                   0.02946    0.83914 f
  U3484/Z (dti_28hc_7t_30_nor2px1)                     0.01795    0.85709 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01375    0.87084 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89681 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92063 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94918 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96113 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97582 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99513 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01658 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02938 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05287 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06843 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09352 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09352 r
  data arrival time                                               1.09352

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09352
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00180


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39085 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40888 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42093 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43917 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43917 r
  data arrival time                                               0.43917

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43917
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00180


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01709    0.38995 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01473    0.40468 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42339 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43343 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44720 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44720 r
  data arrival time                                               0.44720

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44720
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00180


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5099/Z (dti_28hc_7t_30_aoi22x3)                     0.02194    0.14390 r
  U4266/Z (dti_28hc_7t_30_nand4px2)                    0.02707    0.17097 f
  U3879/Z (dti_28hc_7t_30_aoi22x1)                     0.03448    0.20545 r
  U7398/Z (dti_28hc_7t_30_nand3x2)                     0.02754    0.23299 f
  U4291/Z (dti_28hc_7t_30_nand2x2)                     0.01810    0.25109 r
  U4229/Z (dti_28hc_7t_30_invx2)                       0.00987    0.26097 f
  U5490/Z (dti_28hc_7t_30_xnor2optax4)                 0.03724    0.29821 r
  U4163/Z (dti_28hc_7t_30_nand2x3)                     0.01440    0.31260 f
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01701    0.32961 r
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.00973    0.33934 f
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.02128    0.36062 r
  U3347/Z (dti_28hc_7t_30_nand4px4)                    0.03812    0.39874 f
  U4623/Z (dti_28hc_7t_30_muxi21x1)                    0.03553    0.43427 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[0][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43427 r
  data arrival time                                               0.43427

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02507    0.43545
  data required time                                              0.43545
  --------------------------------------------------------------------------
  data required time                                              0.43545
  data arrival time                                              -0.43427
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00118
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00180


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37831 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40136 f
  U4598/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43464 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43464 r
  data arrival time                                               0.43464

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02470    0.43582
  data required time                                              0.43582
  --------------------------------------------------------------------------
  data required time                                              0.43582
  data arrival time                                              -0.43464
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00119
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00180


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04384    0.30192 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31630 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33300 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36477 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38024 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40244 f
  U5069/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43420 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43420 r
  data arrival time                                               0.43420

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02514    0.43539
  data required time                                              0.43539
  --------------------------------------------------------------------------
  data required time                                              0.43539
  data arrival time                                              -0.43420
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00119
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00180


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4314/Z (dti_28hc_7t_30_aoi22xp8)                    0.04413    0.21654 r
  U7486/Z (dti_28hc_7t_30_nand4plm2x2)                 0.03176    0.24831 f
  U5064/Z (dti_28hc_7t_30_xnor2optax4)                 0.05387    0.30218 f
  U5132/Z (dti_28hc_7t_30_nand2px4)                    0.01677    0.31895 r
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01062    0.32957 f
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.01108    0.34065 r
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.01100    0.35165 f
  U3433/Z (dti_28hc_7t_30_nand2px4)                    0.01699    0.36864 r
  U3976/Z (dti_28hc_7t_30_nor2hpx4)                    0.00980    0.37844 f
  U5497/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01429    0.39273 r
  U3888/Z (dti_28hc_7t_30_nand2mhzx10)                 0.01458    0.40731 f
  U3821/Z (dti_28hc_7t_30_iao22x4)                     0.02324    0.43056 r
  U7356/Z (dti_28hc_7t_30_nand3x2)                     0.02433    0.45489 f
  eda_iterated_ram/iterated_memory_reg[4][1]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.45489 f
  data arrival time                                               0.45489

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][1]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00445    0.45607
  data required time                                              0.45607
  --------------------------------------------------------------------------
  data required time                                              0.45607
  data arrival time                                              -0.45489
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00119
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00180


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39139 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40394 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42033 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43068 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44430 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44430 r
  data arrival time                                               0.44430

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44430
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00119
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00181


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4480/Z (dti_28hc_7t_30_nand2x3)                     0.02326    0.19567 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02055    0.21622 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24187 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25584 f
  U7218/Z (dti_28hc_7t_30_invx4)                       0.01308    0.26892 r
  U7224/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01831    0.28723 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02427    0.31150 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32336 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34535 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35959 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38433 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40095 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43435 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43435 r
  data arrival time                                               0.43435

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43435
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00119
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00181


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10535 r
  U3747/Z (dti_28hc_7t_30_invx6)                       0.00912    0.11448 f
  U5130/Z (dti_28hc_7t_30_aoi22rex1)                   0.03362    0.14810 r
  U4877/Z (dti_28hc_7t_30_nand4px2)                    0.02512    0.17322 f
  U6468/Z (dti_28hc_7t_30_nand2x1)                     0.01984    0.19306 r
  U4486/Z (dti_28hc_7t_30_and2x1)                      0.02681    0.21986 r
  U4382/Z (dti_28hc_7t_30_nand3hpx1)                   0.02324    0.24310 f
  U6980/Z (dti_28hc_7t_30_xor2bx2)                     0.04402    0.28712 f
  U5451/Z (dti_28hc_7t_30_nor2px4)                     0.02682    0.31394 r
  U7233/Z (dti_28hc_7t_30_nand2px2)                    0.01360    0.32755 f
  U3480/Z (dti_28hc_7t_30_invx3)                       0.01488    0.34243 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02564    0.36807 f
  U5521/Z (dti_28hc_7t_30_nor2px4)                     0.02239    0.39046 r
  U3282/Z (dti_28hc_7t_30_invx3)                       0.01331    0.40377 f
  U5438/Z (dti_28hc_7t_30_muxi21x1)                    0.02149    0.42526 r
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42526 r
  data arrival time                                               0.42526

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42526
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00119
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00181


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40458 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41839 r
  U3862/Z (dti_28hc_7t_30_nand2hpx1)                   0.01122    0.42961 f
  U7166/Z (dti_28hc_7t_30_nand3x2)                     0.01477    0.44438 r
  eda_iterated_ram/iterated_memory_reg[3][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44438 r
  data arrival time                                               0.44438

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01495    0.44557
  data required time                                              0.44557
  --------------------------------------------------------------------------
  data required time                                              0.44557
  data arrival time                                              -0.44438
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00119
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00181


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39160 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40415 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41797 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42914 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44445 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44445 r
  data arrival time                                               0.44445

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44445
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39139 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40394 f
  U3924/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01638    0.42032 r
  U3825/Z (dti_28hc_7t_30_invx1)                       0.01035    0.43067 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01362    0.44429 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44429 r
  data arrival time                                               0.44429

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44429
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3604/Z (dti_28hc_7t_30_aoi22x1)                     0.02726    0.14231 r
  U4270/Z (dti_28hc_7t_30_nand4x1)                     0.03558    0.17789 f
  U4789/Z (dti_28hc_7t_30_nand2xp5)                    0.03776    0.21565 r
  U5658/Z (dti_28hc_7t_30_nand4px1)                    0.03375    0.24940 f
  U7137/Z (dti_28hc_7t_30_xor2bx2)                     0.04179    0.29119 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.03118    0.32238 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34618 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36225 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37814 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39298 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41373 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41373 r
  data arrival time                                               0.41373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3604/Z (dti_28hc_7t_30_aoi22x1)                     0.02726    0.14231 r
  U4270/Z (dti_28hc_7t_30_nand4x1)                     0.03558    0.17789 f
  U4789/Z (dti_28hc_7t_30_nand2xp5)                    0.03776    0.21565 r
  U5658/Z (dti_28hc_7t_30_nand4px1)                    0.03375    0.24940 f
  U7137/Z (dti_28hc_7t_30_xor2bx2)                     0.04179    0.29119 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.03118    0.32238 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34618 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36225 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37814 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39298 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41373 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41373 r
  data arrival time                                               0.41373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3604/Z (dti_28hc_7t_30_aoi22x1)                     0.02726    0.14231 r
  U4270/Z (dti_28hc_7t_30_nand4x1)                     0.03558    0.17789 f
  U4789/Z (dti_28hc_7t_30_nand2xp5)                    0.03776    0.21565 r
  U5658/Z (dti_28hc_7t_30_nand4px1)                    0.03375    0.24940 f
  U7137/Z (dti_28hc_7t_30_xor2bx2)                     0.04179    0.29119 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.03118    0.32238 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34618 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36225 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37814 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39298 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41373 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41373 r
  data arrival time                                               0.41373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3604/Z (dti_28hc_7t_30_aoi22x1)                     0.02726    0.14231 r
  U4270/Z (dti_28hc_7t_30_nand4x1)                     0.03558    0.17789 f
  U4789/Z (dti_28hc_7t_30_nand2xp5)                    0.03776    0.21565 r
  U5658/Z (dti_28hc_7t_30_nand4px1)                    0.03375    0.24940 f
  U7137/Z (dti_28hc_7t_30_xor2bx2)                     0.04179    0.29119 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.03118    0.32238 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34618 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36225 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37814 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39298 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41373 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41373 r
  data arrival time                                               0.41373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3604/Z (dti_28hc_7t_30_aoi22x1)                     0.02726    0.14231 r
  U4270/Z (dti_28hc_7t_30_nand4x1)                     0.03558    0.17789 f
  U4789/Z (dti_28hc_7t_30_nand2xp5)                    0.03776    0.21565 r
  U5658/Z (dti_28hc_7t_30_nand4px1)                    0.03375    0.24940 f
  U7137/Z (dti_28hc_7t_30_xor2bx2)                     0.04179    0.29119 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.03118    0.32238 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34618 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36225 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37814 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39298 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41373 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41373 r
  data arrival time                                               0.41373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3604/Z (dti_28hc_7t_30_aoi22x1)                     0.02726    0.14231 r
  U4270/Z (dti_28hc_7t_30_nand4x1)                     0.03558    0.17789 f
  U4789/Z (dti_28hc_7t_30_nand2xp5)                    0.03776    0.21565 r
  U5658/Z (dti_28hc_7t_30_nand4px1)                    0.03375    0.24940 f
  U7137/Z (dti_28hc_7t_30_xor2bx2)                     0.04179    0.29119 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.03118    0.32238 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34618 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36225 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37814 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39298 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41373 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41373 r
  data arrival time                                               0.41373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39082 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40885 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42090 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43915 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43915 r
  data arrival time                                               0.43915

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43915
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3685/Z (dti_28hc_7t_30_aoi12hpx2)                   0.01826    0.13432 r
  U5912/Z (dti_28hc_7t_30_invx2)                       0.00807    0.14239 f
  U4618/Z (dti_28hc_7t_30_nor2px2)                     0.01169    0.15407 r
  U4712/Z (dti_28hc_7t_30_nand2px2)                    0.01547    0.16954 f
  U3622/Z (dti_28hc_7t_30_aoi22x1)                     0.03568    0.20523 r
  U3877/Z (dti_28hc_7t_30_nand4px1)                    0.03723    0.24245 f
  U5207/Z (dti_28hc_7t_30_xnor2optax4)                 0.05381    0.29626 r
  U3436/Z (dti_28hc_7t_30_invxp8)                      0.00919    0.30545 f
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.02760    0.33305 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36482 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38029 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40250 f
  U5067/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43425 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43425 r
  data arrival time                                               0.43425

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02507    0.43545
  data required time                                              0.43545
  --------------------------------------------------------------------------
  data required time                                              0.43545
  data arrival time                                              -0.43425
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39312 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41387 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41387 r
  data arrival time                                               0.41387

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41387
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4314/Z (dti_28hc_7t_30_aoi22xp8)                    0.04413    0.21654 r
  U7486/Z (dti_28hc_7t_30_nand4plm2x2)                 0.03176    0.24831 f
  U5064/Z (dti_28hc_7t_30_xnor2optax4)                 0.05387    0.30218 f
  U5132/Z (dti_28hc_7t_30_nand2px4)                    0.01677    0.31895 r
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01062    0.32957 f
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.01108    0.34065 r
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.01100    0.35165 f
  U3433/Z (dti_28hc_7t_30_nand2px4)                    0.01699    0.36864 r
  U3976/Z (dti_28hc_7t_30_nor2hpx4)                    0.00980    0.37844 f
  U5497/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01429    0.39273 r
  U3888/Z (dti_28hc_7t_30_nand2mhzx10)                 0.01458    0.40731 f
  U3822/Z (dti_28hc_7t_30_iao22x4)                     0.02324    0.43056 r
  U7265/Z (dti_28hc_7t_30_nand3x2)                     0.02433    0.45489 f
  eda_iterated_ram/iterated_memory_reg[4][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.45489 f
  data arrival time                                               0.45489

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00443    0.45609
  data required time                                              0.45609
  --------------------------------------------------------------------------
  data required time                                              0.45609
  data arrival time                                              -0.45489
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00182


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39160 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40415 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42347 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43394 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44556 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44556 r
  data arrival time                                               0.44556

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44556
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00183


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39150 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40415 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41796 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42914 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44445 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44445 r
  data arrival time                                               0.44445

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44445
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00183


  Startpoint: eda_img_ram/img_memory_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10823    0.10823 f
  U5600/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04014    0.14837 r
  U4743/Z (dti_28hc_7t_30_nand4px1)                    0.02879    0.17716 f
  U6440/Z (dti_28hc_7t_30_nand2x1)                     0.01811    0.19527 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02434    0.21961 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24322 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28196 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30078 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32996 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35275 r
  U5287/Z (dti_28hc_7t_30_nand2px2)                    0.01354    0.36630 f
  U4954/Z (dti_28hc_7t_30_nor2hpx1)                    0.01999    0.38629 r
  U3475/Z (dti_28hc_7t_30_nand2x2)                     0.02172    0.40801 f
  U3774/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02660    0.43461 r
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/D (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.43461 r
  data arrival time                                               0.43461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/CK (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02471    0.43581
  data required time                                              0.43581
  --------------------------------------------------------------------------
  data required time                                              0.43581
  data arrival time                                              -0.43461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00183


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39160 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40415 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41796 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42914 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44445 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44445 r
  data arrival time                                               0.44445

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44445
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00183


  Startpoint: eda_img_ram/img_memory_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][2][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][2][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10823    0.10823 f
  U5600/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04014    0.14837 r
  U4743/Z (dti_28hc_7t_30_nand4px1)                    0.02879    0.17716 f
  U6440/Z (dti_28hc_7t_30_nand2x1)                     0.01811    0.19527 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02434    0.21961 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24322 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28196 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30078 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32996 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35275 r
  U5287/Z (dti_28hc_7t_30_nand2px2)                    0.01354    0.36629 f
  U4954/Z (dti_28hc_7t_30_nor2hpx1)                    0.01999    0.38629 r
  U3475/Z (dti_28hc_7t_30_nand2x2)                     0.02172    0.40800 f
  U3774/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02660    0.43461 r
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/D (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.43461 r
  data arrival time                                               0.43461

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/comparator_inst/o_full_reg/CK (dti_28hc_7t_30_ffqbcka01fsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02471    0.43581
  data required time                                              0.43581
  --------------------------------------------------------------------------
  data required time                                              0.43581
  data arrival time                                              -0.43461
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00183


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39150 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40415 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42346 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43393 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44556 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44556 r
  data arrival time                                               0.44556

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44556
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00120
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00183


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39082 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40885 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42090 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43914 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43914 r
  data arrival time                                               0.43914

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43914
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00121
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00183


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39166 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41034 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42498 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44438 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44438 r
  data arrival time                                               0.44438

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44438
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00121
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00183


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39160 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40415 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42346 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43393 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44555 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44555 r
  data arrival time                                               0.44555

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44555
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00121
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00183


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39082 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40885 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42090 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43914 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43914 r
  data arrival time                                               0.43914

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43914
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00121
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00184


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U7187/Z (dti_28hc_7t_30_bufmhzx6)                    0.02359    0.11417 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.02955    0.14372 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18046 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21898 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24760 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28775 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31559 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33267 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35200 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36671 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38796 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40621 f
  U5371/Z (dti_28hc_7t_30_muxi21x1)                    0.02754    0.43375 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][5]/D (dti_28hc_7t_30_ffqbckfsux2)
                                                       0.00000    0.43375 r
  data arrival time                                               0.43375

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckfsux2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43496
  data required time                                              0.43496
  --------------------------------------------------------------------------
  data required time                                              0.43496
  data arrival time                                              -0.43375
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00121
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00184


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39165 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41033 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42498 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44438 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44438 r
  data arrival time                                               0.44438

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44438
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00121
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00184


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39085 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40888 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42094 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43914 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43914 r
  data arrival time                                               0.43914

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43914
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00121
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00184


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39080 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40884 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42089 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43914 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43914 r
  data arrival time                                               0.43914

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43914
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00121
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00185


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5616/Z (dti_28hc_7t_30_nand2x1)                     0.01320    0.13516 r
  U4620/Z (dti_28hc_7t_30_and2x1)                      0.02521    0.16037 r
  U4602/Z (dti_28hc_7t_30_nand3px2)                    0.01807    0.17844 f
  U5666/Z (dti_28hc_7t_30_nand2x3)                     0.02429    0.20273 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03862    0.24135 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29316 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32277 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34657 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37815 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40121 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43448 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43448 r
  data arrival time                                               0.43448

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43448
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00185


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39149 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40414 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41795 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42912 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44443 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44443 r
  data arrival time                                               0.44443

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44443
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00185


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39082 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40885 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42090 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43913 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43913 r
  data arrival time                                               0.43913

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43913
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00185


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11330 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14565 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17662 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20760 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24175 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29391 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32352 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34733 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36340 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37929 r
  U3278/Z (dti_28hc_7t_30_nor2i1poptax10)              0.02970    0.40899 r
  U5592/Z (dti_28hc_7t_30_muxi21x2)                    0.02558    0.43456 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43456 r
  data arrival time                                               0.43456

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02475    0.43578
  data required time                                              0.43578
  --------------------------------------------------------------------------
  data required time                                              0.43578
  data arrival time                                              -0.43456
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00185


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39085 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40888 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42093 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43913 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43913 r
  data arrival time                                               0.43913

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43913
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00185


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39149 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40414 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42345 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43392 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44554 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44554 r
  data arrival time                                               0.44554

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44554
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00185


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37827 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40133 f
  U4598/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43460 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43460 r
  data arrival time                                               0.43460

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02470    0.43582
  data required time                                              0.43582
  --------------------------------------------------------------------------
  data required time                                              0.43582
  data arrival time                                              -0.43460
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00185


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U5185/Z (dti_28hc_7t_30_aoi22rex1)                   0.03174    0.14781 r
  U5636/Z (dti_28hc_7t_30_nand4px1)                    0.02571    0.17352 f
  U5566/Z (dti_28hc_7t_30_aoi22x1)                     0.04843    0.22196 r
  U4884/Z (dti_28hc_7t_30_nand4px2)                    0.03616    0.25811 f
  U4250/Z (dti_28hc_7t_30_nand2x2)                     0.02819    0.28630 r
  U5098/Z (dti_28hc_7t_30_and3hpx2)                    0.04358    0.32988 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.02368    0.35356 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37817 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40251 f
  U5742/Z (dti_28hc_7t_30_muxi21x1)                    0.03122    0.43373 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][3]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43373 r
  data arrival time                                               0.43373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43496
  data required time                                              0.43496
  --------------------------------------------------------------------------
  data required time                                              0.43496
  data arrival time                                              -0.43373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00186


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39080 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40883 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42088 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43913 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43913 r
  data arrival time                                               0.43913

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43913
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00186


  Startpoint: eda_fifos/sync_fifo_up/read_control_inst/rd_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_up/read_control_inst/rd_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_up/read_control_inst/rd_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.07446    0.73235 r
  U6225/Z (dti_28hc_7t_30_nand2i1x1)                   0.02774    0.76009 r
  U3961/Z (dti_28hc_7t_30_nand2x2)                     0.01828    0.77836 f
  U3517/Z (dti_28hc_7t_30_nor2hpx1)                    0.02273    0.80110 r
  U4149/Z (dti_28hc_7t_30_nand3i1x2)                   0.02129    0.82239 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.03260    0.85499 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87080 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89677 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92059 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94914 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96108 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97577 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99509 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01654 r
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01503    1.03157 f
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01540    1.04697 r
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.00906    1.05603 f
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.01251    1.06854 r
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01192    1.08046 f
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.01957    1.10003 r
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10003 r
  data arrival time                                               1.10003

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01717    1.10125
  data required time                                              1.10125
  --------------------------------------------------------------------------
  data required time                                              1.10125
  data arrival time                                              -1.10003
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00186


  Startpoint: eda_fifos/sync_fifo_up/read_control_inst/rd_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_up/read_control_inst/rd_addr_reg[1]/CK (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_up/read_control_inst/rd_addr_reg[1]/Q (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.07446    0.73235 r
  U6225/Z (dti_28hc_7t_30_nand2i1x1)                   0.02774    0.76009 r
  U3961/Z (dti_28hc_7t_30_nand2x2)                     0.01828    0.77836 f
  U3517/Z (dti_28hc_7t_30_nor2hpx1)                    0.02273    0.80110 r
  U4149/Z (dti_28hc_7t_30_nand3i1x2)                   0.02129    0.82239 f
  U4093/Z (dti_28hc_7t_30_nor3px2)                     0.03260    0.85499 r
  U4127/Z (dti_28hc_7t_30_nand2px2)                    0.01581    0.87080 f
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.02597    0.89677 r
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.02382    0.92059 f
  U5695/Z (dti_28hc_7t_30_aoi22hplm2x4)                0.02855    0.94914 r
  U5641/Z (dti_28hc_7t_30_invx3)                       0.01194    0.96108 f
  U3453/Z (dti_28hc_7t_30_invx4)                       0.01469    0.97577 r
  U3448/Z (dti_28hc_7t_30_ioa12x2)                     0.01932    0.99509 f
  U4003/Z (dti_28hc_7t_30_nand2px4)                    0.02145    1.01654 r
  U4112/Z (dti_28hc_7t_30_invshzx6)                    0.01280    1.02934 f
  U3408/Z (dti_28hc_7t_30_oai12relm2x12)               0.02349    1.05283 r
  U3881/Z (dti_28hc_7t_30_nand2x3)                     0.01557    1.06839 f
  U3262/Z (dti_28hc_7t_30_oai12rex1)                   0.02509    1.09348 r
  eda_strobe_ram/strb_memory_reg[2][2]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.09348 r
  data arrival time                                               1.09348

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][2]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    1.11842 r
  library setup time                                  -0.02372    1.09470
  data required time                                              1.09470
  --------------------------------------------------------------------------
  data required time                                              1.09470
  data arrival time                                              -1.09348
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00186


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4314/Z (dti_28hc_7t_30_aoi22xp8)                    0.04413    0.21654 r
  U7486/Z (dti_28hc_7t_30_nand4plm2x2)                 0.03176    0.24831 f
  U5064/Z (dti_28hc_7t_30_xnor2optax4)                 0.05387    0.30218 f
  U5132/Z (dti_28hc_7t_30_nand2px4)                    0.01677    0.31895 r
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01062    0.32957 f
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.01108    0.34065 r
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.01100    0.35165 f
  U3433/Z (dti_28hc_7t_30_nand2px4)                    0.01699    0.36864 r
  U3976/Z (dti_28hc_7t_30_nor2hpx4)                    0.00980    0.37844 f
  U5497/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01429    0.39273 r
  U3888/Z (dti_28hc_7t_30_nand2mhzx10)                 0.01458    0.40731 f
  U3874/Z (dti_28hc_7t_30_iao22x2)                     0.02419    0.43150 r
  U7272/Z (dti_28hc_7t_30_nand3x2)                     0.02312    0.45462 f
  eda_iterated_ram/iterated_memory_reg[4][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.45462 f
  data arrival time                                               0.45462

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00469    0.45584
  data required time                                              0.45584
  --------------------------------------------------------------------------
  data required time                                              0.45584
  data arrival time                                              -0.45462
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00122
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00186


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39080 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40884 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42089 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43912 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43912 r
  data arrival time                                               0.43912

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43912
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00123
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00186


  Startpoint: eda_fifos/sync_fifo_left/read_control_inst/rd_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/read_control_inst/rd_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/read_control_inst/rd_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01lpax1)
                                                       0.06429    0.72219 r
  U6229/Z (dti_28hc_7t_30_nand2i1x1)                   0.03561    0.75780 r
  U6392/Z (dti_28hc_7t_30_and2x1)                      0.03203    0.78983 r
  U6393/Z (dti_28hc_7t_30_invx1)                       0.01084    0.80067 f
  U6394/Z (dti_28hc_7t_30_or2x1)                       0.02950    0.83016 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.03114    0.86130 r
  U6557/Z (dti_28hc_7t_30_ao13x1)                      0.02730    0.88860 r
  U5007/Z (dti_28hc_7t_30_iao22x1)                     0.02625    0.91485 r
  U5571/Z (dti_28hc_7t_30_invx2)                       0.01066    0.92551 f
  U3443/Z (dti_28hc_7t_30_nor2x2)                      0.01800    0.94351 r
  U4054/Z (dti_28hc_7t_30_nand3px2)                    0.02203    0.96554 f
  U5532/Z (dti_28hc_7t_30_oai12relm2x6)                0.02676    0.99230 r
  U6445/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01436    1.00666 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01872    1.02538 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04361 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05892 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07379 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08775 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10506 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10506 f
  data arrival time                                               1.10506

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10506
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00123
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00186


  Startpoint: eda_img_ram/img_memory_reg[4][5][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][7]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10876    0.10876 f
  U4911/Z (dti_28hc_7t_30_aoi22x1)                     0.03494    0.14370 r
  U6640/Z (dti_28hc_7t_30_nand4px1)                    0.03674    0.18045 f
  U6950/Z (dti_28hc_7t_30_aoi22x3)                     0.03852    0.21897 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02862    0.24758 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28773 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31557 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33266 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35198 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36670 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38795 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40619 f
  U5371/Z (dti_28hc_7t_30_muxi21x1)                    0.02754    0.43373 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][5]/D (dti_28hc_7t_30_ffqbckfsux2)
                                                       0.00000    0.43373 r
  data arrival time                                               0.43373

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckfsux2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02557    0.43496
  data required time                                              0.43496
  --------------------------------------------------------------------------
  data required time                                              0.43496
  data arrival time                                              -0.43373
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00123
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00186


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29291 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39161 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41028 r
  U7766/Z (dti_28hc_7t_30_nand2xp8)                    0.01732    0.42760 f
  U3275/Z (dti_28hc_7t_30_oai112hpx2)                  0.01776    0.44536 r
  eda_iterated_ram/iterated_memory_reg[0][4]/D (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.44536 r
  data arrival time                                               0.44536

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01394    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44536
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00123
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00187


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92502 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94040 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95160 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96759 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99481 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01707 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03604 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05321 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06803 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08046 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10017 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10017 r
  data arrival time                                               1.10017

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10017
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00123
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00187


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92502 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94040 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95160 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96759 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99481 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01707 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03604 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05321 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06803 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08046 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10017 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10017 r
  data arrival time                                               1.10017

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10017
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00123
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00187


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39080 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40883 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42088 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43912 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43912 r
  data arrival time                                               0.43912

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43912
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00123
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00187


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92502 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94039 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95160 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96758 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99481 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01707 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03604 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05321 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06803 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08046 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10017 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10017 r
  data arrival time                                               1.10017

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10017
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00123
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00187


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3750/Z (dti_28hc_7t_30_invshzx6)                    0.00871    0.11435 f
  U3599/Z (dti_28hc_7t_30_aoi22rex1)                   0.03404    0.14839 r
  U5238/Z (dti_28hc_7t_30_nand4px1)                    0.03020    0.17859 f
  U7189/Z (dti_28hc_7t_30_aoi22x1)                     0.04021    0.21880 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02826    0.24706 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28721 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31504 r
  U5152/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02027    0.33531 f
  U4181/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03039    0.36570 r
  U3383/Z (dti_28hc_7t_30_nand2px1)                    0.01864    0.38434 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02334    0.40767 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42550 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44422 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44422 r
  data arrival time                                               0.44422

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44422
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00123
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00187


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94039 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95159 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96758 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99481 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01707 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03604 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05320 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06803 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08045 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10017 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10017 r
  data arrival time                                               1.10017

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10017
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00188


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94039 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95159 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96758 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99481 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01706 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03604 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05320 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06803 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08045 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10016 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10016 r
  data arrival time                                               1.10016

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10016
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00188


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U7747/Z (dti_28hc_7t_30_nand2x2)                     0.01519    0.36858 f
  U3890/Z (dti_28hc_7t_30_nor2x2)                      0.01981    0.38839 r
  U3398/Z (dti_28hc_7t_30_invx2)                       0.00921    0.39761 f
  U3893/Z (dti_28hc_7t_30_nand2x3)                     0.01353    0.41114 r
  U3341/Z (dti_28hc_7t_30_nand2x1)                     0.01498    0.42612 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01813    0.44425 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44425 r
  data arrival time                                               0.44425

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44425
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00188


  Startpoint: eda_img_ram/img_memory_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[0][1][2]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[0][1][2]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10709    0.10709 f
  U3735/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03750    0.14460 r
  U3811/Z (dti_28hc_7t_30_nand4px1)                    0.03120    0.17579 f
  U6288/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.19659 r
  U4358/Z (dti_28hc_7t_30_and2xp58)                    0.03184    0.22843 r
  U4676/Z (dti_28hc_7t_30_nand4px1)                    0.02236    0.25079 f
  U5286/Z (dti_28hc_7t_30_xnor2optax4)                 0.05197    0.30275 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.02137    0.32412 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34641 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36248 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37837 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39170 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41037 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42502 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44435 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44435 r
  data arrival time                                               0.44435

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44435
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00188


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01946    0.88116 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94039 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95159 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96758 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99480 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01706 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03603 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05320 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06803 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08045 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10016 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10016 r
  data arrival time                                               1.10016

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10016
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00188


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U7747/Z (dti_28hc_7t_30_nand2x2)                     0.01519    0.36858 f
  U3890/Z (dti_28hc_7t_30_nor2x2)                      0.01981    0.38839 r
  U3398/Z (dti_28hc_7t_30_invx2)                       0.00921    0.39761 f
  U3893/Z (dti_28hc_7t_30_nand2x3)                     0.01353    0.41114 r
  U3341/Z (dti_28hc_7t_30_nand2x1)                     0.01498    0.42612 f
  U5528/Z (dti_28hc_7t_30_nand3x2)                     0.01813    0.44425 r
  eda_iterated_ram/iterated_memory_reg[3][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44425 r
  data arrival time                                               0.44425

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01504    0.44549
  data required time                                              0.44549
  --------------------------------------------------------------------------
  data required time                                              0.44549
  data arrival time                                              -0.44425
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00188


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01946    0.88116 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94039 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95159 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96758 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99480 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01706 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03603 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05320 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06802 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08045 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10016 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10016 r
  data arrival time                                               1.10016

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10016
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00188


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88116 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94039 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95159 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96758 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99480 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01706 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03603 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05320 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06802 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08045 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10016 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10016 r
  data arrival time                                               1.10016

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10016
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00188


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3668/Z (dti_28hc_7t_30_invmhzx16)                   0.01212    0.11505 f
  U3658/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02689    0.14193 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02527    0.16720 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20603 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24132 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29313 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32274 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34655 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37813 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40118 f
  U3738/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43446 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43446 r
  data arrival time                                               0.43446

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][4]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02483    0.43570
  data required time                                              0.43570
  --------------------------------------------------------------------------
  data required time                                              0.43570
  data arrival time                                              -0.43446
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00188


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01946    0.88116 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94039 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95159 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96758 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99480 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01706 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03603 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05320 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06802 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08045 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10016 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10016 r
  data arrival time                                               1.10016

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10016
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00189


  Startpoint: eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.06964    0.72753 r
  U4123/Z (dti_28hc_7t_30_xor2x4)                      0.05901    0.78654 f
  U4153/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03126    0.81781 r
  U3514/Z (dti_28hc_7t_30_invx1)                       0.01076    0.82857 f
  U5050/Z (dti_28hc_7t_30_and2x1)                      0.02441    0.85298 f
  U5048/Z (dti_28hc_7t_30_invx1)                       0.01869    0.87167 r
  U4096/Z (dti_28hc_7t_30_nor2x1)                      0.01051    0.88218 f
  U6957/Z (dti_28hc_7t_30_nor3px1)                     0.02510    0.90727 r
  U4182/Z (dti_28hc_7t_30_oai112x1)                    0.02337    0.93064 f
  U4074/Z (dti_28hc_7t_30_or2x2)                       0.03970    0.97034 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02718    0.99752 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01909    1.01661 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.02973 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04369 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05901 r
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01506    1.07406 f
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02896    1.10302 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10302 r
  data arrival time                                               1.10302

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10302
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00189


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3750/Z (dti_28hc_7t_30_invshzx6)                    0.00871    0.11435 f
  U3599/Z (dti_28hc_7t_30_aoi22rex1)                   0.03404    0.14839 r
  U5238/Z (dti_28hc_7t_30_nand4px1)                    0.03020    0.17859 f
  U7189/Z (dti_28hc_7t_30_aoi22x1)                     0.04021    0.21880 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.02826    0.24706 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28721 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31504 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33213 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35145 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36617 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38742 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40567 f
  U5623/Z (dti_28hc_7t_30_muxi21x1)                    0.02754    0.43321 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43321 r
  data arrival time                                               0.43321

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43321
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00124
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00189


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39082 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40885 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42090 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43911 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43911 r
  data arrival time                                               0.43911

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43911
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00189


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U4963/Z (dti_28hc_7t_30_invmhzx8)                    0.01042    0.11199 f
  U4626/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02643    0.13842 r
  U5660/Z (dti_28hc_7t_30_nand4px2)                    0.02635    0.16477 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.05235    0.21713 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25070 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29566 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32726 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34569 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36691 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38382 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40035 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41582 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02188    0.43770 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43770 r
  data arrival time                                               0.43770

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43770
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00189


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39188 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40452 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41833 r
  U3862/Z (dti_28hc_7t_30_nand2hpx1)                   0.01122    0.42956 f
  U7166/Z (dti_28hc_7t_30_nand3x2)                     0.01477    0.44433 r
  eda_iterated_ram/iterated_memory_reg[3][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44433 r
  data arrival time                                               0.44433

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01495    0.44557
  data required time                                              0.44557
  --------------------------------------------------------------------------
  data required time                                              0.44557
  data arrival time                                              -0.44433
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00190


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39077 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42086 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43910 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43910 r
  data arrival time                                               0.43910

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43910
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00190


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92502 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94038 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95158 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96757 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99479 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01705 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03602 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05319 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06802 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08044 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10015 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10015 r
  data arrival time                                               1.10015

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10015
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00190


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92502 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94038 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95158 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96757 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99479 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01705 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03602 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05319 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06802 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08044 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10015 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10015 r
  data arrival time                                               1.10015

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10015
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00190


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39155 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40410 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41791 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42909 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44440 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44440 r
  data arrival time                                               0.44440

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44440
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00190


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92502 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94038 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95158 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96757 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99479 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01705 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03602 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05319 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06801 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08044 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10015 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10015 r
  data arrival time                                               1.10015

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10015
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00190


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03971    0.28155 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30036 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32955 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35234 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36709 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38126 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42085 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43910 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43910 r
  data arrival time                                               0.43910

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43910
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00190


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01217    0.39082 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40885 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42090 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43910 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43910 r
  data arrival time                                               0.43910

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43910
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00190


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39077 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42085 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43910 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43910 r
  data arrival time                                               0.43910

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43910
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03334    0.14290 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17246 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21404 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25079 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29389 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33728 f
  U5650/Z (dti_28hc_7t_30_invx2)                       0.01575    0.35303 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01330    0.36632 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38758 r
  U6535/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40582 f
  U5409/Z (dti_28hc_7t_30_muxi21x1)                    0.02737    0.43320 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43320 r
  data arrival time                                               0.43320

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43320
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.02376    0.10495 r
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01217    0.11712 f
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01745    0.13457 r
  U5097/Z (dti_28hc_7t_30_nand2x1)                     0.01882    0.15339 f
  U4090/Z (dti_28hc_7t_30_nand4px2)                    0.02739    0.18078 r
  U4352/Z (dti_28hc_7t_30_nand2x1)                     0.01590    0.19668 f
  U4332/Z (dti_28hc_7t_30_and2x1)                      0.02331    0.21999 f
  U5707/Z (dti_28hc_7t_30_nand3hpx1)                   0.02079    0.24077 r
  U5210/Z (dti_28hc_7t_30_nand2x2)                     0.01731    0.25808 f
  U5663/Z (dti_28hc_7t_30_xnor2optax4)                 0.04384    0.30192 f
  U7102/Z (dti_28hc_7t_30_invx2)                       0.01438    0.31630 r
  U3428/Z (dti_28hc_7t_30_nand3i1x2)                   0.01670    0.33300 f
  U4972/Z (dti_28hc_7t_30_or2hpx2)                     0.03177    0.36477 f
  U3385/Z (dti_28hc_7t_30_invx4)                       0.01547    0.38024 r
  U3850/Z (dti_28hc_7t_30_nand2px2)                    0.02221    0.40244 f
  U5067/Z (dti_28hc_7t_30_muxi21x1)                    0.03176    0.43420 r
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43420 r
  data arrival time                                               0.43420

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_down/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02507    0.43545
  data required time                                              0.43545
  --------------------------------------------------------------------------
  data required time                                              0.43545
  data arrival time                                              -0.43420
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39155 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40410 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42341 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43388 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44551 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44551 r
  data arrival time                                               0.44551

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44551
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94037 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95157 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96756 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99479 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01705 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03602 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05319 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06801 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08044 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10015 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10015 r
  data arrival time                                               1.10015

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10015
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_fifos/sync_fifo_upright/read_control_inst/rd_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_upright/read_control_inst/rd_addr_reg[2]/CK (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_upright/read_control_inst/rd_addr_reg[2]/Q (dti_28hc_7t_30_ffqbcka01x2)
                                                       0.07540    0.73330 r
  U4207/Z (dti_28hc_7t_30_xnor2bx1)                    0.04482    0.77812 r
  U4205/Z (dti_28hc_7t_30_invx1)                       0.01537    0.79349 f
  U5511/Z (dti_28hc_7t_30_xnor2x1)                     0.03839    0.83188 r
  U3467/Z (dti_28hc_7t_30_nor2i1x2)                    0.02681    0.85869 r
  U5604/Z (dti_28hc_7t_30_or2hpx2)                     0.01990    0.87859 r
  U4687/Z (dti_28hc_7t_30_nor3px4)                     0.01082    0.88942 f
  U4129/Z (dti_28hc_7t_30_nand2xp5)                    0.01854    0.90795 r
  U3468/Z (dti_28hc_7t_30_nand4px1)                    0.01761    0.92556 f
  U3459/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02613    0.95169 r
  U5698/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01929    0.97098 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02380    0.99479 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01705 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03602 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05319 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06801 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08044 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10015 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10015 r
  data arrival time                                               1.10015

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10015
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39145 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40410 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41791 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42908 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44439 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44439 r
  data arrival time                                               0.44439

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44439
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00125
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88117 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94037 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95157 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96756 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99479 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01705 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03602 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05319 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06801 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08044 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10015 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10015 r
  data arrival time                                               1.10015

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10015
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39076 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42085 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43909 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43909 r
  data arrival time                                               0.43909

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43909
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3933/Z (dti_28hc_7t_30_invx10)                      0.01174    0.11467 f
  U5932/Z (dti_28hc_7t_30_nand2x1)                     0.01840    0.13307 r
  U5660/Z (dti_28hc_7t_30_nand4px2)                    0.03169    0.16476 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.05235    0.21711 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25069 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29565 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32725 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34568 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36690 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38381 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40034 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41581 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02188    0.43769 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43769 r
  data arrival time                                               0.43769

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43769
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39155 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40410 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41791 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42908 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44439 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44439 r
  data arrival time                                               0.44439

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44439
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01946    0.88116 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94037 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95157 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96756 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99479 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01704 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03602 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05318 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06801 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08043 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10014 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10014 r
  data arrival time                                               1.10014

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10014
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01946    0.88116 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94037 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95157 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96756 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99478 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01704 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03602 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05318 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06801 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08043 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10014 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10014 r
  data arrival time                                               1.10014

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10014
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.02019    0.35789 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37647 f
  U5537/Z (dti_28hc_7t_30_nor2px2)                     0.01892    0.39539 r
  U3812/Z (dti_28hc_7t_30_invx3)                       0.01553    0.41092 f
  U5687/Z (dti_28hc_7t_30_muxi21x2)                    0.02407    0.43499 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43499 r
  data arrival time                                               0.43499

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02428    0.43625
  data required time                                              0.43625
  --------------------------------------------------------------------------
  data required time                                              0.43625
  data arrival time                                              -0.43499
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01947    0.88116 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94037 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95157 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96756 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99478 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01704 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03602 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05318 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06801 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08043 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10014 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10014 r
  data arrival time                                               1.10014

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10014
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39077 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42086 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43909 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43909 r
  data arrival time                                               0.43909

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43909
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_img_ram/img_memory_reg[1][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][2][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][2][7]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10863    0.10863 f
  U4767/Z (dti_28hc_7t_30_aoi22x1)                     0.03822    0.14685 r
  U3982/Z (dti_28hc_7t_30_nand4x1)                     0.03435    0.18120 f
  U6193/Z (dti_28hc_7t_30_nand2x1)                     0.03302    0.21422 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.03282    0.24703 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28718 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31502 r
  U5152/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02027    0.33529 f
  U4181/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03039    0.36568 r
  U3383/Z (dti_28hc_7t_30_nand2px1)                    0.01864    0.38431 f
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02334    0.40765 r
  U6651/Z (dti_28hc_7t_30_nand2x1)                     0.01783    0.42548 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01872    0.44419 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44419 r
  data arrival time                                               0.44419

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44419
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39145 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40410 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42341 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43388 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44550 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44550 r
  data arrival time                                               0.44550

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44550
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.03536    0.15142 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17515 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20122 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24109 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29290 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32251 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34632 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36239 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37828 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39161 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41028 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42493 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01940    0.44433 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44433 r
  data arrival time                                               0.44433

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44433
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01946    0.88116 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92501 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94037 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95157 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96756 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99478 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01704 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03601 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05318 f
  U3914/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06800 r
  U3346/Z (dti_28hc_7t_30_nand2xp8)                    0.01243    1.08043 f
  U3771/Z (dti_28hc_7t_30_oai12rex1)                   0.01971    1.10014 r
  eda_strobe_ram/strb_memory_reg[4][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10014 r
  data arrival time                                               1.10014

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[4][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10014
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00191


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01859    0.39155 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40410 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42341 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43388 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44550 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44550 r
  data arrival time                                               0.44550

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44550
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39080 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40884 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42089 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43909 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43909 r
  data arrival time                                               0.43909

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43909
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4612/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03651    0.12970 r
  U5660/Z (dti_28hc_7t_30_nand4px2)                    0.03506    0.16476 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.05235    0.21711 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25068 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29564 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32725 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34568 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36690 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38380 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40034 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41581 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02188    0.43769 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43769 r
  data arrival time                                               0.43769

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43769
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03971    0.28155 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30036 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32955 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35234 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36709 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38126 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42085 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43909 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43909 r
  data arrival time                                               0.43909

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43909
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39076 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40879 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42084 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43909 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43909 r
  data arrival time                                               0.43909

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43909
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88131 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00620 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02534 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04357 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05889 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07375 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08772 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10503 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10503 f
  data arrival time                                               1.10503

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10503
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00620 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02534 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04357 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05889 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07375 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08772 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10503 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10503 f
  data arrival time                                               1.10503

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10503
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U4963/Z (dti_28hc_7t_30_invmhzx8)                    0.01042    0.11199 f
  U4626/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02643    0.13842 r
  U5660/Z (dti_28hc_7t_30_nand4px2)                    0.02635    0.16477 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.05235    0.21713 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25070 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29566 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32726 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34569 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36691 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38382 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40035 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41582 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02186    0.43768 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43768 r
  data arrival time                                               0.43768

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43768
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39077 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42085 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43909 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43909 r
  data arrival time                                               0.43909

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43909
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00620 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02534 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04357 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05889 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07375 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08772 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10502 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10502 f
  data arrival time                                               1.10502

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10502
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00126
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00620 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02534 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04357 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05888 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07375 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08771 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10502 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10502 f
  data arrival time                                               1.10502

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10502
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00620 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02534 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04357 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05888 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07375 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08771 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10502 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10502 f
  data arrival time                                               1.10502

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10502
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U5872/Z (dti_28hc_7t_30_nand2x1)                     0.01894    0.14137 r
  U4886/Z (dti_28hc_7t_30_nand4px2)                    0.03079    0.17216 f
  U5173/Z (dti_28hc_7t_30_aoi22x1)                     0.04073    0.21289 r
  U3647/Z (dti_28hc_7t_30_nand4px1)                    0.03425    0.24714 f
  U5685/Z (dti_28hc_7t_30_xnor2bx1)                    0.03723    0.28437 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02532    0.30969 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33276 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34800 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36656 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38066 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40290 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03921    0.44211 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44211 r
  data arrival time                                               0.44211

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44211
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39076 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42085 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43908 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43908 r
  data arrival time                                               0.43908

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43908
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00192


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03334    0.14290 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17246 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21404 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25079 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29389 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33728 f
  U3421/Z (dti_28hc_7t_30_nor2hpx4)                    0.02019    0.35747 r
  U3418/Z (dti_28hc_7t_30_nand3pshzoptax8)             0.01858    0.37605 f
  U3368/Z (dti_28hc_7t_30_nor2px4)                     0.02155    0.39760 r
  U3281/Z (dti_28hc_7t_30_invx3)                       0.01406    0.41166 f
  U4555/Z (dti_28hc_7t_30_muxi21x2)                    0.02304    0.43470 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[3][4]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43470 r
  data arrival time                                               0.43470

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[3][4]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02456    0.43597
  data required time                                              0.43597
  --------------------------------------------------------------------------
  data required time                                              0.43597
  data arrival time                                              -0.43470
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00193


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39080 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40883 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42088 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43908 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43908 r
  data arrival time                                               0.43908

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43908
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00193


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3609/Z (dti_28hc_7t_30_invshzx6)                    0.02429    0.26613 r
  U7224/Z (dti_28hc_7t_30_oai22lm2x6)                  0.02102    0.28714 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02427    0.31141 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32328 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34527 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35950 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38425 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40087 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43428 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43428 r
  data arrival time                                               0.43428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00193


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94052 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96771 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00619 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02534 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04357 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05888 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07375 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08771 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10502 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10502 f
  data arrival time                                               1.10502

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10502
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00193


  Startpoint: eda_img_ram/img_memory_reg[1][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][2][7]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][2][7]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10863    0.10863 f
  U4767/Z (dti_28hc_7t_30_aoi22x1)                     0.03822    0.14685 r
  U3982/Z (dti_28hc_7t_30_nand4x1)                     0.03435    0.18120 f
  U6193/Z (dti_28hc_7t_30_nand2x1)                     0.03302    0.21422 r
  U5088/Z (dti_28hc_7t_30_nand4px2)                    0.03282    0.24703 f
  U5498/Z (dti_28hc_7t_30_xor2bx1)                     0.04015    0.28718 f
  U5284/Z (dti_28hc_7t_30_nor2px2)                     0.02784    0.31502 r
  U7392/Z (dti_28hc_7t_30_nand2px2)                    0.01709    0.33211 f
  U6983/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01932    0.35143 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01472    0.36614 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38740 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40564 f
  U5623/Z (dti_28hc_7t_30_muxi21x1)                    0.02754    0.43318 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43318 r
  data arrival time                                               0.43318

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43318
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00193


  Startpoint: eda_img_ram/img_memory_reg[3][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][0][2]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][0][2]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10715    0.10715 f
  U4766/Z (dti_28hc_7t_30_aoi22x1)                     0.03943    0.14658 r
  U6767/Z (dti_28hc_7t_30_nand3hpx2)                   0.02139    0.16797 f
  U4487/Z (dti_28hc_7t_30_aoi22x2)                     0.03653    0.20450 r
  U4778/Z (dti_28hc_7t_30_nand2px2)                    0.01643    0.22093 f
  U5126/Z (dti_28hc_7t_30_invx4)                       0.01342    0.23435 r
  U5125/Z (dti_28hc_7t_30_nand2pshzx8)                 0.01651    0.25086 f
  U4185/Z (dti_28hc_7t_30_xor2bx1)                     0.03658    0.28744 f
  U5451/Z (dti_28hc_7t_30_nor2px4)                     0.02630    0.31374 r
  U7233/Z (dti_28hc_7t_30_nand2px2)                    0.01360    0.32734 f
  U3480/Z (dti_28hc_7t_30_invx3)                       0.01488    0.34222 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02564    0.36786 f
  U5521/Z (dti_28hc_7t_30_nor2px4)                     0.02239    0.39026 r
  U3282/Z (dti_28hc_7t_30_invx3)                       0.01331    0.40356 f
  U5438/Z (dti_28hc_7t_30_muxi21x1)                    0.02162    0.42518 r
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/D (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.42518 r
  data arrival time                                               0.42518

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckx1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03407    0.42645
  data required time                                              0.42645
  --------------------------------------------------------------------------
  data required time                                              0.42645
  data arrival time                                              -0.42518
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00193


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39076 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40879 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42084 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43908 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43908 r
  data arrival time                                               0.43908

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43908
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00193


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.09069 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10293 r
  U3933/Z (dti_28hc_7t_30_invx10)                      0.01174    0.11467 f
  U5932/Z (dti_28hc_7t_30_nand2x1)                     0.01840    0.13307 r
  U5660/Z (dti_28hc_7t_30_nand4px2)                    0.03169    0.16476 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.05235    0.21711 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25069 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29565 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32725 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34568 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36690 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38381 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40034 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41581 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02186    0.43767 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43767 r
  data arrival time                                               0.43767

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43767
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U5135/Z (dti_28hc_7t_30_aoi22x3)                     0.02668    0.13970 r
  U3838/Z (dti_28hc_7t_30_nand4px2)                    0.02732    0.16702 f
  U5493/Z (dti_28hc_7t_30_aoi22x3)                     0.03883    0.20586 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03529    0.24115 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29296 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32257 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37833 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39166 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41034 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42498 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44432 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44432 r
  data arrival time                                               0.44432

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44432
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37835 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40140 f
  U5444/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43468 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43468 r
  data arrival time                                               0.43468

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][5]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43468
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37835 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40140 f
  U3264/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43468 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43468 r
  data arrival time                                               0.43468

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][3]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43468
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U3899/Z (dti_28hc_7t_30_bufx3)                       0.03158    0.37835 r
  U6125/Z (dti_28hc_7t_30_nand4poptax8)                0.02306    0.40140 f
  U4619/Z (dti_28hc_7t_30_muxi21x1)                    0.03327    0.43468 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43468 r
  data arrival time                                               0.43468

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[1][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02457    0.43595
  data required time                                              0.43595
  --------------------------------------------------------------------------
  data required time                                              0.43595
  data arrival time                                              -0.43468
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00127
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U6101/Z (dti_28hc_7t_30_nand2x1)                     0.01308    0.13551 r
  U3739/Z (dti_28hc_7t_30_and2x1)                      0.02333    0.15884 r
  U3706/Z (dti_28hc_7t_30_nand3x1)                     0.02229    0.18113 f
  U5252/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.20193 r
  U3614/Z (dti_28hc_7t_30_and2x1)                      0.02587    0.22780 r
  U3607/Z (dti_28hc_7t_30_nand3x2)                     0.02686    0.25466 f
  U6478/Z (dti_28hc_7t_30_xnor2optax4)                 0.04609    0.30075 r
  U6469/Z (dti_28hc_7t_30_invx2)                       0.00784    0.30859 f
  U3447/Z (dti_28hc_7t_30_nor2px1)                     0.01867    0.32726 r
  U7280/Z (dti_28hc_7t_30_invx2)                       0.01092    0.33818 f
  U5744/Z (dti_28hc_7t_30_nor2px4)                     0.02037    0.35855 r
  U3882/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01802    0.37657 f
  U3280/Z (dti_28hc_7t_30_nor3pmhzoptax10)             0.02586    0.40243 r
  U6481/Z (dti_28hc_7t_30_muxi21x1)                    0.03170    0.43413 r
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][0]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43413 r
  data arrival time                                               0.43413

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[5][0]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02512    0.43540
  data required time                                              0.43540
  --------------------------------------------------------------------------
  data required time                                              0.43540
  data arrival time                                              -0.43413
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03971    0.28152 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30034 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32952 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35231 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36707 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38123 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40877 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42083 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43907 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43907 r
  data arrival time                                               0.43907

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43907
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U7103/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02913    0.21633 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.02374    0.24007 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28269 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30992 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33299 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34823 f
  U6621/Z (dti_28hc_7t_30_bufmhzx6)                    0.02531    0.37354 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.02058    0.39412 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40589 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41779 r
  U3354/Z (dti_28hc_7t_30_aoi22hpx2)                   0.01105    0.42884 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01563    0.44447 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44447 r
  data arrival time                                               0.44447

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44447
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U3673/Z (dti_28hc_7t_30_aoi22x1)                     0.03307    0.15082 r
  U3666/Z (dti_28hc_7t_30_nand3hpx2)                   0.02665    0.17747 f
  U4471/Z (dti_28hc_7t_30_nand2x2)                     0.01913    0.19660 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.01855    0.21515 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24080 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25477 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29829 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32349 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34245 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35798 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37239 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38888 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42730 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45006 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45006 f
  data arrival time                                               0.45006

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45006
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4918/Z (dti_28hc_7t_30_aoi22x2)                     0.03180    0.14481 r
  U3894/Z (dti_28hc_7t_30_nand4px2)                    0.02915    0.17397 f
  U6461/Z (dti_28hc_7t_30_nand2x1)                     0.02246    0.19642 r
  U5690/Z (dti_28hc_7t_30_and2hpx2)                    0.02366    0.22008 r
  U4421/Z (dti_28hc_7t_30_nand3px2)                    0.01882    0.23890 f
  U4905/Z (dti_28hc_7t_30_invx3)                       0.01706    0.25596 r
  U5588/Z (dti_28hc_7t_30_xor2bx2)                     0.03023    0.28619 r
  U4143/Z (dti_28hc_7t_30_nand2x2)                     0.01906    0.30525 f
  U4900/Z (dti_28hc_7t_30_invx2)                       0.01653    0.32178 r
  U4116/Z (dti_28hc_7t_30_nand2px4)                    0.01924    0.34103 f
  U3993/Z (dti_28hc_7t_30_or2x1)                       0.03448    0.37550 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.01947    0.39497 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40674 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41864 r
  U3869/Z (dti_28hc_7t_30_nand2px1)                    0.01215    0.43079 f
  U5030/Z (dti_28hc_7t_30_nand3x2)                     0.01665    0.44744 r
  eda_iterated_ram/iterated_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44744 r
  data arrival time                                               0.44744

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01181    0.44872
  data required time                                              0.44872
  --------------------------------------------------------------------------
  data required time                                              0.44872
  data arrival time                                              -0.44744
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00194


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4545/Z (dti_28hc_7t_30_aoi22rex6)                   0.02870    0.14171 r
  U3623/Z (dti_28hc_7t_30_nand4px2)                    0.03070    0.17241 f
  U4314/Z (dti_28hc_7t_30_aoi22xp8)                    0.04413    0.21654 r
  U7486/Z (dti_28hc_7t_30_nand4plm2x2)                 0.03176    0.24831 f
  U5064/Z (dti_28hc_7t_30_xnor2optax4)                 0.05387    0.30218 f
  U5132/Z (dti_28hc_7t_30_nand2px4)                    0.01677    0.31895 r
  U5495/Z (dti_28hc_7t_30_nor2px4)                     0.01062    0.32957 f
  U5310/Z (dti_28hc_7t_30_invshzx6)                    0.01108    0.34065 r
  U3463/Z (dti_28hc_7t_30_nor2pmhzx12)                 0.01100    0.35165 f
  U3433/Z (dti_28hc_7t_30_nand2px4)                    0.01699    0.36864 r
  U3976/Z (dti_28hc_7t_30_nor2hpx4)                    0.00980    0.37844 f
  U5497/Z (dti_28hc_7t_30_nor2hpoptax6)                0.01429    0.39273 r
  U3888/Z (dti_28hc_7t_30_nand2mhzx10)                 0.01458    0.40731 f
  U3873/Z (dti_28hc_7t_30_aoi22x3)                     0.02025    0.42756 r
  U3720/Z (dti_28hc_7t_30_nand3x2)                     0.01913    0.44669 f
  eda_iterated_ram/iterated_memory_reg[4][2]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44669 f
  data arrival time                                               0.44669

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[4][2]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01256    0.44797
  data required time                                              0.44797
  --------------------------------------------------------------------------
  data required time                                              0.44797
  data arrival time                                              -0.44669
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4612/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03651    0.12970 r
  U5660/Z (dti_28hc_7t_30_nand4px2)                    0.03506    0.16476 f
  U4345/Z (dti_28hc_7t_30_aoi22x1)                     0.05235    0.21711 r
  U6660/Z (dti_28hc_7t_30_nand4px2)                    0.03358    0.25068 f
  U5864/Z (dti_28hc_7t_30_xor2bx2)                     0.04496    0.29564 f
  U3486/Z (dti_28hc_7t_30_nor3px4)                     0.03160    0.32725 r
  U3474/Z (dti_28hc_7t_30_nand2hpx4)                   0.01843    0.34568 f
  U3972/Z (dti_28hc_7t_30_nor2px1)                     0.02122    0.36690 r
  U6045/Z (dti_28hc_7t_30_nand2x2)                     0.01691    0.38380 f
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01653    0.40034 r
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.01547    0.41581 f
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02186    0.43767 r
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43767 r
  data arrival time                                               0.43767

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02158    0.43895
  data required time                                              0.43895
  --------------------------------------------------------------------------
  data required time                                              0.43895
  data arrival time                                              -0.43767
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_img_ram/img_memory_reg[4][4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][4][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][4][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10920    0.10920 f
  U4879/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03052    0.13972 r
  U3654/Z (dti_28hc_7t_30_invx1)                       0.01285    0.15257 f
  U4559/Z (dti_28hc_7t_30_nor2hpx2)                    0.01533    0.16790 r
  U4490/Z (dti_28hc_7t_30_nand3px4)                    0.01929    0.18720 f
  U7103/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02913    0.21633 r
  U4375/Z (dti_28hc_7t_30_nand4px2)                    0.02374    0.24007 f
  U5703/Z (dti_28hc_7t_30_xnor2bx1)                    0.04261    0.28268 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02723    0.30992 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33298 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34822 f
  U6621/Z (dti_28hc_7t_30_bufmhzx6)                    0.02531    0.37354 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.02058    0.39412 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40589 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41779 r
  U3354/Z (dti_28hc_7t_30_aoi22hpx2)                   0.01105    0.42884 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01563    0.44447 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44447 r
  data arrival time                                               0.44447

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44447
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U3609/Z (dti_28hc_7t_30_invshzx6)                    0.02429    0.26613 r
  U7224/Z (dti_28hc_7t_30_oai22lm2x6)                  0.02102    0.28714 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02427    0.31141 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32328 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34527 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35950 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38425 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40087 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43427 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43427 r
  data arrival time                                               0.43427

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43427
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29295 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32256 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34637 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36244 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37832 r
  U3402/Z (dti_28hc_7t_30_nand2x2)                     0.01333    0.39165 f
  U3901/Z (dti_28hc_7t_30_nand3x3)                     0.01868    0.41033 r
  U7782/Z (dti_28hc_7t_30_nand2x2)                     0.01465    0.42498 f
  U4539/Z (dti_28hc_7t_30_oai112hpx2)                  0.01933    0.44431 r
  eda_iterated_ram/iterated_memory_reg[0][0]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44431 r
  data arrival time                                               0.44431

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01494    0.44559
  data required time                                              0.44559
  --------------------------------------------------------------------------
  data required time                                              0.44559
  data arrival time                                              -0.44431
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88131 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99493 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00618 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02532 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04355 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05887 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07373 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08770 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10501 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10501 f
  data arrival time                                               1.10501

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10501
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U3613/Z (dti_28hc_7t_30_aoi22xp8)                    0.02986    0.14761 r
  U5894/Z (dti_28hc_7t_30_nand4px1)                    0.03307    0.18069 f
  U6249/Z (dti_28hc_7t_30_nand2x1)                     0.02218    0.20287 r
  U7256/Z (dti_28hc_7t_30_and2hpx2)                    0.02356    0.22643 r
  U5427/Z (dti_28hc_7t_30_nand3x2)                     0.01868    0.24511 f
  U3795/Z (dti_28hc_7t_30_xnor2optax4)                 0.04668    0.29179 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02787    0.31965 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34419 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38359 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40458 f
  U5820/Z (dti_28hc_7t_30_nor2x2)                      0.01871    0.42329 r
  U3330/Z (dti_28hc_7t_30_invx1)                       0.01004    0.43334 f
  U7086/Z (dti_28hc_7t_30_nand3x2)                     0.01376    0.44710 r
  eda_iterated_ram/iterated_memory_reg[1][4]/D (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.44710 r
  data arrival time                                               0.44710

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01215    0.44838
  data required time                                              0.44838
  --------------------------------------------------------------------------
  data required time                                              0.44838
  data arrival time                                              -0.44710
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99493 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00618 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02532 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04355 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05887 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07373 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08770 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10501 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10501 f
  data arrival time                                               1.10501

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10501
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5522/Z (dti_28hc_7t_30_aoi22rex1)                   0.03596    0.15371 r
  U5491/Z (dti_28hc_7t_30_nand4x1)                     0.03113    0.18483 f
  U4980/Z (dti_28hc_7t_30_aoi22x1)                     0.03658    0.22141 r
  U3897/Z (dti_28hc_7t_30_nand4px2)                    0.02624    0.24765 f
  U5572/Z (dti_28hc_7t_30_xnor2optax4)                 0.04876    0.29641 r
  U3560/Z (dti_28hc_7t_30_nand2px2)                    0.02165    0.31806 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03425    0.35231 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36706 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38123 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40877 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42082 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43907 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43907 r
  data arrival time                                               0.43907

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43907
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U7747/Z (dti_28hc_7t_30_nand2x2)                     0.01519    0.36858 f
  U3890/Z (dti_28hc_7t_30_nor2x2)                      0.01981    0.38839 r
  U3398/Z (dti_28hc_7t_30_invx2)                       0.00921    0.39761 f
  U3893/Z (dti_28hc_7t_30_nand2x3)                     0.01353    0.41114 r
  U3834/Z (dti_28hc_7t_30_nand2xp8)                    0.01601    0.42715 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01722    0.44437 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44437 r
  data arrival time                                               0.44437

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44437
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99492 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00618 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02532 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04355 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05887 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07373 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08770 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10501 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10501 f
  data arrival time                                               1.10501

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10501
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99492 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00618 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02532 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04355 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05887 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07373 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08770 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10501 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10501 f
  data arrival time                                               1.10501

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10501
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99492 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00618 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02532 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04355 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05887 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07373 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08770 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10500 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10500 f
  data arrival time                                               1.10500

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10500
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U3718/Z (dti_28hc_7t_30_aoi22x2)                     0.02576    0.14819 r
  U5469/Z (dti_28hc_7t_30_nand4px2)                    0.02662    0.17482 f
  U6941/Z (dti_28hc_7t_30_nand2x1)                     0.01944    0.19426 r
  U4504/Z (dti_28hc_7t_30_and2x1)                      0.02598    0.22024 r
  U4448/Z (dti_28hc_7t_30_nand3hpx1)                   0.02361    0.24385 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03875    0.28259 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30141 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.33059 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35338 r
  U7747/Z (dti_28hc_7t_30_nand2x2)                     0.01519    0.36858 f
  U3890/Z (dti_28hc_7t_30_nor2x2)                      0.01981    0.38839 r
  U3398/Z (dti_28hc_7t_30_invx2)                       0.00921    0.39761 f
  U3893/Z (dti_28hc_7t_30_nand2x3)                     0.01353    0.41114 r
  U3834/Z (dti_28hc_7t_30_nand2xp8)                    0.01601    0.42715 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01722    0.44436 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44436 r
  data arrival time                                               0.44436

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44436
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5983/Z (dti_28hc_7t_30_nand2x2)                     0.01271    0.14860 f
  U7440/Z (dti_28hc_7t_30_and2hpx2)                    0.02119    0.16979 f
  U4503/Z (dti_28hc_7t_30_nand3px2)                    0.01313    0.18292 r
  U4436/Z (dti_28hc_7t_30_nand2x2)                     0.01613    0.19905 f
  U5200/Z (dti_28hc_7t_30_nand3hpx2)                   0.02297    0.22201 r
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.01535    0.23737 f
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01600    0.25336 r
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04526    0.29862 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32383 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34278 r
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01241    0.35519 f
  U3942/Z (dti_28hc_7t_30_nand2x4)                     0.01285    0.36804 r
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01923    0.38727 f
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.02528    0.41255 r
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02962    0.44217 f
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44217 f
  data arrival time                                               0.44217

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01707    0.44346
  data required time                                              0.44346
  --------------------------------------------------------------------------
  data required time                                              0.44346
  data arrival time                                              -0.44217
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00128
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04350    0.04350 f
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01685    0.06035 r
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01655    0.07690 f
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.02554    0.10244 r
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.03312    0.13556 r
  U3643/Z (dti_28hc_7t_30_aoi22hpx1)                   0.01881    0.15437 f
  U6412/Z (dti_28hc_7t_30_nand4px1)                    0.02616    0.18054 r
  U4214/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02527    0.20581 f
  U5482/Z (dti_28hc_7t_30_aoi13rehpx2)                 0.03510    0.24091 r
  U5710/Z (dti_28hc_7t_30_xor2bx1)                     0.04128    0.28219 f
  U4652/Z (dti_28hc_7t_30_nor2px2)                     0.02418    0.30637 r
  U5018/Z (dti_28hc_7t_30_and2hpx2)                    0.02561    0.33197 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01404    0.34602 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37166 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39530 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01140    0.40670 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42173 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43089 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44416 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44416 r
  data arrival time                                               0.44416

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44416
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01536    0.94051 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95171 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96770 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99492 r
  U5615/Z (dti_28hc_7t_30_invx2)                       0.01125    1.00617 f
  U4508/Z (dti_28hc_7t_30_nor2px2)                     0.01914    1.02532 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01823    1.04355 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05886 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07373 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08769 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10500 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10500 f
  data arrival time                                               1.10500

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10500
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00195


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29268 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32229 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34609 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36216 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37805 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39289 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41364 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41364 r
  data arrival time                                               0.41364

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41364
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29268 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32229 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34609 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36216 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37805 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39289 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41364 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41364 r
  data arrival time                                               0.41364

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41364
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29268 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32229 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34609 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36216 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37805 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39289 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41364 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41364 r
  data arrival time                                               0.41364

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41364
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29268 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32229 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34609 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36216 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37805 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39289 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41364 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41364 r
  data arrival time                                               0.41364

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41364
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29268 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32229 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34609 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36216 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37805 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39289 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41364 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41364 r
  data arrival time                                               0.41364

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41364
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U5496/Z (dti_28hc_7t_30_aoi22x1)                     0.02475    0.14671 r
  U6921/Z (dti_28hc_7t_30_nand3hpx1)                   0.02622    0.17292 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03371    0.20664 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24079 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05189    0.29268 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32229 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34609 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36216 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37805 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39289 f
  U3714/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41364 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41364 r
  data arrival time                                               0.41364

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[4][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04560    0.41493
  data required time                                              0.41493
  --------------------------------------------------------------------------
  data required time                                              0.41493
  data arrival time                                              -0.41364
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5303/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01722    0.39017 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.01481    0.40498 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42089 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.43000 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44444 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44444 r
  data arrival time                                               0.44444

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44444
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03971    0.28152 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30034 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32952 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35231 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36707 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38123 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40877 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42083 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43906 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43906 r
  data arrival time                                               0.43906

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43906
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40448 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41829 r
  U3862/Z (dti_28hc_7t_30_nand2hpx1)                   0.01122    0.42951 f
  U7166/Z (dti_28hc_7t_30_nand3x2)                     0.01477    0.44429 r
  eda_iterated_ram/iterated_memory_reg[3][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44429 r
  data arrival time                                               0.44429

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01495    0.44557
  data required time                                              0.44557
  --------------------------------------------------------------------------
  data required time                                              0.44557
  data arrival time                                              -0.44429
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_img_ram/img_memory_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[3][3][4]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[3][3][4]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10956    0.10956 f
  U6148/Z (dti_28hc_7t_30_iao22x2)                     0.03376    0.14332 r
  U3612/Z (dti_28hc_7t_30_nand4px1)                    0.02956    0.17288 f
  U5225/Z (dti_28hc_7t_30_aoi22hpx1)                   0.04158    0.21446 r
  U6160/Z (dti_28hc_7t_30_nand4px2)                    0.03675    0.25121 f
  U5683/Z (dti_28hc_7t_30_xor2bx1)                     0.04310    0.29430 f
  U5477/Z (dti_28hc_7t_30_or2hpx2)                     0.04339    0.33769 f
  U5650/Z (dti_28hc_7t_30_invx2)                       0.01575    0.35344 r
  U3406/Z (dti_28hc_7t_30_nand2px2)                    0.01330    0.36674 f
  U3380/Z (dti_28hc_7t_30_nor2px4)                     0.02125    0.38800 r
  U7856/Z (dti_28hc_7t_30_nand2hpx4)                   0.01825    0.40624 f
  U5623/Z (dti_28hc_7t_30_muxi21x1)                    0.02692    0.43316 r
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43316 r
  data arrival time                                               0.43316

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_right/sync_fifo_mem_inst/fifo_mem_reg[4][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02608    0.43445
  data required time                                              0.43445
  --------------------------------------------------------------------------
  data required time                                              0.43445
  data arrival time                                              -0.43316
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39073 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40876 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42081 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43906 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43906 r
  data arrival time                                               0.43906

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43906
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39073 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40876 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42081 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43906 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43906 r
  data arrival time                                               0.43906

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43906
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_iterated_ram/iterated_memory_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[0][4]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[0][4]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax3)
                                                       0.06667    0.72456 r
  U6501/Z (dti_28hc_7t_30_nand2x1)                     0.01770    0.74226 f
  U4854/Z (dti_28hc_7t_30_nor3x2)                      0.03918    0.78145 r
  U3495/Z (dti_28hc_7t_30_nand2px1)                    0.02250    0.80395 f
  U4088/Z (dti_28hc_7t_30_nor2x1)                      0.03907    0.84302 r
  U6624/Z (dti_28hc_7t_30_nand2x1)                     0.02424    0.86726 f
  U6626/Z (dti_28hc_7t_30_nor2x1)                      0.03218    0.89944 r
  U4698/Z (dti_28hc_7t_30_nand2x1)                     0.01957    0.91900 f
  U4354/Z (dti_28hc_7t_30_or2x1)                       0.03219    0.95119 f
  U4066/Z (dti_28hc_7t_30_nand2x2)                     0.01260    0.96380 r
  U4023/Z (dti_28hc_7t_30_or3xp85)                     0.02724    0.99103 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.03007    1.02110 r
  U5530/Z (dti_28hc_7t_30_invx6)                       0.00889    1.02999 f
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01166    1.04164 r
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01498    1.05662 f
  U4297/Z (dti_28hc_7t_30_nand2x2)                     0.01694    1.07356 r
  U3246/Z (dti_28hc_7t_30_muxi21x2)                    0.02941    1.10297 r
  eda_strobe_ram/strb_memory_reg[5][0]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10297 r
  data arrival time                                               1.10297

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][0]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01416    1.10426
  data required time                                              1.10426
  --------------------------------------------------------------------------
  data required time                                              1.10426
  data arrival time                                              -1.10297
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4834/Z (dti_28hc_7t_30_bufmhzx22)                   0.02878    0.12196 f
  U3644/Z (dti_28hc_7t_30_aoi22rex1)                   0.02937    0.15133 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02373    0.17506 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20113 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24100 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29282 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32243 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34623 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36230 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37819 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39303 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41378 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41378 r
  data arrival time                                               0.41378

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41378
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_img_ram/img_memory_reg[1][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][1][0]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][1][0]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10669    0.10669 f
  U3900/Z (dti_28hc_7t_30_aoi22x2)                     0.03925    0.14594 r
  U5127/Z (dti_28hc_7t_30_nand4px2)                    0.02742    0.17337 f
  U7278/Z (dti_28hc_7t_30_nand2x2)                     0.01996    0.19333 r
  U5200/Z (dti_28hc_7t_30_nand3hpx2)                   0.02215    0.21548 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02544    0.24092 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25489 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29841 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32361 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34257 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35810 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37252 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01635    0.38887 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42729 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45005 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45005 f
  data arrival time                                               0.45005

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45005
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U6859/Z (dti_28hc_7t_30_nand2x4)                     0.02727    0.07565 f
  U4606/Z (dti_28hc_7t_30_nor2px6)                     0.04730    0.12295 r
  U5759/Z (dti_28hc_7t_30_nand2x1)                     0.01968    0.14263 f
  U4716/Z (dti_28hc_7t_30_and2xp58)                    0.03248    0.17511 f
  U3597/Z (dti_28hc_7t_30_nand3hpx1)                   0.02161    0.19672 r
  U6201/Z (dti_28hc_7t_30_nand2x1)                     0.01641    0.21313 f
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.02533    0.23846 r
  U4875/Z (dti_28hc_7t_30_nand2i1xp8)                  0.02766    0.26612 r
  U4183/Z (dti_28hc_7t_30_nand2x2)                     0.02203    0.28815 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02324    0.31139 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32325 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34524 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35948 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38422 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40084 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43426 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43426 r
  data arrival time                                               0.43426

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43426
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3609/Z (dti_28hc_7t_30_invshzx6)                    0.02429    0.26610 r
  U7224/Z (dti_28hc_7t_30_oai22lm2x6)                  0.02102    0.28712 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02427    0.31139 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32325 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34524 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35948 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38422 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40084 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03341    0.43426 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43426 r
  data arrival time                                               0.43426

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43426
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00196


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.02863    0.11775 f
  U5522/Z (dti_28hc_7t_30_aoi22rex1)                   0.03596    0.15371 r
  U5491/Z (dti_28hc_7t_30_nand4x1)                     0.03113    0.18483 f
  U4980/Z (dti_28hc_7t_30_aoi22x1)                     0.03658    0.22141 r
  U3897/Z (dti_28hc_7t_30_nand4px2)                    0.02624    0.24765 f
  U5572/Z (dti_28hc_7t_30_xnor2optax4)                 0.04876    0.29641 r
  U3560/Z (dti_28hc_7t_30_nand2px2)                    0.02165    0.31806 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.03425    0.35231 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36706 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38123 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40877 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42082 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43906 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43906 r
  data arrival time                                               0.43906

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43906
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39077 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42086 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43906 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43906 r
  data arrival time                                               0.43906

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43906
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39193 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40448 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41829 r
  U3862/Z (dti_28hc_7t_30_nand2hpx1)                   0.01122    0.42951 f
  U7166/Z (dti_28hc_7t_30_nand3x2)                     0.01477    0.44428 r
  eda_iterated_ram/iterated_memory_reg[3][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44428 r
  data arrival time                                               0.44428

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01495    0.44557
  data required time                                              0.44557
  --------------------------------------------------------------------------
  data required time                                              0.44557
  data arrival time                                              -0.44428
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_iterated_ram/iterated_memory_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[3][1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[3][1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.06526    0.72316 f
  U6036/Z (dti_28hc_7t_30_nand2x1)                     0.01427    0.73743 r
  U5186/Z (dti_28hc_7t_30_and2x1)                      0.02332    0.76075 r
  U3564/Z (dti_28hc_7t_30_nand3hpx1)                   0.01444    0.77520 f
  U5309/Z (dti_28hc_7t_30_nand2x1)                     0.01928    0.79447 r
  U4107/Z (dti_28hc_7t_30_nand2x2)                     0.02153    0.81600 f
  U4146/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03689    0.85289 r
  U4136/Z (dti_28hc_7t_30_nand3pmhzoptax6)             0.02172    0.87461 f
  U4898/Z (dti_28hc_7t_30_nor2i1x2)                    0.02925    0.90386 f
  U4097/Z (dti_28hc_7t_30_aoi12hpx2)                   0.01796    0.92182 r
  U3452/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01497    0.93679 f
  U3444/Z (dti_28hc_7t_30_aoi12rehpx2)                 0.02857    0.96536 r
  U3438/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02173    0.98709 f
  U6351/Z (dti_28hc_7t_30_nand2mhzx10)                 0.01930    1.00639 r
  U4008/Z (dti_28hc_7t_30_nand2x2)                     0.01344    1.01982 f
  U4888/Z (dti_28hc_7t_30_oai12rehplm2x2)              0.01659    1.03641 r
  U4302/Z (dti_28hc_7t_30_invx3)                       0.01137    1.04779 f
  U6931/Z (dti_28hc_7t_30_invshzx8)                    0.01191    1.05970 r
  U4498/Z (dti_28hc_7t_30_nand2px2)                    0.00991    1.06961 f
  U3293/Z (dti_28hc_7t_30_nand2xp8)                    0.01377    1.08338 r
  U3254/Z (dti_28hc_7t_30_oai12rex1)                   0.02057    1.10396 f
  eda_strobe_ram/strb_memory_reg[5][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10396 f
  data arrival time                                               1.10396

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01317    1.10525
  data required time                                              1.10525
  --------------------------------------------------------------------------
  data required time                                              1.10525
  data arrival time                                              -1.10396
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U3759/Z (dti_28hc_7t_30_bufmhzx14)                   0.02746    0.11556 f
  U5928/Z (dti_28hc_7t_30_nand2x1)                     0.01305    0.12862 r
  U3737/Z (dti_28hc_7t_30_invx1)                       0.00912    0.13773 f
  U4014/Z (dti_28hc_7t_30_aoi12hpx2)                   0.01688    0.15461 r
  U7255/Z (dti_28hc_7t_30_nand3x2)                     0.02517    0.17978 f
  U3638/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03562    0.21540 r
  U4421/Z (dti_28hc_7t_30_nand3px2)                    0.02263    0.23804 f
  U4905/Z (dti_28hc_7t_30_invx3)                       0.01706    0.25510 r
  U5588/Z (dti_28hc_7t_30_xor2bx2)                     0.03023    0.28532 r
  U4143/Z (dti_28hc_7t_30_nand2x2)                     0.01906    0.30439 f
  U4900/Z (dti_28hc_7t_30_invx2)                       0.01653    0.32092 r
  U4116/Z (dti_28hc_7t_30_nand2px4)                    0.01924    0.34016 f
  U3993/Z (dti_28hc_7t_30_or2x1)                       0.03448    0.37464 f
  U4147/Z (dti_28hc_7t_30_nor2px2)                     0.01947    0.39410 r
  U5751/Z (dti_28hc_7t_30_nor2shzx6)                   0.01178    0.40588 f
  U3892/Z (dti_28hc_7t_30_invshzx6)                    0.01190    0.41778 r
  U3354/Z (dti_28hc_7t_30_aoi22hpx2)                   0.01105    0.42883 f
  U3758/Z (dti_28hc_7t_30_nand3x2)                     0.01563    0.44445 r
  eda_iterated_ram/iterated_memory_reg[5][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44445 r
  data arrival time                                               0.44445

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[5][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01478    0.44575
  data required time                                              0.44575
  --------------------------------------------------------------------------
  data required time                                              0.44575
  data arrival time                                              -0.44445
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_img_ram/img_memory_reg[2][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10980    0.10980 f
  U4733/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03809    0.14789 r
  U4726/Z (dti_28hc_7t_30_nand4px1)                    0.02974    0.17762 f
  U6278/Z (dti_28hc_7t_30_nand2x1)                     0.02072    0.19834 r
  U7277/Z (dti_28hc_7t_30_and2x1)                      0.02663    0.22497 r
  U7281/Z (dti_28hc_7t_30_nand3x2)                     0.02154    0.24652 f
  U5236/Z (dti_28hc_7t_30_xnor2optax4)                 0.05025    0.29677 f
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02434    0.32111 r
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.01405    0.33517 f
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01445    0.34962 r
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01156    0.36117 f
  U5203/Z (dti_28hc_7t_30_aoi22x3)                     0.01916    0.38033 r
  U3893/Z (dti_28hc_7t_30_nand2x3)                     0.01956    0.39989 f
  U3353/Z (dti_28hc_7t_30_nand2px1)                    0.01886    0.41876 r
  U3816/Z (dti_28hc_7t_30_oai112rex2)                  0.02654    0.44530 f
  eda_iterated_ram/iterated_memory_reg[3][1]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44530 f
  data arrival time                                               0.44530

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01393    0.44659
  data required time                                              0.44659
  --------------------------------------------------------------------------
  data required time                                              0.44659
  data arrival time                                              -0.44530
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U6101/Z (dti_28hc_7t_30_nand2x1)                     0.01308    0.13551 r
  U3739/Z (dti_28hc_7t_30_and2x1)                      0.02333    0.15884 r
  U3706/Z (dti_28hc_7t_30_nand3x1)                     0.02229    0.18113 f
  U5252/Z (dti_28hc_7t_30_nand2x1)                     0.02080    0.20193 r
  U3614/Z (dti_28hc_7t_30_and2x1)                      0.02587    0.22780 r
  U3607/Z (dti_28hc_7t_30_nand3x2)                     0.02686    0.25466 f
  U6478/Z (dti_28hc_7t_30_xnor2optax4)                 0.04609    0.30075 r
  U6469/Z (dti_28hc_7t_30_invx2)                       0.00784    0.30859 f
  U3447/Z (dti_28hc_7t_30_nor2px1)                     0.01867    0.32726 r
  U7280/Z (dti_28hc_7t_30_invx2)                       0.01092    0.33818 f
  U5744/Z (dti_28hc_7t_30_nor2px4)                     0.02037    0.35855 r
  U6433/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01502    0.37358 f
  U3376/Z (dti_28hc_7t_30_invx3)                       0.01513    0.38871 r
  U3289/Z (dti_28hc_7t_30_nand2hpx4)                   0.01521    0.40392 f
  U5649/Z (dti_28hc_7t_30_muxi21x1)                    0.02732    0.43124 r
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43124 r
  data arrival time                                               0.43124

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/sync_fifo_mem_inst/fifo_mem_reg[4][5]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02799    0.43253
  data required time                                              0.43253
  --------------------------------------------------------------------------
  data required time                                              0.43253
  data arrival time                                              -0.43124
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39073 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40876 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42081 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43906 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43906 r
  data arrival time                                               0.43906

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43906
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00129
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39073 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40876 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42081 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01825    0.43906 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43906 r
  data arrival time                                               0.43906

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43906
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][3]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][1]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][4]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][0]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U5796/Z (dti_28hc_7t_30_invshzx6)                    0.01605    0.06517 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01428    0.07945 r
  U3768/Z (dti_28hc_7t_30_invx14)                      0.01013    0.08959 f
  U5492/Z (dti_28hc_7t_30_nand2mhzx32)                 0.01224    0.10183 r
  U4637/Z (dti_28hc_7t_30_invmhzx32)                   0.01037    0.11220 f
  U5156/Z (dti_28hc_7t_30_aoi22rex1)                   0.03235    0.14454 r
  U4271/Z (dti_28hc_7t_30_nand4x1)                     0.03098    0.17552 f
  U4333/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03097    0.20649 r
  U5080/Z (dti_28hc_7t_30_nand4px1)                    0.03415    0.24064 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05217    0.29281 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32242 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34622 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36229 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37818 r
  U3297/Z (dti_28hc_7t_30_nand2px4)                    0.01484    0.39302 f
  U3709/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02075    0.41377 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CE (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.41377 r
  data arrival time                                               0.41377

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckenfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.04546    0.41507
  data required time                                              0.41507
  --------------------------------------------------------------------------
  data required time                                              0.41507
  data arrival time                                              -0.41377
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39150 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40406 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41787 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42904 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44435 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44435 r
  data arrival time                                               0.44435

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44435
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_img_ram/img_memory_reg[4][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][1][7]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][1][7]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11191    0.11191 f
  U5783/Z (dti_28hc_7t_30_nand2x1)                     0.02157    0.13348 r
  U4010/Z (dti_28hc_7t_30_and2x1)                      0.02689    0.16037 r
  U3631/Z (dti_28hc_7t_30_nand3px1)                    0.02045    0.18082 f
  U5155/Z (dti_28hc_7t_30_aoi22x1)                     0.03815    0.21897 r
  U3602/Z (dti_28hc_7t_30_nand3hpx1)                   0.02626    0.24523 f
  U5720/Z (dti_28hc_7t_30_xnor2optax4)                 0.04762    0.29285 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02767    0.32052 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34506 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38446 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40545 f
  U6037/Z (dti_28hc_7t_30_invx2)                       0.01331    0.41877 r
  U3865/Z (dti_28hc_7t_30_nand2hpx1)                   0.01072    0.42949 f
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.01466    0.44415 r
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44415 r
  data arrival time                                               0.44415

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44545
  data required time                                              0.44545
  --------------------------------------------------------------------------
  data required time                                              0.44545
  data arrival time                                              -0.44415
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3999/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02505    0.13802 r
  U3620/Z (dti_28hc_7t_30_nand4px2)                    0.02500    0.16302 f
  U3598/Z (dti_28hc_7t_30_nand2x2)                     0.02860    0.19161 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.02386    0.21547 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24112 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25509 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29861 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32382 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34277 r
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01241    0.35518 f
  U3942/Z (dti_28hc_7t_30_nand2x4)                     0.01285    0.36803 r
  U3358/Z (dti_28hc_7t_30_nand3px4)                    0.01923    0.38726 f
  U7974/Z (dti_28hc_7t_30_aoi22x1)                     0.02528    0.41254 r
  U5324/Z (dti_28hc_7t_30_oai112x1)                    0.02962    0.44216 f
  eda_iterated_ram/iterated_memory_reg[2][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44216 f
  data arrival time                                               0.44216

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01707    0.44346
  data required time                                              0.44346
  --------------------------------------------------------------------------
  data required time                                              0.44346
  data arrival time                                              -0.44216
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_img_ram/img_memory_reg[5][4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][4][1]/CK (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][4][1]/Q (dti_28hc_7t_30_ffqbckena01xp5)
                                                       0.10883    0.10883 f
  U4958/Z (dti_28hc_7t_30_aoi22x3)                     0.03485    0.14368 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.02561    0.16930 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20342 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24202 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29384 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32345 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34725 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36332 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37921 r
  U3278/Z (dti_28hc_7t_30_nor2i1poptax10)              0.02970    0.40891 r
  U5592/Z (dti_28hc_7t_30_muxi21x2)                    0.02558    0.43448 r
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43448 r
  data arrival time                                               0.43448

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_downright/sync_fifo_mem_inst/fifo_mem_reg[2][1]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02475    0.43578
  data required time                                              0.43578
  --------------------------------------------------------------------------
  data required time                                              0.43578
  data arrival time                                              -0.43448
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10616 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11733 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15089 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17590 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20196 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24183 f
  U5593/Z (dti_28hc_7t_30_xnor2bx1)                    0.03971    0.28155 r
  U3778/Z (dti_28hc_7t_30_nand2x1)                     0.01881    0.30036 f
  U6441/Z (dti_28hc_7t_30_bufx2)                       0.02918    0.32955 f
  U7351/Z (dti_28hc_7t_30_nor3pmhzoptax8)              0.02279    0.35234 r
  U5598/Z (dti_28hc_7t_30_nand2px1)                    0.01476    0.36709 f
  U3946/Z (dti_28hc_7t_30_invx1)                       0.01416    0.38126 r
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.02754    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42085 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43905 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43905 r
  data arrival time                                               0.43905

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43905
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3750/Z (dti_28hc_7t_30_invshzx6)                    0.00871    0.11435 f
  U4753/Z (dti_28hc_7t_30_aoi22x1)                     0.03014    0.14450 r
  U5121/Z (dti_28hc_7t_30_nand4px1)                    0.03200    0.17649 f
  U5119/Z (dti_28hc_7t_30_nand2x1)                     0.02159    0.19808 r
  U5120/Z (dti_28hc_7t_30_and2x1)                      0.02699    0.22507 r
  U3578/Z (dti_28hc_7t_30_nand3hpx1)                   0.02363    0.24870 f
  U7375/Z (dti_28hc_7t_30_xor2bx2)                     0.04157    0.29028 r
  U6981/Z (dti_28hc_7t_30_nand2px2)                    0.01814    0.30842 f
  U4238/Z (dti_28hc_7t_30_nor2px2)                     0.01972    0.32814 r
  U3413/Z (dti_28hc_7t_30_nand2px4)                    0.02179    0.34992 f
  U7381/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03094    0.38086 r
  U3284/Z (dti_28hc_7t_30_nand2px4)                    0.01989    0.40075 f
  U4591/Z (dti_28hc_7t_30_muxi21x1)                    0.02406    0.42481 r
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/D (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.42481 r
  data arrival time                                               0.42481

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upleft/sync_fifo_mem_inst/fifo_mem_reg[4][2]/CK (dti_28hc_7t_30_ffqbckx4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.03441    0.42611
  data required time                                              0.42611
  --------------------------------------------------------------------------
  data required time                                              0.42611
  data arrival time                                              -0.42481
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39073 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40876 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42081 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43905 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43905 r
  data arrival time                                               0.43905

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43905
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39150 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40406 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42337 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43384 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44546 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44546 r
  data arrival time                                               0.44546

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44546
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39073 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40876 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42081 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43905 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43905 r
  data arrival time                                               0.43905

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43905
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00197


  Startpoint: eda_controller/center_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[0]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[0]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04700    0.04700 r
  U3703/Z (dti_28hc_7t_30_invshzx8)                    0.01802    0.06502 f
  U3576/Z (dti_28hc_7t_30_invmhzx12)                   0.01572    0.08074 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01244    0.09317 f
  U3699/Z (dti_28hc_7t_30_invx10)                      0.01269    0.10587 r
  U3745/Z (dti_28hc_7t_30_invmhzx8)                    0.01117    0.11703 f
  U4192/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03356    0.15060 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02501    0.17560 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20167 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24154 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29335 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32296 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34677 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36284 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37873 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39077 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42085 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43905 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43905 r
  data arrival time                                               0.43905

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43905
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_img_ram/img_memory_reg[2][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][2][3]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][2][3]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10980    0.10980 f
  U4733/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03809    0.14789 r
  U4726/Z (dti_28hc_7t_30_nand4px1)                    0.02974    0.17762 f
  U6278/Z (dti_28hc_7t_30_nand2x1)                     0.02072    0.19834 r
  U7277/Z (dti_28hc_7t_30_and2x1)                      0.02663    0.22497 r
  U7281/Z (dti_28hc_7t_30_nand3x2)                     0.02154    0.24652 f
  U5236/Z (dti_28hc_7t_30_xnor2optax4)                 0.05025    0.29677 f
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02434    0.32111 r
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.01405    0.33517 f
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01445    0.34962 r
  U3971/Z (dti_28hc_7t_30_nor2px1)                     0.01007    0.35969 f
  U3405/Z (dti_28hc_7t_30_invx1)                       0.01442    0.37411 r
  U3906/Z (dti_28hc_7t_30_nand3x2)                     0.02638    0.40049 f
  U5955/Z (dti_28hc_7t_30_nand2x2)                     0.02186    0.42235 r
  U5995/Z (dti_28hc_7t_30_oai112rex2)                  0.02615    0.44850 f
  eda_iterated_ram/iterated_memory_reg[1][0]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44850 f
  data arrival time                                               0.44850

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][0]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01072    0.44980
  data required time                                              0.44980
  --------------------------------------------------------------------------
  data required time                                              0.44980
  data arrival time                                              -0.44850
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04251    0.04251 f
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.02069    0.06320 r
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01799    0.08119 f
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.02335    0.10454 r
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.03134    0.13589 r
  U5936/Z (dti_28hc_7t_30_nand2x1)                     0.01748    0.15337 f
  U5094/Z (dti_28hc_7t_30_nand4px2)                    0.02671    0.18007 r
  U4944/Z (dti_28hc_7t_30_nand2x2)                     0.02972    0.20979 f
  U6672/Z (dti_28hc_7t_30_nand4poptax8)                0.03592    0.24572 r
  U5605/Z (dti_28hc_7t_30_invx2)                       0.01431    0.26002 f
  U5826/Z (dti_28hc_7t_30_aoi22x3)                     0.02646    0.28648 r
  U5098/Z (dti_28hc_7t_30_and3hpx2)                    0.04305    0.32953 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.02368    0.35321 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37782 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40216 f
  U6671/Z (dti_28hc_7t_30_muxi21x1)                    0.03109    0.43325 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/D (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.43325 r
  data arrival time                                               0.43325

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][2]/CK (dti_28hc_7t_30_ffqbckfsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02597    0.43456
  data required time                                              0.43456
  --------------------------------------------------------------------------
  data required time                                              0.43456
  data arrival time                                              -0.43325
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39150 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40405 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41786 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42904 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44435 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44435 r
  data arrival time                                               0.44435

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44435
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39076 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40880 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42085 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43905 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43905 r
  data arrival time                                               0.43905

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43905
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88131 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03618 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3915/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06817 r
  U3283/Z (dti_28hc_7t_30_nand2xp8)                    0.01227    1.08043 f
  U3273/Z (dti_28hc_7t_30_oai12rex1)                   0.01967    1.10010 r
  eda_strobe_ram/strb_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10010 r
  data arrival time                                               1.10010

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10010
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/CK (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_down/write_control_inst/wr_addr_reg[2]/Q (dti_28hc_7t_30_ffqbcka01fox2)
                                                       0.06964    0.72753 r
  U4123/Z (dti_28hc_7t_30_xor2x4)                      0.05901    0.78654 f
  U4153/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.03126    0.81781 r
  U3514/Z (dti_28hc_7t_30_invx1)                       0.01076    0.82857 f
  U5050/Z (dti_28hc_7t_30_and2x1)                      0.02441    0.85298 f
  U5048/Z (dti_28hc_7t_30_invx1)                       0.01869    0.87167 r
  U4096/Z (dti_28hc_7t_30_nor2x1)                      0.01051    0.88218 f
  U6957/Z (dti_28hc_7t_30_nor3px1)                     0.02510    0.90727 r
  U4182/Z (dti_28hc_7t_30_oai112x1)                    0.02337    0.93064 f
  U4074/Z (dti_28hc_7t_30_or2x2)                       0.03970    0.97034 f
  U4017/Z (dti_28hc_7t_30_oai12rehpoptax4)             0.02718    0.99752 r
  U5905/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01893    1.01645 f
  U5530/Z (dti_28hc_7t_30_invx6)                       0.01312    1.02957 r
  U4942/Z (dti_28hc_7t_30_nand2x4)                     0.01396    1.04353 f
  U3397/Z (dti_28hc_7t_30_nand2x4)                     0.01532    1.05885 r
  U3887/Z (dti_28hc_7t_30_nand2x2)                     0.01486    1.07371 f
  U4967/Z (dti_28hc_7t_30_nand2x2)                     0.01397    1.08768 r
  U3769/Z (dti_28hc_7t_30_oai12rex2)                   0.01731    1.10499 f
  eda_strobe_ram/strb_memory_reg[2][0]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10499 f
  data arrival time                                               1.10499

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[2][0]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01213    1.10629
  data required time                                              1.10629
  --------------------------------------------------------------------------
  data required time                                              1.10629
  data arrival time                                              -1.10499
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3915/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06817 r
  U3283/Z (dti_28hc_7t_30_nand2xp8)                    0.01227    1.08043 f
  U3273/Z (dti_28hc_7t_30_oai12rex1)                   0.01967    1.10010 r
  eda_strobe_ram/strb_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10010 r
  data arrival time                                               1.10010

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10010
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4646/Z (dti_28hc_7t_30_nor2pshzx14)                 0.01294    0.09347 f
  U3700/Z (dti_28hc_7t_30_invmhzx18)                   0.01218    0.10565 r
  U3713/Z (dti_28hc_7t_30_invx4)                       0.01160    0.11725 f
  U4758/Z (dti_28hc_7t_30_aoi22rex1)                   0.02531    0.14256 r
  U6174/Z (dti_28hc_7t_30_nand4x1)                     0.03444    0.17700 f
  U6446/Z (dti_28hc_7t_30_nand2x1)                     0.02563    0.20263 r
  U4784/Z (dti_28hc_7t_30_and2x1)                      0.02571    0.22834 r
  U3584/Z (dti_28hc_7t_30_nand3x2)                     0.02073    0.24907 f
  U3541/Z (dti_28hc_7t_30_xnor2bx1)                    0.04444    0.29351 r
  U3522/Z (dti_28hc_7t_30_and2hpx2)                    0.03623    0.32974 r
  U5547/Z (dti_28hc_7t_30_nand2px4)                    0.01565    0.34539 f
  U3989/Z (dti_28hc_7t_30_invshzx6)                    0.01554    0.36093 r
  U6433/Z (dti_28hc_7t_30_nand2hpoptax6)               0.01159    0.37252 f
  U4604/Z (dti_28hc_7t_30_nor2px2)                     0.01604    0.38856 r
  U4018/Z (dti_28hc_7t_30_nand2xp8)                    0.02017    0.40874 f
  U7365/Z (dti_28hc_7t_30_xor2bx2)                     0.03584    0.44458 r
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44458 r
  data arrival time                                               0.44458

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_upright/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01464    0.44588
  data required time                                              0.44588
  --------------------------------------------------------------------------
  data required time                                              0.44588
  data arrival time                                              -0.44458
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_img_ram/img_memory_reg[5][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[5][1][0]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[5][1][0]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10986    0.10986 f
  U4969/Z (dti_28hc_7t_30_aoi22x2)                     0.04025    0.15011 r
  U4731/Z (dti_28hc_7t_30_nand4px2)                    0.02572    0.17583 f
  U4478/Z (dti_28hc_7t_30_nand2x1)                     0.02028    0.19611 r
  U5200/Z (dti_28hc_7t_30_nand3hpx2)                   0.01922    0.21533 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02544    0.24077 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25474 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29826 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32347 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34242 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35796 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37237 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38886 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42727 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45003 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45003 f
  data arrival time                                               0.45003

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45003
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U4483/Z (dti_28hc_7t_30_aoi12hpx1)                   0.02334    0.14577 r
  U6000/Z (dti_28hc_7t_30_nand4px1)                    0.02843    0.17420 f
  U6214/Z (dti_28hc_7t_30_aoi22x1)                     0.04347    0.21768 r
  U4363/Z (dti_28hc_7t_30_nand4px2)                    0.02771    0.24539 f
  U5826/Z (dti_28hc_7t_30_aoi22x3)                     0.04058    0.28597 r
  U5098/Z (dti_28hc_7t_30_and3hpx2)                    0.04305    0.32902 r
  U3965/Z (dti_28hc_7t_30_nand3poptax6)                0.02368    0.35270 f
  U7232/Z (dti_28hc_7t_30_nor2px4)                     0.02461    0.37731 r
  U3320/Z (dti_28hc_7t_30_nand2hpx2)                   0.02434    0.40165 f
  U5635/Z (dti_28hc_7t_30_muxi21x1)                    0.03122    0.43288 r
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/D (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.43288 r
  data arrival time                                               0.43288

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/sync_fifo_mem_inst/fifo_mem_reg[0][5]/CK (dti_28hc_7t_30_ffqbckfsux1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02635    0.43418
  data required time                                              0.43418
  --------------------------------------------------------------------------
  data required time                                              0.43418
  data arrival time                                              -0.43288
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3915/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06816 r
  U3283/Z (dti_28hc_7t_30_nand2xp8)                    0.01227    1.08043 f
  U3273/Z (dti_28hc_7t_30_oai12rex1)                   0.01967    1.10010 r
  eda_strobe_ram/strb_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10010 r
  data arrival time                                               1.10010

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10010
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_img_ram/img_memory_reg[1][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[1][3][6]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[1][3][6]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.11059    0.11059 f
  U5607/Z (dti_28hc_7t_30_aoi22x1)                     0.03626    0.14685 r
  U5112/Z (dti_28hc_7t_30_nand4px1)                    0.03088    0.17774 f
  U6252/Z (dti_28hc_7t_30_nand2x1)                     0.02078    0.19852 r
  U4404/Z (dti_28hc_7t_30_and2x1)                      0.02606    0.22458 r
  U4339/Z (dti_28hc_7t_30_nand3px1)                    0.02163    0.24621 f
  U3917/Z (dti_28hc_7t_30_xnor2optax4)                 0.04977    0.29599 r
  U5700/Z (dti_28hc_7t_30_nand4px2)                    0.02405    0.32004 f
  U5875/Z (dti_28hc_7t_30_nor2px4)                     0.02454    0.34458 r
  U3412/Z (dti_28hc_7t_30_nor2i1px4)                   0.03940    0.38397 r
  U3929/Z (dti_28hc_7t_30_aoi12hpoptax4)               0.02099    0.40496 f
  U3908/Z (dti_28hc_7t_30_nor2px2)                     0.01591    0.42088 r
  U4966/Z (dti_28hc_7t_30_invx1)                       0.00911    0.42998 f
  U5165/Z (dti_28hc_7t_30_nand3x2)                     0.01444    0.44442 r
  eda_iterated_ram/iterated_memory_reg[1][1]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44442 r
  data arrival time                                               0.44442

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][1]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01480    0.44572
  data required time                                              0.44572
  --------------------------------------------------------------------------
  data required time                                              0.44572
  data arrival time                                              -0.44442
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U4137/Z (dti_28hc_7t_30_bufmhzx40)                   0.02796    0.11606 f
  U4790/Z (dti_28hc_7t_30_aoi22rex1)                   0.03569    0.15176 r
  U5124/Z (dti_28hc_7t_30_nand4px2)                    0.02447    0.17623 f
  U5885/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03298    0.20921 r
  U3573/Z (dti_28hc_7t_30_nand4px1)                    0.03394    0.24315 f
  U5206/Z (dti_28hc_7t_30_xnor2optax4)                 0.05157    0.29472 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01590    0.31062 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34718 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35875 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37286 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01865    0.39150 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40405 f
  U3923/Z (dti_28hc_7t_30_oai12rehpx1)                 0.01931    0.42336 r
  U3847/Z (dti_28hc_7t_30_invx1)                       0.01047    0.43383 f
  U5377/Z (dti_28hc_7t_30_nand3x2)                     0.01162    0.44546 r
  eda_iterated_ram/iterated_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.44546 r
  data arrival time                                               0.44546

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01377    0.44676
  data required time                                              0.44676
  --------------------------------------------------------------------------
  data required time                                              0.44676
  data arrival time                                              -0.44546
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78072 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83364 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3915/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06816 r
  U3283/Z (dti_28hc_7t_30_nand2xp8)                    0.01227    1.08043 f
  U3273/Z (dti_28hc_7t_30_oai12rex1)                   0.01967    1.10010 r
  eda_strobe_ram/strb_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10010 r
  data arrival time                                               1.10010

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10010
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01961    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94053 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96772 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3915/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06816 r
  U3283/Z (dti_28hc_7t_30_nand2xp8)                    0.01227    1.08043 f
  U3273/Z (dti_28hc_7t_30_oai12rex1)                   0.01967    1.10010 r
  eda_strobe_ram/strb_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10010 r
  data arrival time                                               1.10010

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10010
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00130
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01205    0.39073 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40876 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42081 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43904 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43904 r
  data arrival time                                               0.43904

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43904
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U6859/Z (dti_28hc_7t_30_nand2x4)                     0.02727    0.07565 f
  U4606/Z (dti_28hc_7t_30_nor2px6)                     0.04730    0.12295 r
  U5759/Z (dti_28hc_7t_30_nand2x1)                     0.01968    0.14263 f
  U4716/Z (dti_28hc_7t_30_and2xp58)                    0.03248    0.17511 f
  U3597/Z (dti_28hc_7t_30_nand3hpx1)                   0.02161    0.19672 r
  U6201/Z (dti_28hc_7t_30_nand2x1)                     0.01641    0.21313 f
  U5576/Z (dti_28hc_7t_30_nand4px1)                    0.02533    0.23846 r
  U4875/Z (dti_28hc_7t_30_nand2i1xp8)                  0.02766    0.26612 r
  U4183/Z (dti_28hc_7t_30_nand2x2)                     0.02203    0.28815 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02324    0.31139 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32325 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34524 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35948 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38422 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40084 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43424 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43424 r
  data arrival time                                               0.43424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U3648/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.02367    0.13669 r
  U3639/Z (dti_28hc_7t_30_nand4px2)                    0.03240    0.16909 f
  U5667/Z (dti_28hc_7t_30_aoi22hpx4)                   0.03412    0.20321 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03860    0.24181 f
  U3609/Z (dti_28hc_7t_30_invshzx6)                    0.02429    0.26610 r
  U7224/Z (dti_28hc_7t_30_oai22lm2x6)                  0.02102    0.28712 f
  U6190/Z (dti_28hc_7t_30_nor2hpoptax6)                0.02427    0.31139 r
  U4331/Z (dti_28hc_7t_30_invx4)                       0.01186    0.32325 f
  U5756/Z (dti_28hc_7t_30_nor3pmhzoptax6)              0.02199    0.34524 r
  U3419/Z (dti_28hc_7t_30_invx3)                       0.01424    0.35948 f
  U4899/Z (dti_28hc_7t_30_nor3px4)                     0.02474    0.38422 r
  U3360/Z (dti_28hc_7t_30_nand2x2)                     0.01662    0.40084 f
  U3770/Z (dti_28hc_7t_30_xor2bx1)                     0.03340    0.43424 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.43424 r
  data arrival time                                               0.43424

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqbcka01fsux4)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02498    0.43555
  data required time                                              0.43555
  --------------------------------------------------------------------------
  data required time                                              0.43555
  data arrival time                                              -0.43424
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U5241/Z (dti_28hc_7t_30_nand2shzx16)                 0.01580    0.08056 r
  U7087/Z (dti_28hc_7t_30_nor2shzx20)                  0.01002    0.09058 f
  U3763/Z (dti_28hc_7t_30_invmhzx20)                   0.01099    0.10156 r
  U3678/Z (dti_28hc_7t_30_invshzx8)                    0.01145    0.11301 f
  U4764/Z (dti_28hc_7t_30_aoi22x1)                     0.03259    0.14561 r
  U6163/Z (dti_28hc_7t_30_nand4px1)                    0.03046    0.17607 f
  U6289/Z (dti_28hc_7t_30_nand2x1)                     0.02062    0.19668 r
  U4365/Z (dti_28hc_7t_30_and2x1)                      0.02668    0.22337 r
  U4328/Z (dti_28hc_7t_30_nand3x2)                     0.01958    0.24295 f
  U5500/Z (dti_28hc_7t_30_xor2bx1)                     0.03772    0.28067 f
  U7098/Z (dti_28hc_7t_30_nor2i1plm2x2)                0.02558    0.30625 r
  U4152/Z (dti_28hc_7t_30_nand3px4)                    0.01816    0.32441 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02229    0.34669 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36276 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37865 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39073 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40876 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42081 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01824    0.43904 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43904 r
  data arrival time                                               0.43904

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43904
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00198


  Startpoint: eda_img_ram/img_memory_reg[4][5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[4][5][4]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[4][5][4]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U5561/Z (dti_28hc_7t_30_aoi22hpx1)                   0.03370    0.14330 r
  U3684/Z (dti_28hc_7t_30_nand4px2)                    0.02541    0.16871 f
  U3660/Z (dti_28hc_7t_30_nand2x2)                     0.01934    0.18805 r
  U7226/Z (dti_28hc_7t_30_and2hpx2)                    0.02504    0.21309 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.01953    0.23262 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24957 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25901 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29668 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31104 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34761 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35917 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37328 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39182 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01265    0.40446 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41827 r
  U3862/Z (dti_28hc_7t_30_nand2hpx1)                   0.01122    0.42950 f
  U7166/Z (dti_28hc_7t_30_nand3x2)                     0.01477    0.44427 r
  eda_iterated_ram/iterated_memory_reg[3][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44427 r
  data arrival time                                               0.44427

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01495    0.44557
  data required time                                              0.44557
  --------------------------------------------------------------------------
  data required time                                              0.44557
  data arrival time                                              -0.44427
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00199


  Startpoint: eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    0.65789 r
  eda_fifos/sync_fifo_left/write_control_inst/wr_addr_reg[1]/Q (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.06385    0.72175 f
  U4290/Z (dti_28hc_7t_30_nand2i1x2)                   0.03470    0.75645 f
  U4188/Z (dti_28hc_7t_30_ioa12hpx2)                   0.02427    0.78071 r
  U7487/Z (dti_28hc_7t_30_xnor2optax4)                 0.04169    0.82241 r
  U5151/Z (dti_28hc_7t_30_invx1)                       0.01122    0.83363 f
  U3496/Z (dti_28hc_7t_30_nor3px2)                     0.02806    0.86170 r
  U5103/Z (dti_28hc_7t_30_aoi13xp5)                    0.01960    0.88130 f
  U5622/Z (dti_28hc_7t_30_aoi22x3)                     0.04385    0.92515 r
  U5618/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01538    0.94052 f
  U4336/Z (dti_28hc_7t_30_invx2)                       0.01120    0.95173 r
  U4304/Z (dti_28hc_7t_30_nand2x2)                     0.01599    0.96771 f
  U6271/Z (dti_28hc_7t_30_oai12relm2x6)                0.02723    0.99494 r
  U5657/Z (dti_28hc_7t_30_ioa12lm2x8)                  0.02226    1.01720 f
  U3970/Z (dti_28hc_7t_30_invx2)                       0.01897    1.03617 r
  U3952/Z (dti_28hc_7t_30_oai12rex6)                   0.01717    1.05334 f
  U3915/Z (dti_28hc_7t_30_nand2px2)                    0.01482    1.06816 r
  U3283/Z (dti_28hc_7t_30_nand2xp8)                    0.01227    1.08043 f
  U3273/Z (dti_28hc_7t_30_oai12rex1)                   0.01967    1.10009 r
  eda_strobe_ram/strb_memory_reg[3][3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.10009 r
  data arrival time                                               1.10009

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[3][3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax1)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01702    1.10140
  data required time                                              1.10140
  --------------------------------------------------------------------------
  data required time                                              1.10140
  data arrival time                                              -1.10009
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00199


  Startpoint: eda_controller/center_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[2]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[2]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04837    0.04837 r
  U4647/Z (dti_28hc_7t_30_invshzx8)                    0.01638    0.06475 f
  U7219/Z (dti_28hc_7t_30_nand2mhzx8)                  0.01578    0.08053 r
  U4643/Z (dti_28hc_7t_30_nor2px8)                     0.01266    0.09318 f
  U4824/Z (dti_28hc_7t_30_bufmhzx44)                   0.02925    0.12243 f
  U5872/Z (dti_28hc_7t_30_nand2x1)                     0.01894    0.14137 r
  U4886/Z (dti_28hc_7t_30_nand4px2)                    0.03079    0.17216 f
  U5173/Z (dti_28hc_7t_30_aoi22x1)                     0.04073    0.21289 r
  U3647/Z (dti_28hc_7t_30_nand4px1)                    0.03425    0.24714 f
  U5685/Z (dti_28hc_7t_30_xnor2bx1)                    0.03723    0.28437 r
  U5676/Z (dti_28hc_7t_30_nand3hpx1)                   0.02532    0.30969 f
  U3442/Z (dti_28hc_7t_30_nor2hpx2)                    0.02307    0.33276 r
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01524    0.34800 f
  U6234/Z (dti_28hc_7t_30_nor2hpmhzoptax8)             0.01856    0.36656 r
  U3365/Z (dti_28hc_7t_30_nand2px2)                    0.01410    0.38066 f
  U3324/Z (dti_28hc_7t_30_nor2px1)                     0.02224    0.40290 r
  U3760/Z (dti_28hc_7t_30_xor2bx1)                     0.03917    0.44207 r
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/D (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.44207 r
  data arrival time                                               0.44207

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_fifos/sync_fifo_up/write_control_inst/wr_addr_reg[3]/CK (dti_28hc_7t_30_ffqqnhshpa01lpax2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01715    0.44338
  data required time                                              0.44338
  --------------------------------------------------------------------------
  data required time                                              0.44338
  data arrival time                                              -0.44207
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00199


  Startpoint: eda_iterated_ram/iterated_memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: eda_strobe_ram/strb_memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  eda_iterated_ram/iterated_memory_reg[1][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.00000    0.65789 r
  eda_iterated_ram/iterated_memory_reg[1][3]/Q (dti_28hc_7t_30_ffqqnhshpa01x4)
                                                       0.06132    0.71922 f
  U4398/Z (dti_28hc_7t_30_aoi22x3)                     0.02283    0.74204 r
  U4231/Z (dti_28hc_7t_30_nand4px1)                    0.03068    0.77273 f
  U4195/Z (dti_28hc_7t_30_nand2x1)                     0.02292    0.79565 r
  U3520/Z (dti_28hc_7t_30_nand2px1)                    0.01519    0.81084 f
  U3502/Z (dti_28hc_7t_30_nor2px1)                     0.02271    0.83355 r
  U5661/Z (dti_28hc_7t_30_and2hpx2)                    0.02570    0.85925 r
  U5524/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02165    0.88091 f
  U6232/Z (dti_28hc_7t_30_invx2)                       0.01648    0.89738 r
  U3871/Z (dti_28hc_7t_30_nor2xp8)                     0.00966    0.90704 f
  U4092/Z (dti_28hc_7t_30_nand3px2)                    0.01656    0.92360 r
  U4309/Z (dti_28hc_7t_30_nand2x2)                     0.02293    0.94653 f
  U4162/Z (dti_28hc_7t_30_nand2shzx8)                  0.02963    0.97616 r
  U4532/Z (dti_28hc_7t_30_invx2)                       0.01387    0.99003 f
  U3996/Z (dti_28hc_7t_30_nor2hpx2)                    0.02112    1.01115 r
  U6033/Z (dti_28hc_7t_30_nand3x2)                     0.02447    1.03562 f
  U5167/Z (dti_28hc_7t_30_nand2x4)                     0.02294    1.05857 r
  U3333/Z (dti_28hc_7t_30_nand2x2)                     0.01479    1.07336 f
  U3243/Z (dti_28hc_7t_30_muxi21x2)                    0.02959    1.10295 r
  eda_strobe_ram/strb_memory_reg[5][4]/D (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.10295 r
  data arrival time                                               1.10295

  clock clk (rise edge)                                1.31579    1.31579
  clock network delay (ideal)                          0.00000    1.31579
  clock uncertainty                                   -0.19737    1.11842
  eda_strobe_ram/strb_memory_reg[5][4]/CK (dti_28hc_7t_30_ffqqnhshpa01x8)
                                                       0.00000    1.11842 r
  library setup time                                  -0.01417    1.10425
  data required time                                              1.10425
  --------------------------------------------------------------------------
  data required time                                              1.10425
  data arrival time                                              -1.10295
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00199


  Startpoint: eda_img_ram/img_memory_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_img_ram/img_memory_reg[2][0][1]/CK (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.00000    0.00000 r
  eda_img_ram/img_memory_reg[2][0][1]/Q (dti_28hc_7t_30_ffqblcka01xp5)
                                                       0.10960    0.10960 f
  U3725/Z (dti_28hc_7t_30_aoi22x2)                     0.04045    0.15005 r
  U5134/Z (dti_28hc_7t_30_nand3px2)                    0.02551    0.17556 f
  U4378/Z (dti_28hc_7t_30_nand2x3)                     0.02606    0.20163 r
  U3826/Z (dti_28hc_7t_30_nand4poptax8)                0.03987    0.24150 f
  U3798/Z (dti_28hc_7t_30_xnor2bx1)                    0.05181    0.29331 r
  U5296/Z (dti_28hc_7t_30_nand4px2)                    0.02961    0.32292 f
  U5137/Z (dti_28hc_7t_30_nor2px4)                     0.02380    0.34673 r
  U4135/Z (dti_28hc_7t_30_nand2pmhzx6)                 0.01607    0.36280 f
  U5390/Z (dti_28hc_7t_30_invmhzx12)                   0.01589    0.37869 r
  U3937/Z (dti_28hc_7t_30_aoi22hpoptax4)               0.01208    0.39076 f
  U5349/Z (dti_28hc_7t_30_ioa12hpx4)                   0.01803    0.40879 r
  U3350/Z (dti_28hc_7t_30_nand2x1)                     0.01205    0.42084 f
  U5448/Z (dti_28hc_7t_30_oai112x1)                    0.01820    0.43904 r
  eda_iterated_ram/iterated_memory_reg[2][3]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.43904 r
  data arrival time                                               0.43904

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[2][3]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.02018    0.44035
  data required time                                              0.44035
  --------------------------------------------------------------------------
  data required time                                              0.44035
  data arrival time                                              -0.43904
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00199


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04350    0.04350 f
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01685    0.06035 r
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01655    0.07690 f
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.02554    0.10244 r
  U3687/Z (dti_28hc_7t_30_bufmhzx28)                   0.03312    0.13556 r
  U3643/Z (dti_28hc_7t_30_aoi22hpx1)                   0.01881    0.15437 f
  U6412/Z (dti_28hc_7t_30_nand4px1)                    0.02616    0.18054 r
  U4214/Z (dti_28hc_7t_30_aoi22hpx1)                   0.02527    0.20581 f
  U5482/Z (dti_28hc_7t_30_aoi13rehpx2)                 0.03510    0.24091 r
  U5710/Z (dti_28hc_7t_30_xor2bx1)                     0.04128    0.28219 f
  U4652/Z (dti_28hc_7t_30_nor2px2)                     0.02418    0.30637 r
  U5018/Z (dti_28hc_7t_30_and2hpx2)                    0.02561    0.33197 r
  U7258/Z (dti_28hc_7t_30_nand2px4)                    0.01404    0.34602 f
  U5285/Z (dti_28hc_7t_30_nor3px2)                     0.02565    0.37166 r
  U5242/Z (dti_28hc_7t_30_or2hpx4)                     0.02364    0.39530 r
  U5291/Z (dti_28hc_7t_30_aoi12hpx6)                   0.01137    0.40668 f
  U5899/Z (dti_28hc_7t_30_invx2)                       0.01503    0.42171 r
  U5250/Z (dti_28hc_7t_30_nand2px2)                    0.00916    0.43087 f
  U5343/Z (dti_28hc_7t_30_nand3x2)                     0.01326    0.44413 r
  eda_iterated_ram/iterated_memory_reg[0][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.44413 r
  data arrival time                                               0.44413

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[0][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01508    0.44544
  data required time                                              0.44544
  --------------------------------------------------------------------------
  data required time                                              0.44544
  data arrival time                                              -0.44413
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00199


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U4641/Z (dti_28hc_7t_30_nor2shzx10)                  0.01216    0.08912 f
  U4639/Z (dti_28hc_7t_30_invshzx8)                    0.01092    0.10004 r
  U3677/Z (dti_28hc_7t_30_invx12)                      0.01293    0.11297 f
  U3931/Z (dti_28hc_7t_30_aoi22hpx2)                   0.02752    0.14049 r
  U4267/Z (dti_28hc_7t_30_nand4px2)                    0.02832    0.16881 f
  U3657/Z (dti_28hc_7t_30_aoi22x3)                     0.03476    0.20356 r
  U5803/Z (dti_28hc_7t_30_nand3plm2x4)                 0.02873    0.23229 f
  U7161/Z (dti_28hc_7t_30_invx6)                       0.01695    0.24924 r
  U3922/Z (dti_28hc_7t_30_invshzx8)                    0.00944    0.25868 f
  U7221/Z (dti_28hc_7t_30_xnor2optax4)                 0.03766    0.29635 r
  U4156/Z (dti_28hc_7t_30_nand2x3)                     0.01437    0.31072 f
  U5179/Z (dti_28hc_7t_30_or2hpx8)                     0.03657    0.34728 f
  U4628/Z (dti_28hc_7t_30_invmhzx8)                    0.01156    0.35885 r
  U3431/Z (dti_28hc_7t_30_nand2shzx8)                  0.01411    0.37296 f
  U5488/Z (dti_28hc_7t_30_oai22lm2x6)                  0.01853    0.39149 r
  U3387/Z (dti_28hc_7t_30_aoi12x6)                     0.01255    0.40404 f
  U3361/Z (dti_28hc_7t_30_invx2)                       0.01381    0.41785 r
  U3860/Z (dti_28hc_7t_30_nand2hpx1)                   0.01118    0.42903 f
  U7108/Z (dti_28hc_7t_30_nand3x2)                     0.01531    0.44434 r
  eda_iterated_ram/iterated_memory_reg[3][5]/D (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.44434 r
  data arrival time                                               0.44434

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[3][5]/CK (dti_28hc_7t_30_ffqqnhshpa01x2)
                                                       0.00000    0.46053 r
  library setup time                                  -0.01488    0.44565
  data required time                                              0.44565
  --------------------------------------------------------------------------
  data required time                                              0.44565
  data arrival time                                              -0.44434
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00199


  Startpoint: eda_controller/center_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: eda_iterated_ram/iterated_memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                0.00000    0.00000
  clock network delay (ideal)                          0.00000    0.00000
  eda_controller/center_addr_reg[1]/CK (dti_28hc_7t_30_ffqa01x4)
                                                       0.00000    0.00000 r
  eda_controller/center_addr_reg[1]/Q (dti_28hc_7t_30_ffqa01x4)
                                                       0.04911    0.04911 r
  U6016/Z (dti_28hc_7t_30_invx4)                       0.01285    0.06196 f
  U6653/Z (dti_28hc_7t_30_nand2mhzx6)                  0.01500    0.07696 r
  U7257/Z (dti_28hc_7t_30_nor2shzx8)                   0.01115    0.08811 f
  U3759/Z (dti_28hc_7t_30_bufmhzx14)                   0.02746    0.11556 f
  U5987/Z (dti_28hc_7t_30_aoi22rehpx1)                 0.03761    0.15318 r
  U3666/Z (dti_28hc_7t_30_nand3hpx2)                   0.02426    0.17744 f
  U4471/Z (dti_28hc_7t_30_nand2x2)                     0.01913    0.19657 r
  U5263/Z (dti_28hc_7t_30_nand3poptax6)                0.01855    0.21512 f
  U3579/Z (dti_28hc_7t_30_nor2px6)                     0.02565    0.24076 r
  U5090/Z (dti_28hc_7t_30_invshzx6)                    0.01397    0.25474 f
  U7251/Z (dti_28hc_7t_30_xnor2optax4)                 0.04352    0.29825 f
  U4040/Z (dti_28hc_7t_30_and2hpx2)                    0.02521    0.32346 f
  U3955/Z (dti_28hc_7t_30_nand2hpx4)                   0.01895    0.34241 r
  U4892/Z (dti_28hc_7t_30_oai13rehpx1)                 0.01554    0.35795 f
  U4622/Z (dti_28hc_7t_30_invx2)                       0.01441    0.37236 r
  U3367/Z (dti_28hc_7t_30_ioa12hpx2)                   0.01649    0.38885 f
  U3867/Z (dti_28hc_7t_30_aoi22rex1)                   0.03842    0.42726 r
  U5807/Z (dti_28hc_7t_30_nand3x2)                     0.02276    0.45002 f
  eda_iterated_ram/iterated_memory_reg[1][2]/D (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.45002 f
  data arrival time                                               0.45002

  clock clk' (rise edge)                               0.65789    0.65789
  clock network delay (ideal)                          0.00000    0.65789
  clock uncertainty                                   -0.19737    0.46053
  eda_iterated_ram/iterated_memory_reg[1][2]/CK (dti_28hc_7t_30_ffqnhshpa01lpax3)
                                                       0.00000    0.46053 r
  library setup time                                  -0.00919    0.45134
  data required time                                              0.45134
  --------------------------------------------------------------------------
  data required time                                              0.45134
  data arrival time                                              -0.45002
  --------------------------------------------------------------------------
  slack (MET)                                                     0.00131
  --------------------------------------------------------------------------
  normalization delay                                             0.65789
  normalized slack                                                0.00199


1
