Source Block: miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@197:207@HdlStmAssign
assign baseVGPR_out = baseVGPR;
assign baseSGPR_out = baseSGPR;
assign baseLDS_out = baseLDS;
assign waveCount_out = waveCount;
assign pcStart_out = pcStart;
assign instrAddrReg_out = instrAddrReg;

assign quadBaseAddress_out = quadBaseAddress;
assign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;
assign quadData0_out = quadData0;
assign quadData1_out = quadData1;

Diff Content:
+ 202 assign peripheral_aresetn = mb_reset & S_AXI_ARESETN;

Clone Blocks:
Clone Blocks 1:
miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@199:209
assign baseLDS_out = baseLDS;
assign waveCount_out = waveCount;
assign pcStart_out = pcStart;
assign instrAddrReg_out = instrAddrReg;

assign quadBaseAddress_out = quadBaseAddress;
assign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;
assign quadData0_out = quadData0;
assign quadData1_out = quadData1;
assign quadData2_out = quadData2;
assign quadData3_out = quadData3;

Clone Blocks 2:
miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@194:204
assign mb2fpgamem_done = mb2fpgamem_done_reg;

assign waveID_out = waveID;
assign baseVGPR_out = baseVGPR;
assign baseSGPR_out = baseSGPR;
assign baseLDS_out = baseLDS;
assign waveCount_out = waveCount;
assign pcStart_out = pcStart;
assign instrAddrReg_out = instrAddrReg;

assign quadBaseAddress_out = quadBaseAddress;

Clone Blocks 3:
miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@200:210
assign waveCount_out = waveCount;
assign pcStart_out = pcStart;
assign instrAddrReg_out = instrAddrReg;

assign quadBaseAddress_out = quadBaseAddress;
assign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;
assign quadData0_out = quadData0;
assign quadData1_out = quadData1;
assign quadData2_out = quadData2;
assign quadData3_out = quadData3;


Clone Blocks 4:
miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@196:206
assign waveID_out = waveID;
assign baseVGPR_out = baseVGPR;
assign baseSGPR_out = baseSGPR;
assign baseLDS_out = baseLDS;
assign waveCount_out = waveCount;
assign pcStart_out = pcStart;
assign instrAddrReg_out = instrAddrReg;

assign quadBaseAddress_out = quadBaseAddress;
assign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;
assign quadData0_out = quadData0;

Clone Blocks 5:
miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@195:205

assign waveID_out = waveID;
assign baseVGPR_out = baseVGPR;
assign baseSGPR_out = baseSGPR;
assign baseLDS_out = baseLDS;
assign waveCount_out = waveCount;
assign pcStart_out = pcStart;
assign instrAddrReg_out = instrAddrReg;

assign quadBaseAddress_out = quadBaseAddress;
assign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;

