GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/fayz/Documents/hdmi_/src/top.v'
Analyzing Verilog file '/home/fayz/Documents/hdmi_/src/simple_pattern.v'
Analyzing Verilog file '/home/fayz/Documents/hdmi_/src/vga_top.v'
Analyzing Verilog file '/home/fayz/Documents/hdmi_/src/dvi_tx/dvi_tx.v'
Analyzing Verilog file '/home/fayz/Documents/hdmi_/src/gowin_rpll/gowin_rpll.v'
Analyzing Verilog file '/home/fayz/Documents/hdmi_/src/gowin_clkdiv/gowin_clkdiv.v'
Analyzing Verilog file '/home/fayz/Documents/hdmi_/src/gowin_rpll_serial/gowin_rpll.v'
Compiling module 'top'("/home/fayz/Documents/hdmi_/src/top.v":1)
Compiling module 'Gowin_rPLL'("/home/fayz/Documents/hdmi_/src/gowin_rpll/gowin_rpll.v":10)
Compiling module 'Gowin_CLKDIV'("/home/fayz/Documents/hdmi_/src/gowin_clkdiv/gowin_clkdiv.v":10)
Compiling module 'top_display'("/home/fayz/Documents/hdmi_/src/vga_top.v":2)
Compiling module 'Simple_pattern'("/home/fayz/Documents/hdmi_/src/simple_pattern.v":3)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/fayz/Documents/hdmi_/src/simple_pattern.v":30)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/fayz/Documents/hdmi_/src/simple_pattern.v":43)
Compiling module 'Gowin_rPLL_serial'("/home/fayz/Documents/hdmi_/src/gowin_rpll_serial/gowin_rpll.v":10)
Compiling module '**'("/home/fayz/Documents/hdmi_/src/dvi_tx/dvi_tx.v":1086)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/fayz/Documents/hdmi_/impl/gwsynthesis/hdmi_.vg" completed
WARN  (CK3000) : The clock "clk"'s frequency does not match pll/rpll_inst's param "FCLKIN = "27""
[100%] Generate report file "/home/fayz/Documents/hdmi_/impl/gwsynthesis/hdmi__syn.rpt.html" completed
GowinSynthesis finish
