{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 650.0000"
  ],
  "cts__clock__skew__hold": 49.8042,
  "cts__clock__skew__hold__post_repair": 49.7742,
  "cts__clock__skew__hold__pre_repair": 49.7742,
  "cts__clock__skew__setup": 49.8042,
  "cts__clock__skew__setup__post_repair": 49.7742,
  "cts__clock__skew__setup__pre_repair": 49.7742,
  "cts__design__instance__area": 2224.4124,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 2181.5908,
  "cts__design__instance__area__pre_repair": 2181.5908,
  "cts__design__instance__area__stdcell": 2224.4124,
  "cts__design__instance__area__stdcell__post_repair": 2181.5908,
  "cts__design__instance__area__stdcell__pre_repair": 2181.5908,
  "cts__design__instance__count": 17264,
  "cts__design__instance__count__hold_buffer": 85.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 17135,
  "cts__design__instance__count__pre_repair": 17135,
  "cts__design__instance__count__setup_buffer": 44.0,
  "cts__design__instance__count__stdcell": 17264,
  "cts__design__instance__count__stdcell__post_repair": 17135,
  "cts__design__instance__count__stdcell__pre_repair": 17135,
  "cts__design__instance__displacement__max": 4.158,
  "cts__design__instance__displacement__mean": 0.019,
  "cts__design__instance__displacement__total": 330.743,
  "cts__design__instance__utilization": 0.3974,
  "cts__design__instance__utilization__post_repair": 0.3898,
  "cts__design__instance__utilization__pre_repair": 0.3898,
  "cts__design__instance__utilization__stdcell": 0.3974,
  "cts__design__instance__utilization__stdcell__post_repair": 0.3898,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.3898,
  "cts__design__io": 76,
  "cts__design__io__post_repair": 76,
  "cts__design__io__pre_repair": 76,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0086,
  "cts__power__internal__total__post_repair": 0.0085,
  "cts__power__internal__total__pre_repair": 0.0085,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0041,
  "cts__power__switching__total__post_repair": 0.0041,
  "cts__power__switching__total__pre_repair": 0.0041,
  "cts__power__total": 0.0127,
  "cts__power__total__post_repair": 0.0126,
  "cts__power__total__pre_repair": 0.0126,
  "cts__route__wirelength__estimated": 46550.097,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.2936,
  "cts__timing__drv__max_cap_limit__post_repair": 0.4145,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.4145,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.3217,
  "cts__timing__drv__max_slew_limit__post_repair": 0.168,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.168,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -7985.0801,
  "cts__timing__setup__tns__pre_repair": -7985.0801,
  "cts__timing__setup__ws": 0.64,
  "cts__timing__setup__ws__post_repair": -276.5,
  "cts__timing__setup__ws__pre_repair": -276.5,
  "detailedplace__cpu__total": 14.57,
  "detailedplace__design__instance__area": 2169.9561,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 2169.9561,
  "detailedplace__design__instance__count": 17021,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 17021,
  "detailedplace__design__instance__displacement__max": 2.904,
  "detailedplace__design__instance__displacement__mean": 0.227,
  "detailedplace__design__instance__displacement__total": 3865.911,
  "detailedplace__design__instance__utilization": 0.3877,
  "detailedplace__design__instance__utilization__stdcell": 0.3877,
  "detailedplace__design__io": 76,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 255308.0,
  "detailedplace__power__internal__total": 0.0083,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0022,
  "detailedplace__power__total": 0.0105,
  "detailedplace__route__wirelength__estimated": 44160.381,
  "detailedplace__runtime__total": "0:14.71",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.4145,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.168,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -7985.0801,
  "detailedplace__timing__setup__ws": -276.5,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 11645,
  "detailedroute__route__drc_errors__iter:2": 4868,
  "detailedroute__route__drc_errors__iter:3": 4669,
  "detailedroute__route__drc_errors__iter:4": 12,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 17229,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 148203,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 148203,
  "detailedroute__route__wirelength": 64258,
  "detailedroute__route__wirelength__iter:1": 64798,
  "detailedroute__route__wirelength__iter:2": 64466,
  "detailedroute__route__wirelength__iter:3": 64273,
  "detailedroute__route__wirelength__iter:4": 64261,
  "detailedroute__route__wirelength__iter:5": 64258,
  "finish__clock__skew__hold": 46.7532,
  "finish__clock__skew__setup": 47.343,
  "finish__cpu__total": 44.4,
  "finish__design__instance__area": 2224.4124,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 2224.4124,
  "finish__design__instance__count": 17264,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 17264,
  "finish__design__instance__utilization": 0.3974,
  "finish__design__instance__utilization__stdcell": 0.3974,
  "finish__design__io": 76,
  "finish__mem__peak": 1135380.0,
  "finish__power__internal__total": 0.0086,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0041,
  "finish__power__total": 0.0127,
  "finish__runtime__total": "0:45.26",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.2782,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.2802,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 13.67,
  "finish__timing__wns_percent_delay": 2.393541,
  "floorplan__cpu__total": 1.94,
  "floorplan__design__instance__area": 1985.0815,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 1985.0815,
  "floorplan__design__instance__count": 14829,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14829,
  "floorplan__design__instance__utilization": 0.3547,
  "floorplan__design__instance__utilization__stdcell": 0.3547,
  "floorplan__design__io": 76,
  "floorplan__mem__peak": 184892.0,
  "floorplan__power__internal__total": 0.0092,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0016,
  "floorplan__power__total": 0.0108,
  "floorplan__runtime__total": "0:02.07",
  "floorplan__timing__setup__tns": -7969170.0,
  "floorplan__timing__setup__ws": -7885.2202,
  "globalplace__design__instance__area": 2009.3718,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 2009.3718,
  "globalplace__design__instance__count": 15662,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15662,
  "globalplace__design__instance__utilization": 0.359,
  "globalplace__design__instance__utilization__stdcell": 0.359,
  "globalplace__design__io": 76,
  "globalplace__power__internal__total": 0.0101,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0019,
  "globalplace__power__total": 0.012,
  "globalplace__timing__setup__tns": -25021802.0,
  "globalplace__timing__setup__ws": -14185.3799,
  "globalroute__clock__skew__hold": 54.0515,
  "globalroute__clock__skew__setup": 54.0515,
  "globalroute__design__instance__area": 2224.4124,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 2224.4124,
  "globalroute__design__instance__count": 17264,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 17264,
  "globalroute__design__instance__utilization": 0.3974,
  "globalroute__design__instance__utilization__stdcell": 0.3974,
  "globalroute__design__io": 76,
  "globalroute__power__internal__total": 0.0086,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0042,
  "globalroute__power__total": 0.0128,
  "globalroute__timing__clock__slack": -6.522,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.2854,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.2522,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -6.52,
  "globalroute__timing__setup__ws": -6.52,
  "placeopt__cpu__total": 20.1,
  "placeopt__design__instance__area": 2169.9561,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 2009.3718,
  "placeopt__design__instance__area__stdcell": 2169.9561,
  "placeopt__design__instance__area__stdcell__pre_opt": 2009.3718,
  "placeopt__design__instance__count": 17021,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15662,
  "placeopt__design__instance__count__stdcell": 17021,
  "placeopt__design__instance__count__stdcell__pre_opt": 15662,
  "placeopt__design__instance__utilization": 0.3877,
  "placeopt__design__instance__utilization__pre_opt": 0.359,
  "placeopt__design__instance__utilization__stdcell": 0.3877,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.359,
  "placeopt__design__io": 76,
  "placeopt__design__io__pre_opt": 76,
  "placeopt__mem__peak": 261560.0,
  "placeopt__power__internal__total": 0.0083,
  "placeopt__power__internal__total__pre_opt": 0.01,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0023,
  "placeopt__power__switching__total__pre_opt": 0.0019,
  "placeopt__power__total": 0.0106,
  "placeopt__power__total__pre_opt": 0.0119,
  "placeopt__runtime__total": "0:20.30",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.432,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.1903,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -7747.5898,
  "placeopt__timing__setup__tns__pre_opt": -25021802.0,
  "placeopt__timing__setup__ws": -270.1,
  "placeopt__timing__setup__ws__pre_opt": -14185.3799,
  "run__flow__design": "sha3",
  "run__flow__generate_date": "2022-10-02 15:39",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "c9cb6802b0b5a858e4993159102664bcb54de02c",
  "run__flow__scripts_commit": "c9cb6802b0b5a858e4993159102664bcb54de02c",
  "run__flow__uuid": "579c8cf7-8f43-4802-b707-2b20ca1ee342",
  "run__flow__variant": "base",
  "synth__cpu__total": 45.01,
  "synth__design__instance__area__stdcell": 2081.20752,
  "synth__design__instance__count__stdcell": 16145.0,
  "synth__mem__peak": 140900.0,
  "synth__runtime__total": "0:46.07",
  "total_time": "0:02:08.410000"
}