// Seed: 4115128566
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout supply1 id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1'b0;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd3,
    parameter id_18 = 32'd86
) (
    output tri0 id_0,
    output uwire _id_1,
    input wand id_2,
    output wand id_3,
    input tri id_4
    , id_20,
    input tri1 id_5,
    output supply0 id_6,
    input tri0 id_7
    , id_21,
    input tri id_8
    , id_22,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    output wire id_15,
    input tri1 id_16,
    output wor id_17,
    input wire _id_18
);
  logic [-1 : !  (  id_18  )  &&  id_1] id_23, id_24, id_25, id_26, id_27;
  wire id_28;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_28,
      id_24,
      id_23,
      id_20,
      id_23,
      id_25
  );
endmodule
