/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [26:0] _03_;
  reg [6:0] _04_;
  wire [6:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [17:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_48z;
  wire [25:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [6:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [26:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = celloutsig_0_35z ? celloutsig_0_14z[4] : _00_;
  assign celloutsig_1_8z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_36z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_0_41z = celloutsig_0_32z | ~(celloutsig_0_20z);
  assign celloutsig_0_43z = celloutsig_0_16z[2] | ~(_01_);
  assign celloutsig_0_20z = celloutsig_0_2z | ~(celloutsig_0_13z[13]);
  assign celloutsig_0_31z = celloutsig_0_7z[7] | ~(celloutsig_0_25z);
  assign celloutsig_0_32z = celloutsig_0_7z[2] | ~(celloutsig_0_6z);
  assign celloutsig_0_27z = celloutsig_0_21z[0] | celloutsig_0_12z[1];
  assign celloutsig_0_25z = ~(celloutsig_0_7z[6] ^ celloutsig_0_21z[3]);
  reg [26:0] _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 27'h0000000;
    else _17_ <= { in_data[131:120], celloutsig_1_4z };
  assign { _03_[26:16], _02_, _03_[14:0] } = _17_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 7'h00;
    else _04_ <= celloutsig_0_11z;
  reg [6:0] _19_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 7'h00;
    else _19_ <= { celloutsig_0_18z[12:7], celloutsig_0_22z };
  assign { _01_, _00_, _05_[4:0] } = _19_;
  assign celloutsig_0_66z = { celloutsig_0_49z[20:15], celloutsig_0_58z } & { celloutsig_0_64z, celloutsig_0_40z, celloutsig_0_56z, celloutsig_0_43z, celloutsig_0_37z, celloutsig_0_64z, celloutsig_0_39z };
  assign celloutsig_0_0z = in_data[42:27] > in_data[17:2];
  assign celloutsig_0_54z = { celloutsig_0_28z[15:8], 1'h1, celloutsig_0_47z, celloutsig_0_16z } > { celloutsig_0_21z, celloutsig_0_48z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z[5:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } > celloutsig_0_1z[11:3];
  assign celloutsig_0_59z = celloutsig_0_7z[4:1] > { _01_, _00_, celloutsig_0_43z, celloutsig_0_35z };
  assign celloutsig_1_2z = { celloutsig_1_1z[9:1], celloutsig_1_0z, celloutsig_1_0z } > { in_data[187:179], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_1z[7:2] > { celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_18z = celloutsig_1_12z > { celloutsig_1_1z[10:8], celloutsig_1_16z };
  assign celloutsig_0_17z = { celloutsig_0_11z[6:1], _04_ } > { celloutsig_0_14z[11:0], celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_18z[9:5], celloutsig_0_9z } && _04_[5:0];
  assign celloutsig_0_29z = { _04_[6:5], celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_4z } && { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_6z, _01_, _00_, _05_[4:0], celloutsig_0_10z, _01_, _00_, _05_[4:0] };
  assign celloutsig_0_67z = { in_data[12:5], celloutsig_0_22z, celloutsig_0_30z } || { celloutsig_0_12z[6:4], celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_2z = { celloutsig_0_1z[5:1], celloutsig_0_0z } || celloutsig_0_1z[7:2];
  assign celloutsig_0_11z = { celloutsig_0_1z[7:2], celloutsig_0_0z } % { 1'h1, in_data[76:71] };
  assign celloutsig_0_14z = { celloutsig_0_13z[9:0], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z } % { 1'h1, in_data[14:5], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_21z[3], celloutsig_0_32z, celloutsig_0_37z, celloutsig_0_18z } % { 1'h1, celloutsig_0_18z[12:11], 1'h1, celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_42z, celloutsig_0_17z, celloutsig_0_31z, _01_, _00_, _05_[4:0], celloutsig_0_40z, celloutsig_0_26z };
  assign celloutsig_1_1z = in_data[172:162] % { 1'h1, in_data[108:99] };
  assign celloutsig_0_49z = celloutsig_0_46z[15] ? { celloutsig_0_18z[8:5], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_7z[8:1], 1'h1, celloutsig_0_44z } : { in_data[69:45], celloutsig_0_38z };
  assign celloutsig_0_30z = celloutsig_0_9z ? { celloutsig_0_16z[2:1], celloutsig_0_3z } : { celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_17z };
  assign celloutsig_0_48z = - { celloutsig_0_11z[5:3], celloutsig_0_17z };
  assign celloutsig_1_4z = - { in_data[109:96], celloutsig_1_2z };
  assign celloutsig_0_8z = - { in_data[81:78], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_21z = - celloutsig_0_11z[4:1];
  assign celloutsig_0_35z = { celloutsig_0_8z[5], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_33z, celloutsig_0_2z } !== { in_data[76], celloutsig_0_7z[8:1], 1'h1, celloutsig_0_32z };
  assign celloutsig_1_19z = celloutsig_1_4z[13:5] !== celloutsig_1_4z[10:2];
  assign celloutsig_0_24z = celloutsig_0_13z[14:5] !== { celloutsig_0_12z[6], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_1_12z = ~ { _03_[18:16], _02_ };
  assign celloutsig_0_38z = & { celloutsig_0_36z, celloutsig_0_18z[12:1] };
  assign celloutsig_0_10z = & { celloutsig_0_6z, celloutsig_0_2z, in_data[17:14], celloutsig_0_0z };
  assign celloutsig_0_33z = & { celloutsig_0_20z, _04_, celloutsig_0_8z[4:3], celloutsig_0_3z };
  assign celloutsig_0_37z = | { celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_17z, _04_[6:1], celloutsig_0_12z };
  assign celloutsig_0_64z = | { celloutsig_0_51z, celloutsig_0_18z[12:1], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_26z = | { celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_11z[6:4], celloutsig_0_10z };
  assign celloutsig_0_42z = ~^ { celloutsig_0_28z[11:3], celloutsig_0_16z, celloutsig_0_28z[15:1], celloutsig_0_18z[0] };
  assign celloutsig_0_40z = ^ { celloutsig_0_13z[8:6], celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_32z, 1'h1, celloutsig_0_26z, celloutsig_0_21z };
  assign celloutsig_0_44z = ^ { celloutsig_0_8z[5:4], celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_41z, celloutsig_0_25z, 1'h1, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_38z };
  assign celloutsig_0_4z = ^ { celloutsig_0_1z[9:5], celloutsig_0_0z };
  assign celloutsig_0_47z = ^ celloutsig_0_21z[2:0];
  assign celloutsig_0_5z = ^ { in_data[38:29], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_58z = ^ { 1'h1, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_51z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_47z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_1_0z = ^ in_data[169:156];
  assign celloutsig_0_9z = ^ { celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_12z = { in_data[75], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } >>> { celloutsig_0_7z[8:1], 1'h1 };
  assign celloutsig_0_13z = { in_data[27:22], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z[8:1], 1'h1, celloutsig_0_0z } >>> in_data[62:45];
  assign celloutsig_0_1z = in_data[95:82] >>> in_data[21:8];
  assign celloutsig_1_3z = in_data[108:102] ~^ { celloutsig_1_1z[7:3], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z[5:1] ~^ celloutsig_1_3z[5:1];
  assign celloutsig_0_18z = { celloutsig_0_13z[15:2], celloutsig_0_0z } ~^ { celloutsig_0_16z[2:1], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_68z = { _05_[4:2], celloutsig_0_59z, celloutsig_0_9z, celloutsig_0_44z, celloutsig_0_8z, celloutsig_0_66z, celloutsig_0_54z, celloutsig_0_54z, celloutsig_0_27z, celloutsig_0_58z, celloutsig_0_54z } ^ { celloutsig_0_49z[24:2], celloutsig_0_48z };
  assign celloutsig_0_16z = celloutsig_0_8z[5:3] ^ _04_[6:4];
  assign celloutsig_0_39z = ~((celloutsig_0_0z & celloutsig_0_31z) | celloutsig_0_27z);
  assign celloutsig_0_56z = ~((celloutsig_0_22z & celloutsig_0_35z) | celloutsig_0_8z[5]);
  assign celloutsig_1_16z = ~((in_data[106] & celloutsig_1_10z) | celloutsig_1_5z[3]);
  assign { celloutsig_0_7z[2:1], celloutsig_0_7z[8:3] } = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z[7:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign { celloutsig_0_28z[2:1], celloutsig_0_28z[8:3], celloutsig_0_28z[12:9], celloutsig_0_28z[15:13] } = { celloutsig_0_7z[2:1], celloutsig_0_7z[8:3], celloutsig_0_21z, celloutsig_0_11z[1:0], celloutsig_0_10z } ~^ { celloutsig_0_18z[2:1], celloutsig_0_18z[8:3], celloutsig_0_18z[12:9], celloutsig_0_12z[1], celloutsig_0_18z[14:13] };
  assign _03_[15] = _02_;
  assign _05_[6:5] = { _01_, _00_ };
  assign celloutsig_0_28z[0] = celloutsig_0_18z[0];
  assign celloutsig_0_7z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
