#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "H:\code\fpga\iverilog\lib\ivl\system.vpi";
:vpi_module "H:\code\fpga\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "H:\code\fpga\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "H:\code\fpga\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "H:\code\fpga\iverilog\lib\ivl\va_math.vpi";
:vpi_module "H:\code\fpga\iverilog\lib\ivl\v2009.vpi";
S_00000193087c2fd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019308786ec0 .scope module, "tbCounterWLoad" "tbCounterWLoad" 3 141;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "load_en";
    .port_info 4 /INPUT 64 "dIN";
    .port_info 5 /OUTPUT 64 "dOUT";
P_00000193087ab4d0 .param/l "bit_width" 0 3 142, +C4<00000000000000000000000001000000>;
L_00000193087b1090 .functor BUFZ 64, v00000193087ac8f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000193087ac8f0_0 .var "Count", 63 0;
o00000193087c3fd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193087ac990_0 .net "clk", 0 0, o00000193087c3fd8;  0 drivers
o00000193087c4008 .functor BUFZ 1, C4<z>; HiZ drive
v00000193087ac5d0_0 .net "clk_en", 0 0, o00000193087c4008;  0 drivers
o00000193087c4038 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000193087ac710_0 .net "dIN", 63 0, o00000193087c4038;  0 drivers
v00000193087ad070_0 .net "dOUT", 63 0, L_00000193087b1090;  1 drivers
o00000193087c4098 .functor BUFZ 1, C4<z>; HiZ drive
v00000193087aca30_0 .net "load_en", 0 0, o00000193087c4098;  0 drivers
o00000193087c40c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193087ad110_0 .net "rst", 0 0, o00000193087c40c8;  0 drivers
E_00000193087ab290 .event posedge, v00000193087ad110_0, v00000193087ac990_0;
S_00000193087c3e10 .scope begin, "proc_Count" "proc_Count" 3 157, 3 157 0, S_0000019308786ec0;
 .timescale -9 -12;
S_00000193087c3c80 .scope module, "vga_pong_tb" "vga_pong_tb" 3 2;
 .timescale -9 -12;
P_00000193087b4830 .param/l "CycleLimit" 1 3 10, +C4<00000000000000000000000000001000>;
P_00000193087b4868 .param/l "InterationLimit" 1 3 9, +C4<00000000000000000000000000000100>;
P_00000193087b48a0 .param/l "Limit" 1 3 8, +C4<00000000000000000000000000010000>;
P_00000193087b48d8 .param/l "PrimaryBitWidth" 1 3 7, +C4<00000000000000000000000000000101>;
v000001930881e330_0 .var "Advance", 0 0;
v000001930881f550_0 .net "CycleCount", 31 0, L_00000193087b1020;  1 drivers
v000001930881e650_0 .var "Tic", 0 0;
v000001930881f410_0 .var "Toc", 0 0;
L_0000019308920088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001930881f190_0 .net/2s *"_ivl_0", 31 0, L_0000019308920088;  1 drivers
v000001930881e1f0_0 .var "clk", 0 0;
v000001930881e150_0 .var "init", 0 0;
v000001930881ea10_0 .var "rst", 0 0;
v000001930881e3d0_0 .net "vga_b", 7 0, L_00000193087b0680;  1 drivers
v000001930881e470_0 .net "vga_g", 7 0, L_00000193087b0d10;  1 drivers
v000001930881ef10_0 .net "vga_h_sync", 0 0, L_00000193087b1100;  1 drivers
v000001930881e8d0_0 .net "vga_r", 7 0, L_00000193087b11e0;  1 drivers
v000001930881f4b0_0 .net "vga_v_sync", 0 0, L_00000193087b0760;  1 drivers
E_00000193087abb90 .event posedge, v00000193087acad0_0;
E_00000193087ab550 .event anyedge, v00000193087ad1b0_0;
L_000001930881eab0 .part L_0000019308920088, 0, 1;
S_00000193087a12f0 .scope module, "CycleCounter" "tbCounter" 3 35, 3 118 0, S_00000193087c3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "dOUT";
P_00000193087ab650 .param/l "bit_width" 0 3 119, +C4<00000000000000000000000000100000>;
L_00000193087b1020 .functor BUFZ 32, v00000193087acd50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000193087acd50_0 .var "Count", 31 0;
v00000193087acad0_0 .net "clk", 0 0, v000001930881e1f0_0;  1 drivers
v00000193087ac7b0_0 .net "clk_en", 0 0, L_000001930881eab0;  1 drivers
v00000193087ad1b0_0 .net "dOUT", 31 0, L_00000193087b1020;  alias, 1 drivers
v00000193087ac670_0 .net "rst", 0 0, v000001930881ea10_0;  1 drivers
E_00000193087abd90 .event posedge, v00000193087ac670_0, v00000193087acad0_0;
S_00000193087a1480 .scope begin, "proc_Count" "proc_Count" 3 131, 3 131 0, S_00000193087a12f0;
 .timescale -9 -12;
S_00000193087a1610 .scope module, "cntr" "vga_pong" 3 100, 4 1 0, S_00000193087c3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "vga_h_sync";
    .port_info 4 /OUTPUT 1 "vga_v_sync";
    .port_info 5 /OUTPUT 8 "vga_r";
    .port_info 6 /OUTPUT 8 "vga_g";
    .port_info 7 /OUTPUT 8 "vga_b";
P_00000193087bf130 .param/l "width_x" 0 4 2, +C4<00000000000000000000000000001010>;
P_00000193087bf168 .param/l "width_y" 0 4 3, +C4<00000000000000000000000000001001>;
L_00000193087b11e0 .functor BUFZ 8, v000001930881e790_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000193087b0d10 .functor BUFZ 8, v000001930881feb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000193087b0680 .functor BUFZ 8, v000001930881f690_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001930881f910_0 .var "b", 0 0;
v000001930881fc30_0 .var "border", 0 0;
v000001930881f690_0 .var "buf_vga_b", 7 0;
v000001930881feb0_0 .var "buf_vga_g", 7 0;
v000001930881e790_0 .var "buf_vga_r", 7 0;
v000001930881e0b0_0 .net "clk", 0 0, v000001930881e1f0_0;  alias, 1 drivers
v000001930881e510_0 .net "clk_en", 0 0, v000001930881e330_0;  1 drivers
v000001930881ff50_0 .net "cnt_x", 9 0, L_00000193087b0a70;  1 drivers
v000001930881ebf0_0 .net "cnt_y", 8 0, L_00000193087b0a00;  1 drivers
v000001930881fa50_0 .var "g", 0 0;
v000001930881fb90_0 .net "in_display_area", 0 0, L_00000193087b0ca0;  1 drivers
v000001930881ec90_0 .var "r", 0 0;
v000001930881f9b0_0 .net "rst", 0 0, v000001930881ea10_0;  alias, 1 drivers
v000001930881e290_0 .net "vga_b", 7 0, L_00000193087b0680;  alias, 1 drivers
v000001930881f370_0 .net "vga_g", 7 0, L_00000193087b0d10;  alias, 1 drivers
v000001930881fcd0_0 .net "vga_h_sync", 0 0, L_00000193087b1100;  alias, 1 drivers
v000001930881e830_0 .net "vga_r", 7 0, L_00000193087b11e0;  alias, 1 drivers
v000001930881e5b0_0 .net "vga_v_sync", 0 0, L_00000193087b0760;  alias, 1 drivers
S_000001930879d9a0 .scope module, "syncgen" "hsync_generator" 4 23, 5 1 0, S_00000193087a1610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "vga_h_sync";
    .port_info 4 /OUTPUT 1 "vga_v_sync";
    .port_info 5 /OUTPUT 1 "in_display_area";
    .port_info 6 /OUTPUT 10 "cnt_x";
    .port_info 7 /OUTPUT 9 "cnt_y";
P_000001930879db30 .param/l "max_x" 0 5 4, +C4<00000000000000000000001011111111>;
P_000001930879db68 .param/l "max_y" 0 5 5, +C4<00000000000000000000000110010000>;
P_000001930879dba0 .param/l "width_x" 0 5 2, +C4<00000000000000000000000000001010>;
P_000001930879dbd8 .param/l "width_y" 0 5 3, +C4<00000000000000000000000000001001>;
P_000001930879dc10 .param/l "y_h" 0 5 6, +C4<00000000000000000000000000101101>;
P_000001930879dc48 .param/l "y_v" 0 5 7, +C4<00000000000000000000000111110100>;
L_00000193087b1100 .functor NOT 1, v000001930881e970_0, C4<0>, C4<0>, C4<0>;
L_00000193087b0760 .functor NOT 1, v000001930881faf0_0, C4<0>, C4<0>, C4<0>;
L_00000193087b0ca0 .functor BUFZ 1, v00000193087ad390_0, C4<0>, C4<0>, C4<0>;
L_00000193087b0a70 .functor BUFZ 10, v00000193087acb70_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000193087b0a00 .functor BUFZ 9, v00000193087acc10_0, C4<000000000>, C4<000000000>, C4<000000000>;
v00000193087acb70_0 .var "buf_cnt_x", 9 0;
v00000193087acc10_0 .var "buf_cnt_y", 8 0;
v00000193087ad390_0 .var "buf_in_display_area", 0 0;
v00000193087ac850_0 .net "clk", 0 0, v000001930881e1f0_0;  alias, 1 drivers
v00000193087accb0_0 .net "clk_en", 0 0, v000001930881e330_0;  alias, 1 drivers
v00000193087ace90_0 .net "cnt_x", 9 0, L_00000193087b0a70;  alias, 1 drivers
v00000193087acfd0_0 .var "cnt_x_maxed", 0 0;
v00000193087ad250_0 .net "cnt_y", 8 0, L_00000193087b0a00;  alias, 1 drivers
v00000193087acf30_0 .net "in_display_area", 0 0, L_00000193087b0ca0;  alias, 1 drivers
v000001930881f2d0_0 .var "inc_x", 9 0;
v000001930881e6f0_0 .var "inc_y", 8 0;
v000001930881f870_0 .net "rst", 0 0, v000001930881ea10_0;  alias, 1 drivers
v000001930881f0f0_0 .net "vga_h_sync", 0 0, L_00000193087b1100;  alias, 1 drivers
v000001930881e970_0 .var "vga_hs", 0 0;
v000001930881fe10_0 .net "vga_v_sync", 0 0, L_00000193087b0760;  alias, 1 drivers
v000001930881faf0_0 .var "vga_vs", 0 0;
S_0000019308794f90 .scope begin, "proc_TicTokerson" "proc_TicTokerson" 3 47, 3 47 0, S_00000193087c3c80;
 .timescale -9 -12;
    .scope S_0000019308786ec0;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000193087ac8f0_0, 0, 64;
    %end;
    .thread T_0, $init;
    .scope S_0000019308786ec0;
T_1 ;
    %wait E_00000193087ab290;
    %fork t_1, S_00000193087c3e10;
    %jmp t_0;
    .scope S_00000193087c3e10;
t_1 ;
    %load/vec4 v00000193087ad110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000193087ac8f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000193087ac5d0_0;
    %load/vec4 v00000193087aca30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000193087ac8f0_0;
    %addi 1, 0, 64;
    %assign/vec4 v00000193087ac8f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000193087ac5d0_0;
    %load/vec4 v00000193087aca30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000193087ac710_0;
    %assign/vec4 v00000193087ac8f0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %end;
    .scope S_0000019308786ec0;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_00000193087a12f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193087acd50_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_00000193087a12f0;
T_3 ;
    %wait E_00000193087abd90;
    %fork t_3, S_00000193087a1480;
    %jmp t_2;
    .scope S_00000193087a1480;
t_3 ;
    %load/vec4 v00000193087ac670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000193087acd50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000193087ac7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000193087acd50_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000193087acd50_0, 0;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_00000193087a12f0;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_000001930879d9a0;
T_4 ;
    %load/vec4 v00000193087ace90_0;
    %pad/u 32;
    %pushi/vec4 767, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000193087acfd0_0, 0, 1;
    %load/vec4 v00000193087acfd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v00000193087ace90_0;
    %addi 1, 0, 10;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v000001930881f2d0_0, 0, 10;
    %load/vec4 v00000193087acfd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v00000193087ad250_0;
    %addi 1, 0, 9;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v000001930881e6f0_0, 0, 9;
    %end;
    .thread T_4, $init;
    .scope S_000001930879d9a0;
T_5 ;
    %wait E_00000193087abd90;
    %load/vec4 v000001930881f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000193087acb70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000193087accb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001930881f2d0_0;
    %assign/vec4 v00000193087acb70_0, 0;
    %load/vec4 v000001930881e6f0_0;
    %assign/vec4 v00000193087acc10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001930879d9a0;
T_6 ;
    %wait E_00000193087abd90;
    %load/vec4 v000001930881f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001930881e970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001930881faf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000193087accb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000193087acb70_0;
    %parti/s 6, 4, 4;
    %pad/u 32;
    %pushi/vec4 45, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001930881e970_0, 0;
    %load/vec4 v00000193087acc10_0;
    %pad/u 32;
    %pushi/vec4 500, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001930881faf0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001930879d9a0;
T_7 ;
    %wait E_00000193087abd90;
    %load/vec4 v000001930881f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193087ad390_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000193087accb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000193087ad390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v00000193087acfd0_0;
    %load/vec4 v00000193087acc10_0;
    %pad/u 32;
    %cmpi/u 400, 0, 32;
    %flag_get/vec4 5;
    %and;
    %assign/vec4 v00000193087ad390_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000193087acb70_0;
    %pad/u 32;
    %pushi/vec4 639, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %assign/vec4 v00000193087ad390_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000193087a1610;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001930881e790_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001930881feb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001930881f690_0, 0, 8;
    %load/vec4 v000001930881ff50_0;
    %parti/s 7, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001930881ff50_0;
    %parti/s 7, 3, 3;
    %pad/u 32;
    %pushi/vec4 79, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001930881ebf0_0;
    %parti/s 6, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001930881ebf0_0;
    %parti/s 6, 3, 3;
    %pad/u 32;
    %pushi/vec4 59, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v000001930881fc30_0, 0, 1;
    %load/vec4 v000001930881fc30_0;
    %store/vec4 v000001930881ec90_0, 0, 1;
    %load/vec4 v000001930881fc30_0;
    %store/vec4 v000001930881fa50_0, 0, 1;
    %load/vec4 v000001930881fc30_0;
    %store/vec4 v000001930881f910_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_00000193087a1610;
T_9 ;
    %wait E_00000193087abd90;
    %load/vec4 v000001930881f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001930881e790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001930881feb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001930881f690_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001930881e510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001930881ec90_0;
    %pad/u 8;
    %load/vec4 v000001930881fb90_0;
    %pad/u 8;
    %and;
    %assign/vec4 v000001930881e790_0, 0;
    %load/vec4 v000001930881fa50_0;
    %pad/u 8;
    %load/vec4 v000001930881fb90_0;
    %pad/u 8;
    %and;
    %assign/vec4 v000001930881feb0_0, 0;
    %load/vec4 v000001930881f910_0;
    %pad/u 8;
    %load/vec4 v000001930881fb90_0;
    %pad/u 8;
    %and;
    %assign/vec4 v000001930881f690_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000193087c3c80;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001930881e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001930881ea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001930881e150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001930881e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001930881e650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001930881f410_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_00000193087c3c80;
T_11 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001930881ea10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001930881ea10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000193087c3c80;
T_12 ;
    %delay 100000, 0;
    %load/vec4 v000001930881e1f0_0;
    %nor/r;
    %store/vec4 v000001930881e1f0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_00000193087c3c80;
T_13 ;
Ewait_0 .event/or E_00000193087ab550, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001930881f550_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 3 29 "$finish" {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000193087c3c80;
T_14 ;
    %wait E_00000193087abb90;
    %fork t_5, S_0000019308794f90;
    %jmp t_4;
    .scope S_0000019308794f90;
t_5 ;
    %load/vec4 v000001930881e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001930881e650_0;
    %nor/r;
    %store/vec4 v000001930881e650_0, 0, 1;
    %vpi_call/w 3 58 "$display", "> END" {0 0 0};
    %vpi_call/w 3 59 "$display", ">>>>>>>> CYCLE %0d <<<<<<<<", v000001930881f550_0 {0 0 0};
    %vpi_call/w 3 60 "$display", "> START" {0 0 0};
    %vpi_call/w 3 61 "$display", "Advance    %0b", v000001930881e330_0 {0 0 0};
    %vpi_call/w 3 62 "$display", "vga_h_sync %0h", v000001930881ef10_0 {0 0 0};
    %vpi_call/w 3 63 "$display", "vga_v_sync %0h", v000001930881f4b0_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "vga_r      %0h", v000001930881e8d0_0 {0 0 0};
    %vpi_call/w 3 65 "$display", "vga_g      %0h", v000001930881e470_0 {0 0 0};
    %vpi_call/w 3 66 "$display", "vga_b      %0h", v000001930881e3d0_0 {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001930881e150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001930881e150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001930881e330_0, 0;
T_14.2 ;
T_14.1 ;
    %load/vec4 v000001930881e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v000001930881f410_0;
    %nor/r;
    %store/vec4 v000001930881f410_0, 0, 1;
T_14.4 ;
    %end;
    .scope S_00000193087c3c80;
t_4 %join;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "vga_pong_tb.sv";
    "./vga_pong.sv";
    "./hsync_generator.sv";
