<?xml version="1.0" encoding="utf-8"?><!DOCTYPE nta PUBLIC '-//Uppaal Team//DTD Flat System 1.1//EN' 'http://www.it.uu.se/research/group/darts/uppaal/flat-1_1.dtd'>
<nta><declaration> 
chan go0,go1,go2; // Process i can start
chan release0;
chan release1; // Machine j can be freed
int[0,2] running0 = 0; // Machine 1 is running process running1. 3 means none
int[0,2] running1 = 0;

int[0,2] round = 0;
// Is process(i) waiting?
// This is redundant information but don't know how to
// simply access processes' locations
bool w0 = 1;
bool w1 = 1;
bool w2 = 1;

clock x0;
// int[0,1] mode0;

clock x1;
// int[0,1] mode1;

clock x2;
// int[0,1] mode2;
</declaration>
<template><name>Process0</name>
<declaration>bool Ii_hbusreq0;
bool Ii_hbusreq1;
bool Ii_hbusreq2;
bool Ii_hburst1;
bool Ii_hburst0;
bool Ii_hlock0;
bool Ii_hlock1;
bool Ii_hlock2;
bool Ii_hready;
bool Icontrollable_hmastlock;
bool Icontrollable_nstart;
bool Icontrollable_hmaster1;
bool Icontrollable_locked;
bool Icontrollable_hmaster0;
bool Icontrollable_hgrant1;
bool Icontrollable_busreq;
bool Icontrollable_hgrant2;
bool Icontrollable_ndecide;
bool Icontrollable_nhgrant0;
bool Ln41;
bool Lreg_controllable_hgrant2_out;
bool Lreg_controllable_hmaster1_out;
bool Lsys_fair0done_out;
bool Lreg_stateG3_0_out;
bool Lenv_fair1done_out;
bool Lreg_controllable_locked_out;
bool Lsys_fair3done_out;
bool Lreg_stateG3_1_out;
bool Lreg_controllable_ndecide_out;
bool Lreg_stateG3_2_out;
bool Lreg_i_hbusreq0_out;
bool Lreg_controllable_busreq_out;
bool Lreg_controllable_nstart_out;
bool Lreg_i_hbusreq1_out;
bool Lsys_fair1done_out;
bool Lreg_stateG2_out;
bool Lreg_stateG10_1_out;
bool Lenv_fair0done_out;
bool Lreg_controllable_nhgrant0_out;
bool Lreg_i_hlock2_out;
bool Lreg_stateG10_2_out;
bool Lreg_stateA1_out;
bool Lreg_controllable_hmastlock_out;
bool Lsys_fair4done_out;
bool Lreg_i_hbusreq2_out;
bool Lreg_i_hlock1_out;
bool Lfair_cnt0_out;
bool Lfair_cnt1_out;
bool Lfair_cnt2_out;
bool Lenv_safe_err_happened_out;
bool Lreg_i_hlock0_out;
bool Lreg_i_hready_out;
bool Lreg_controllable_hgrant1_out;
bool Lsys_fair2done_out;
bool Lreg_controllable_hmaster0_out;
</declaration>
<location id="loc5"><name>on0</name>
<label kind="invariant">x0 &lt;= 1000</label>
</location>
<location id="loc6"><name>on1</name>
<label kind="invariant">x0 &lt;= 2000</label>
</location>
<location id="loc0"><name>w</name>
</location>
<location id="loc1"><name>dead</name>
</location>
<location id="loc3"><name>up</name>
<committed/>
</location>
<location id="loc7"><name>JustSetIi_hbusreq0</name>
<committed/>
</location>
<location id="loc8"><name>JustSetIi_hbusreq1</name>
<committed/>
</location>
<location id="loc9"><name>JustSetIi_hbusreq2</name>
<committed/>
</location>
<location id="loc10"><name>JustSetIi_hburst1</name>
<committed/>
</location>
<location id="loc11"><name>JustSetIi_hburst0</name>
<committed/>
</location>
<location id="loc12"><name>JustSetIi_hlock0</name>
<committed/>
</location>
<location id="loc13"><name>JustSetIi_hlock1</name>
<committed/>
</location>
<location id="loc14"><name>JustSetIi_hlock2</name>
<committed/>
</location>
<location id="loc15"><name>JustSetIi_hready</name>
<committed/>
</location>
<location id="loc16"><name>JustSetIcontrollable_hmastlock</name>
<committed/>
</location>
<location id="loc17"><name>JustSetIcontrollable_nstart</name>
<committed/>
</location>
<location id="loc18"><name>JustSetIcontrollable_hmaster1</name>
<committed/>
</location>
<location id="loc19"><name>JustSetIcontrollable_locked</name>
<committed/>
</location>
<location id="loc20"><name>JustSetIcontrollable_hmaster0</name>
<committed/>
</location>
<location id="loc21"><name>JustSetIcontrollable_hgrant1</name>
<committed/>
</location>
<location id="loc22"><name>JustSetIcontrollable_busreq</name>
<committed/>
</location>
<location id="loc23"><name>JustSetIcontrollable_hgrant2</name>
<committed/>
</location>
<location id="loc24"><name>JustSetIcontrollable_ndecide</name>
<committed/>
</location>
<location id="loc25"><name>JustSetIcontrollable_nhgrant0</name>
<committed/>
</location>
<location id="loc26"><name>UpdatedLn41</name>
<committed/>
</location>
<location id="loc27"><name>UpdatedLreg_controllable_hgrant2_out</name>
<committed/>
</location>
<location id="loc28"><name>UpdatedLreg_controllable_hmaster1_out</name>
<committed/>
</location>
<location id="loc29"><name>UpdatedLsys_fair0done_out</name>
<committed/>
</location>
<location id="loc30"><name>UpdatedLreg_stateG3_0_out</name>
<committed/>
</location>
<location id="loc31"><name>UpdatedLenv_fair1done_out</name>
<committed/>
</location>
<location id="loc32"><name>UpdatedLreg_controllable_locked_out</name>
<committed/>
</location>
<location id="loc33"><name>UpdatedLsys_fair3done_out</name>
<committed/>
</location>
<location id="loc34"><name>UpdatedLreg_stateG3_1_out</name>
<committed/>
</location>
<location id="loc35"><name>UpdatedLreg_controllable_ndecide_out</name>
<committed/>
</location>
<location id="loc36"><name>UpdatedLreg_stateG3_2_out</name>
<committed/>
</location>
<location id="loc37"><name>UpdatedLreg_i_hbusreq0_out</name>
<committed/>
</location>
<location id="loc38"><name>UpdatedLreg_controllable_busreq_out</name>
<committed/>
</location>
<location id="loc39"><name>UpdatedLreg_controllable_nstart_out</name>
<committed/>
</location>
<location id="loc40"><name>UpdatedLreg_i_hbusreq1_out</name>
<committed/>
</location>
<location id="loc41"><name>UpdatedLsys_fair1done_out</name>
<committed/>
</location>
<location id="loc42"><name>UpdatedLreg_stateG2_out</name>
<committed/>
</location>
<location id="loc43"><name>UpdatedLreg_stateG10_1_out</name>
<committed/>
</location>
<location id="loc44"><name>UpdatedLenv_fair0done_out</name>
<committed/>
</location>
<location id="loc45"><name>UpdatedLreg_controllable_nhgrant0_out</name>
<committed/>
</location>
<location id="loc46"><name>UpdatedLreg_i_hlock2_out</name>
<committed/>
</location>
<location id="loc47"><name>UpdatedLreg_stateG10_2_out</name>
<committed/>
</location>
<location id="loc48"><name>UpdatedLreg_stateA1_out</name>
<committed/>
</location>
<location id="loc49"><name>UpdatedLreg_controllable_hmastlock_out</name>
<committed/>
</location>
<location id="loc50"><name>UpdatedLsys_fair4done_out</name>
<committed/>
</location>
<location id="loc51"><name>UpdatedLreg_i_hbusreq2_out</name>
<committed/>
</location>
<location id="loc52"><name>UpdatedLreg_i_hlock1_out</name>
<committed/>
</location>
<location id="loc53"><name>UpdatedLfair_cnt0_out</name>
<committed/>
</location>
<location id="loc54"><name>UpdatedLfair_cnt1_out</name>
<committed/>
</location>
<location id="loc55"><name>UpdatedLfair_cnt2_out</name>
<committed/>
</location>
<location id="loc56"><name>UpdatedLenv_safe_err_happened_out</name>
<committed/>
</location>
<location id="loc57"><name>UpdatedLreg_i_hlock0_out</name>
<committed/>
</location>
<location id="loc58"><name>UpdatedLreg_i_hready_out</name>
<committed/>
</location>
<location id="loc59"><name>UpdatedLreg_controllable_hgrant1_out</name>
<committed/>
</location>
<location id="loc60"><name>UpdatedLsys_fair2done_out</name>
<committed/>
</location>
<location id="loc61"><name>UpdatedLreg_controllable_hmaster0_out</name>
<committed/>
</location>
<init ref="loc0"/>
<transition>
<source ref="loc0"/><target ref="loc5"/>
<label kind="synchronisation">go0?</label>
<label kind="assignment">x0:=0, w0:=0</label>
<label kind="guard">Lreg_stateG3_0_out == 0</label>
</transition>
<transition>
<source ref="loc0"/><target ref="loc1"/>
<label kind="guard">Lreg_stateG3_0_out == 0 &amp;&amp; x0 &gt; 9000</label>
</transition>
<transition>
<source ref="loc5"/><target ref="loc3"/>
<label kind="assignment">x0:=0</label>
<label kind="guard">Lreg_stateG3_0_out == 0 &amp;&amp; x0 &gt;= 1000 &amp;&amp; x0 &lt;= 1000</label>
</transition>
<transition>
<source ref="loc0"/><target ref="loc6"/>
<label kind="synchronisation">go0?</label>
<label kind="assignment">x0:=0, w0:=0</label>
<label kind="guard">Lreg_stateG3_0_out == 1</label>
</transition>
<transition>
<source ref="loc0"/><target ref="loc1"/>
<label kind="guard">Lreg_stateG3_0_out == 1 &amp;&amp; x0 &gt; 18000</label>
</transition>
<transition>
<source ref="loc6"/><target ref="loc3"/>
<label kind="assignment">x0:=0</label>
<label kind="guard">Lreg_stateG3_0_out == 1 &amp;&amp; x0 &gt;= 2000 &amp;&amp; x0 &lt;= 2000</label>
</transition>
<transition>
<source ref="loc3"/><target ref="loc7"/>
<label kind="assignment">Ii_hbusreq0 := 0</label>
</transition>
<transition>
<source ref="loc3"/><target ref="loc7"/>
<label kind="assignment">Ii_hbusreq0 := 1</label>
</transition>
<transition>
<source ref="loc7"/><target ref="loc8"/>
<label kind="assignment">Ii_hbusreq1 := 0</label>
</transition>
<transition>
<source ref="loc7"/><target ref="loc8"/>
<label kind="assignment">Ii_hbusreq1 := 1</label>
</transition>
<transition>
<source ref="loc8"/><target ref="loc9"/>
<label kind="assignment">Ii_hbusreq2 := 0</label>
</transition>
<transition>
<source ref="loc8"/><target ref="loc9"/>
<label kind="assignment">Ii_hbusreq2 := 1</label>
</transition>
<transition>
<source ref="loc9"/><target ref="loc10"/>
<label kind="assignment">Ii_hburst1 := 0</label>
</transition>
<transition>
<source ref="loc9"/><target ref="loc10"/>
<label kind="assignment">Ii_hburst1 := 1</label>
</transition>
<transition>
<source ref="loc10"/><target ref="loc11"/>
<label kind="assignment">Ii_hburst0 := 0</label>
</transition>
<transition>
<source ref="loc10"/><target ref="loc11"/>
<label kind="assignment">Ii_hburst0 := 1</label>
</transition>
<transition>
<source ref="loc11"/><target ref="loc12"/>
<label kind="assignment">Ii_hlock0 := 0</label>
</transition>
<transition>
<source ref="loc11"/><target ref="loc12"/>
<label kind="assignment">Ii_hlock0 := 1</label>
</transition>
<transition>
<source ref="loc12"/><target ref="loc13"/>
<label kind="assignment">Ii_hlock1 := 0</label>
</transition>
<transition>
<source ref="loc12"/><target ref="loc13"/>
<label kind="assignment">Ii_hlock1 := 1</label>
</transition>
<transition>
<source ref="loc13"/><target ref="loc14"/>
<label kind="assignment">Ii_hlock2 := 0</label>
</transition>
<transition>
<source ref="loc13"/><target ref="loc14"/>
<label kind="assignment">Ii_hlock2 := 1</label>
</transition>
<transition>
<source ref="loc14"/><target ref="loc15"/>
<label kind="assignment">Ii_hready := 0</label>
</transition>
<transition>
<source ref="loc14"/><target ref="loc15"/>
<label kind="assignment">Ii_hready := 1</label>
</transition>
<transition>
<source ref="loc15"/><target ref="loc16"/>
<label kind="assignment">Icontrollable_hmastlock := 0</label>
</transition>
<transition>
<source ref="loc15"/><target ref="loc16"/>
<label kind="assignment">Icontrollable_hmastlock := 1</label>
</transition>
<transition>
<source ref="loc16"/><target ref="loc17"/>
<label kind="assignment">Icontrollable_nstart := 0</label>
</transition>
<transition>
<source ref="loc16"/><target ref="loc17"/>
<label kind="assignment">Icontrollable_nstart := 1</label>
</transition>
<transition>
<source ref="loc17"/><target ref="loc18"/>
<label kind="assignment">Icontrollable_hmaster1 := 0</label>
</transition>
<transition>
<source ref="loc17"/><target ref="loc18"/>
<label kind="assignment">Icontrollable_hmaster1 := 1</label>
</transition>
<transition>
<source ref="loc18"/><target ref="loc19"/>
<label kind="assignment">Icontrollable_locked := 0</label>
</transition>
<transition>
<source ref="loc18"/><target ref="loc19"/>
<label kind="assignment">Icontrollable_locked := 1</label>
</transition>
<transition>
<source ref="loc19"/><target ref="loc20"/>
<label kind="assignment">Icontrollable_hmaster0 := 0</label>
</transition>
<transition>
<source ref="loc19"/><target ref="loc20"/>
<label kind="assignment">Icontrollable_hmaster0 := 1</label>
</transition>
<transition>
<source ref="loc20"/><target ref="loc21"/>
<label kind="assignment">Icontrollable_hgrant1 := 0</label>
</transition>
<transition>
<source ref="loc20"/><target ref="loc21"/>
<label kind="assignment">Icontrollable_hgrant1 := 1</label>
</transition>
<transition>
<source ref="loc21"/><target ref="loc22"/>
<label kind="assignment">Icontrollable_busreq := 0</label>
</transition>
<transition>
<source ref="loc21"/><target ref="loc22"/>
<label kind="assignment">Icontrollable_busreq := 1</label>
</transition>
<transition>
<source ref="loc22"/><target ref="loc23"/>
<label kind="assignment">Icontrollable_hgrant2 := 0</label>
</transition>
<transition>
<source ref="loc22"/><target ref="loc23"/>
<label kind="assignment">Icontrollable_hgrant2 := 1</label>
</transition>
<transition>
<source ref="loc23"/><target ref="loc24"/>
<label kind="assignment">Icontrollable_ndecide := 0</label>
</transition>
<transition>
<source ref="loc23"/><target ref="loc24"/>
<label kind="assignment">Icontrollable_ndecide := 1</label>
</transition>
<transition>
<source ref="loc24"/><target ref="loc25"/>
<label kind="assignment">Icontrollable_nhgrant0 := 0</label>
</transition>
<transition>
<source ref="loc24"/><target ref="loc25"/>
<label kind="assignment">Icontrollable_nhgrant0 := 1</label>
</transition>
<transition>
<source ref="loc25"/><target ref="loc26"/>
<label kind="assignment">Ln41 := 1</label>
</transition>
<transition>
<source ref="loc26"/><target ref="loc27"/>
<label kind="assignment">Lreg_controllable_hgrant2_out := (Icontrollable_hgrant2)</label>
</transition>
<transition>
<source ref="loc27"/><target ref="loc28"/>
<label kind="assignment">Lreg_controllable_hmaster1_out := (Icontrollable_hmaster1)</label>
</transition>
<transition>
<source ref="loc28"/><target ref="loc29"/>
<label kind="assignment">Lsys_fair0done_out := (!(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41))))</label>
</transition>
<transition>
<source ref="loc29"/><target ref="loc30"/>
<label kind="assignment">Lreg_stateG3_0_out := !(!((!((!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (Ii_hready)) &amp;&amp; ((Lreg_stateG3_0_out) &amp;&amp; (Ln41))) &amp;&amp; !(!(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (Ii_hready)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41)))) &amp;&amp; !(!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41)))) &amp;&amp; !(((((!(Icontrollable_nstart) &amp;&amp; (Icontrollable_hmastlock)) &amp;&amp; !(Ii_hburst0)) &amp;&amp; (!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; (Ii_hburst1)) &amp;&amp; !(Ii_hready)))</label>
</transition>
<transition>
<source ref="loc30"/><target ref="loc31"/>
<label kind="assignment">Lenv_fair1done_out := ((((!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41)))))))) &amp;&amp; !(!(!((Lenv_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateA1_out) &amp;&amp; (Ln41))) &amp;&amp; !(!((Lenv_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hready)))) &amp;&amp; !(!((Lenv_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hready)))</label>
</transition>
<transition>
<source ref="loc31"/><target ref="loc32"/>
<label kind="assignment">Lreg_controllable_locked_out := (Icontrollable_locked)</label>
</transition>
<transition>
<source ref="loc32"/><target ref="loc33"/>
<label kind="assignment">Lsys_fair3done_out := (!(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))))</label>
</transition>
<transition>
<source ref="loc33"/><target ref="loc34"/>
<label kind="assignment">Lreg_stateG3_1_out := !((!((!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG3_0_out) &amp;&amp; (Ln41))) &amp;&amp; (!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (Ii_hready))) &amp;&amp; !(!(((((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG3_0_out) &amp;&amp; (Ln41))) &amp;&amp; !((Lreg_stateG3_2_out) &amp;&amp; (Ln41))) &amp;&amp; (Ii_hready)) &amp;&amp; ((Lreg_stateG3_1_out) &amp;&amp; (Ln41)))) &amp;&amp; !(((((!(Icontrollable_nstart) &amp;&amp; (Icontrollable_hmastlock)) &amp;&amp; !(Ii_hburst0)) &amp;&amp; (!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; (Ii_hburst1)) &amp;&amp; (Ii_hready)))</label>
</transition>
<transition>
<source ref="loc34"/><target ref="loc35"/>
<label kind="assignment">Lreg_controllable_ndecide_out := (Icontrollable_ndecide)</label>
</transition>
<transition>
<source ref="loc35"/><target ref="loc36"/>
<label kind="assignment">Lreg_stateG3_2_out := !(!(!((!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))) &amp;&amp; (Ii_hready)) &amp;&amp; ((Lreg_stateG3_2_out) &amp;&amp; (Ln41))) &amp;&amp; !(((((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG3_0_out) &amp;&amp; (Ln41))) &amp;&amp; !((Lreg_stateG3_2_out) &amp;&amp; (Ln41))) &amp;&amp; (Ii_hready)))</label>
</transition>
<transition>
<source ref="loc36"/><target ref="loc37"/>
<label kind="assignment">Lreg_i_hbusreq0_out := (Ii_hbusreq0)</label>
</transition>
<transition>
<source ref="loc37"/><target ref="loc38"/>
<label kind="assignment">Lreg_controllable_busreq_out := (Icontrollable_busreq)</label>
</transition>
<transition>
<source ref="loc38"/><target ref="loc39"/>
<label kind="assignment">Lreg_controllable_nstart_out := (Icontrollable_nstart)</label>
</transition>
<transition>
<source ref="loc39"/><target ref="loc40"/>
<label kind="assignment">Lreg_i_hbusreq1_out := (Ii_hbusreq1)</label>
</transition>
<transition>
<source ref="loc40"/><target ref="loc41"/>
<label kind="assignment">Lsys_fair1done_out := (!(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))))</label>
</transition>
<transition>
<source ref="loc41"/><target ref="loc42"/>
<label kind="assignment">Lreg_stateG2_out := !(!((!((Lreg_stateG2_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hburst1)) &amp;&amp; ((!(Icontrollable_nstart) &amp;&amp; (Icontrollable_hmastlock)) &amp;&amp; !(Ii_hburst0))) &amp;&amp; !(((Lreg_stateG2_out) &amp;&amp; (Ln41)) &amp;&amp; (Icontrollable_busreq)))</label>
</transition>
<transition>
<source ref="loc42"/><target ref="loc43"/>
<label kind="assignment">Lreg_stateG10_1_out := (!(!((Lreg_stateG10_1_out) &amp;&amp; (Ln41)) &amp;&amp; (Icontrollable_hgrant1)) &amp;&amp; !(Ii_hbusreq1))</label>
</transition>
<transition>
<source ref="loc43"/><target ref="loc44"/>
<label kind="assignment">Lenv_fair0done_out := ((((!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41)))))))) &amp;&amp; !(!(!((Lenv_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateA1_out) &amp;&amp; (Ln41))) &amp;&amp; !(!((Lenv_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hready)))) &amp;&amp; !(!((Lenv_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateA1_out) &amp;&amp; (Ln41))))</label>
</transition>
<transition>
<source ref="loc44"/><target ref="loc45"/>
<label kind="assignment">Lreg_controllable_nhgrant0_out := (Icontrollable_nhgrant0)</label>
</transition>
<transition>
<source ref="loc45"/><target ref="loc46"/>
<label kind="assignment">Lreg_i_hlock2_out := (Ii_hlock2)</label>
</transition>
<transition>
<source ref="loc46"/><target ref="loc47"/>
<label kind="assignment">Lreg_stateG10_2_out := (!(!((Lreg_stateG10_2_out) &amp;&amp; (Ln41)) &amp;&amp; (Icontrollable_hgrant2)) &amp;&amp; !(Ii_hbusreq2))</label>
</transition>
<transition>
<source ref="loc47"/><target ref="loc48"/>
<label kind="assignment">Lreg_stateA1_out := !(!(((Lreg_stateA1_out) &amp;&amp; (Ln41)) &amp;&amp; (Icontrollable_busreq)) &amp;&amp; !((!(Ii_hburst0) &amp;&amp; !(Ii_hburst1)) &amp;&amp; (!((Lreg_stateA1_out) &amp;&amp; (Ln41)) &amp;&amp; (Icontrollable_hmastlock))))</label>
</transition>
<transition>
<source ref="loc48"/><target ref="loc49"/>
<label kind="assignment">Lreg_controllable_hmastlock_out := (Icontrollable_hmastlock)</label>
</transition>
<transition>
<source ref="loc49"/><target ref="loc50"/>
<label kind="assignment">Lsys_fair4done_out := (!(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))))</label>
</transition>
<transition>
<source ref="loc50"/><target ref="loc51"/>
<label kind="assignment">Lreg_i_hbusreq2_out := (Ii_hbusreq2)</label>
</transition>
<transition>
<source ref="loc51"/><target ref="loc52"/>
<label kind="assignment">Lreg_i_hlock1_out := (Ii_hlock1)</label>
</transition>
<transition>
<source ref="loc52"/><target ref="loc53"/>
<label kind="assignment">Lfair_cnt0_out := ((!(!(!(!((Lenv_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateA1_out) &amp;&amp; (Ln41))) &amp;&amp; !(!((Lenv_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hready))) &amp;&amp; !((Lfair_cnt0_out) &amp;&amp; (Ln41))) &amp;&amp; !((!(!((Lenv_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateA1_out) &amp;&amp; (Ln41))) &amp;&amp; !(!((Lenv_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hready))) &amp;&amp; ((Lfair_cnt0_out) &amp;&amp; (Ln41)))) &amp;&amp; ((!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41)))))))))</label>
</transition>
<transition>
<source ref="loc53"/><target ref="loc54"/>
<label kind="assignment">Lfair_cnt1_out := (!(!(((!(!((Lenv_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateA1_out) &amp;&amp; (Ln41))) &amp;&amp; !(!((Lenv_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hready))) &amp;&amp; ((Lfair_cnt0_out) &amp;&amp; (Ln41))) &amp;&amp; !((Lfair_cnt1_out) &amp;&amp; (Ln41))) &amp;&amp; !(!((!(!((Lenv_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateA1_out) &amp;&amp; (Ln41))) &amp;&amp; !(!((Lenv_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hready))) &amp;&amp; ((Lfair_cnt0_out) &amp;&amp; (Ln41))) &amp;&amp; ((Lfair_cnt1_out) &amp;&amp; (Ln41)))) &amp;&amp; ((!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41)))))))))</label>
</transition>
<transition>
<source ref="loc54"/><target ref="loc55"/>
<label kind="assignment">Lfair_cnt2_out := ((!((((!(!((Lenv_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateA1_out) &amp;&amp; (Ln41))) &amp;&amp; !(!((Lenv_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hready))) &amp;&amp; ((Lfair_cnt0_out) &amp;&amp; (Ln41))) &amp;&amp; ((Lfair_cnt1_out) &amp;&amp; (Ln41))) &amp;&amp; ((Lfair_cnt2_out) &amp;&amp; (Ln41))) &amp;&amp; !(!(((!(!((Lenv_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateA1_out) &amp;&amp; (Ln41))) &amp;&amp; !(!((Lenv_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(Ii_hready))) &amp;&amp; ((Lfair_cnt0_out) &amp;&amp; (Ln41))) &amp;&amp; ((Lfair_cnt1_out) &amp;&amp; (Ln41))) &amp;&amp; !((Lfair_cnt2_out) &amp;&amp; (Ln41)))) &amp;&amp; ((!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41)))))))))</label>
</transition>
<transition>
<source ref="loc55"/><target ref="loc56"/>
<label kind="assignment">Lenv_safe_err_happened_out := !(!((Lenv_safe_err_happened_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Ii_hlock2) &amp;&amp; !(Ii_hbusreq2)) &amp;&amp; (!((Ii_hlock1) &amp;&amp; !(Ii_hbusreq1)) &amp;&amp; !((Ii_hlock0) &amp;&amp; !(Ii_hbusreq0)))))</label>
</transition>
<transition>
<source ref="loc56"/><target ref="loc57"/>
<label kind="assignment">Lreg_i_hlock0_out := (Ii_hlock0)</label>
</transition>
<transition>
<source ref="loc57"/><target ref="loc58"/>
<label kind="assignment">Lreg_i_hready_out := (Ii_hready)</label>
</transition>
<transition>
<source ref="loc58"/><target ref="loc59"/>
<label kind="assignment">Lreg_controllable_hgrant1_out := (Icontrollable_hgrant1)</label>
</transition>
<transition>
<source ref="loc59"/><target ref="loc60"/>
<label kind="assignment">Lsys_fair2done_out := (!(!(!((Lsys_fair4done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; (Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq2))) &amp;&amp; (!(!((Lsys_fair3done_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq1))) &amp;&amp; (!(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))) &amp;&amp; (!(!((Lsys_fair1done_out) &amp;&amp; (Ln41)) &amp;&amp; !(!((Lreg_stateG3_2_out) &amp;&amp; (Ln41)) &amp;&amp; (!((Lreg_stateG3_1_out) &amp;&amp; (Ln41)) &amp;&amp; !((Lreg_stateG3_0_out) &amp;&amp; (Ln41))))) &amp;&amp; !(!((Lsys_fair0done_out) &amp;&amp; (Ln41)) &amp;&amp; ((Lreg_stateG2_out) &amp;&amp; (Ln41))))))) &amp;&amp; !(!((Lsys_fair2done_out) &amp;&amp; (Ln41)) &amp;&amp; (!(!(Icontrollable_hmaster0) &amp;&amp; !(Icontrollable_hmaster1)) &amp;&amp; (Ii_hbusreq0))))</label>
</transition>
<transition>
<source ref="loc60"/><target ref="loc61"/>
<label kind="assignment">Lreg_controllable_hmaster0_out := (Icontrollable_hmaster0)</label>
</transition>
<transition>
<source ref="loc61"/><target ref="loc0"/>
<label kind="synchronisation">release0!</label>
<label kind="assignment">w0:=1</label>
<label kind="guard">running0 == 0</label>
</transition>
<transition>
<source ref="loc61"/><target ref="loc0"/>
<label kind="synchronisation">release1!</label>
<label kind="assignment">w0:=1</label>
<label kind="guard">running1 == 0</label>
</transition>
</template>
<template><name>Process1</name>
<declaration>bool Ia_0_;
bool Ia_1_;
bool Ib_0_;
bool Ib_1_;
bool Icontrollable_c_0_;
bool Icontrollable_c_1_;
bool Lstate_n15;
bool Lerr_out;
</declaration>
<location id="loc67"><name>on0</name>
<label kind="invariant">x1 &lt;= 1000</label>
</location>
<location id="loc68"><name>on1</name>
<label kind="invariant">x1 &lt;= 2000</label>
</location>
<location id="loc62"><name>w</name>
</location>
<location id="loc63"><name>dead</name>
</location>
<location id="loc65"><name>up</name>
<committed/>
</location>
<location id="loc69"><name>JustSetIa_0_</name>
<committed/>
</location>
<location id="loc70"><name>JustSetIa_1_</name>
<committed/>
</location>
<location id="loc71"><name>JustSetIb_0_</name>
<committed/>
</location>
<location id="loc72"><name>JustSetIb_1_</name>
<committed/>
</location>
<location id="loc73"><name>JustSetIcontrollable_c_0_</name>
<committed/>
</location>
<location id="loc74"><name>JustSetIcontrollable_c_1_</name>
<committed/>
</location>
<location id="loc75"><name>UpdatedLstate_n15</name>
<committed/>
</location>
<location id="loc76"><name>UpdatedLerr_out</name>
<committed/>
</location>
<init ref="loc62"/>
<transition>
<source ref="loc62"/><target ref="loc67"/>
<label kind="synchronisation">go1?</label>
<label kind="assignment">x1:=0, w1:=0</label>
<label kind="guard">Lstate_n15 == 0</label>
</transition>
<transition>
<source ref="loc62"/><target ref="loc63"/>
<label kind="guard">Lstate_n15 == 0 &amp;&amp; x1 &gt; 9000</label>
</transition>
<transition>
<source ref="loc67"/><target ref="loc65"/>
<label kind="assignment">x1:=0</label>
<label kind="guard">Lstate_n15 == 0 &amp;&amp; x1 &gt;= 1000 &amp;&amp; x1 &lt;= 1000</label>
</transition>
<transition>
<source ref="loc62"/><target ref="loc68"/>
<label kind="synchronisation">go1?</label>
<label kind="assignment">x1:=0, w1:=0</label>
<label kind="guard">Lstate_n15 == 1</label>
</transition>
<transition>
<source ref="loc62"/><target ref="loc63"/>
<label kind="guard">Lstate_n15 == 1 &amp;&amp; x1 &gt; 18000</label>
</transition>
<transition>
<source ref="loc68"/><target ref="loc65"/>
<label kind="assignment">x1:=0</label>
<label kind="guard">Lstate_n15 == 1 &amp;&amp; x1 &gt;= 2000 &amp;&amp; x1 &lt;= 2000</label>
</transition>
<transition>
<source ref="loc65"/><target ref="loc69"/>
<label kind="assignment">Ia_0_ := 0</label>
</transition>
<transition>
<source ref="loc65"/><target ref="loc69"/>
<label kind="assignment">Ia_0_ := 1</label>
</transition>
<transition>
<source ref="loc69"/><target ref="loc70"/>
<label kind="assignment">Ia_1_ := 0</label>
</transition>
<transition>
<source ref="loc69"/><target ref="loc70"/>
<label kind="assignment">Ia_1_ := 1</label>
</transition>
<transition>
<source ref="loc70"/><target ref="loc71"/>
<label kind="assignment">Ib_0_ := 0</label>
</transition>
<transition>
<source ref="loc70"/><target ref="loc71"/>
<label kind="assignment">Ib_0_ := 1</label>
</transition>
<transition>
<source ref="loc71"/><target ref="loc72"/>
<label kind="assignment">Ib_1_ := 0</label>
</transition>
<transition>
<source ref="loc71"/><target ref="loc72"/>
<label kind="assignment">Ib_1_ := 1</label>
</transition>
<transition>
<source ref="loc72"/><target ref="loc73"/>
<label kind="assignment">Icontrollable_c_0_ := 0</label>
</transition>
<transition>
<source ref="loc72"/><target ref="loc73"/>
<label kind="assignment">Icontrollable_c_0_ := 1</label>
</transition>
<transition>
<source ref="loc73"/><target ref="loc74"/>
<label kind="assignment">Icontrollable_c_1_ := 0</label>
</transition>
<transition>
<source ref="loc73"/><target ref="loc74"/>
<label kind="assignment">Icontrollable_c_1_ := 1</label>
</transition>
<transition>
<source ref="loc74"/><target ref="loc75"/>
<label kind="assignment">Lstate_n15 := 1</label>
</transition>
<transition>
<source ref="loc75"/><target ref="loc76"/>
<label kind="assignment">Lerr_out := !((!((!(!(!(!(Ib_1_) &amp;&amp; (Ia_1_)) &amp;&amp; !((Ib_1_) &amp;&amp; !(Ia_1_))) &amp;&amp; !((Ib_0_) &amp;&amp; (Ia_0_))) &amp;&amp; !((!(!(Ib_1_) &amp;&amp; (Ia_1_)) &amp;&amp; !((Ib_1_) &amp;&amp; !(Ia_1_))) &amp;&amp; ((Ib_0_) &amp;&amp; (Ia_0_)))) &amp;&amp; (Icontrollable_c_1_)) &amp;&amp; !(!(!(!(!(!(Ib_1_) &amp;&amp; (Ia_1_)) &amp;&amp; !((Ib_1_) &amp;&amp; !(Ia_1_))) &amp;&amp; !((Ib_0_) &amp;&amp; (Ia_0_))) &amp;&amp; !((!(!(Ib_1_) &amp;&amp; (Ia_1_)) &amp;&amp; !((Ib_1_) &amp;&amp; !(Ia_1_))) &amp;&amp; ((Ib_0_) &amp;&amp; (Ia_0_)))) &amp;&amp; !(Icontrollable_c_1_))) &amp;&amp; (!(!(!(!(Ib_0_) &amp;&amp; !(Ia_0_)) &amp;&amp; !((Ib_0_) &amp;&amp; (Ia_0_))) &amp;&amp; (Icontrollable_c_0_)) &amp;&amp; !((!(!(Ib_0_) &amp;&amp; !(Ia_0_)) &amp;&amp; !((Ib_0_) &amp;&amp; (Ia_0_))) &amp;&amp; !(Icontrollable_c_0_))))</label>
</transition>
<transition>
<source ref="loc76"/><target ref="loc62"/>
<label kind="synchronisation">release0!</label>
<label kind="assignment">w1:=1</label>
<label kind="guard">running0 == 1</label>
</transition>
<transition>
<source ref="loc76"/><target ref="loc62"/>
<label kind="synchronisation">release1!</label>
<label kind="assignment">w1:=1</label>
<label kind="guard">running1 == 1</label>
</transition>
</template>
<template><name>Process2</name>
<declaration>bool Ia_0_;
bool Ia_1_;
bool Ib_0_;
bool Ib_1_;
bool Icontrollable_c_0_;
bool Icontrollable_c_1_;
bool Lstate_n15;
bool Lerr_out;
</declaration>
<location id="loc82"><name>on0</name>
<label kind="invariant">x2 &lt;= 1000</label>
</location>
<location id="loc83"><name>on1</name>
<label kind="invariant">x2 &lt;= 2000</label>
</location>
<location id="loc77"><name>w</name>
</location>
<location id="loc78"><name>dead</name>
</location>
<location id="loc80"><name>up</name>
<committed/>
</location>
<location id="loc84"><name>JustSetIa_0_</name>
<committed/>
</location>
<location id="loc85"><name>JustSetIa_1_</name>
<committed/>
</location>
<location id="loc86"><name>JustSetIb_0_</name>
<committed/>
</location>
<location id="loc87"><name>JustSetIb_1_</name>
<committed/>
</location>
<location id="loc88"><name>JustSetIcontrollable_c_0_</name>
<committed/>
</location>
<location id="loc89"><name>JustSetIcontrollable_c_1_</name>
<committed/>
</location>
<location id="loc90"><name>UpdatedLstate_n15</name>
<committed/>
</location>
<location id="loc91"><name>UpdatedLerr_out</name>
<committed/>
</location>
<init ref="loc77"/>
<transition>
<source ref="loc77"/><target ref="loc82"/>
<label kind="synchronisation">go2?</label>
<label kind="assignment">x2:=0, w2:=0</label>
<label kind="guard">Lstate_n15 == 0</label>
</transition>
<transition>
<source ref="loc77"/><target ref="loc78"/>
<label kind="guard">Lstate_n15 == 0 &amp;&amp; x2 &gt; 9000</label>
</transition>
<transition>
<source ref="loc82"/><target ref="loc80"/>
<label kind="assignment">x2:=0</label>
<label kind="guard">Lstate_n15 == 0 &amp;&amp; x2 &gt;= 1000 &amp;&amp; x2 &lt;= 1000</label>
</transition>
<transition>
<source ref="loc77"/><target ref="loc83"/>
<label kind="synchronisation">go2?</label>
<label kind="assignment">x2:=0, w2:=0</label>
<label kind="guard">Lstate_n15 == 1</label>
</transition>
<transition>
<source ref="loc77"/><target ref="loc78"/>
<label kind="guard">Lstate_n15 == 1 &amp;&amp; x2 &gt; 18000</label>
</transition>
<transition>
<source ref="loc83"/><target ref="loc80"/>
<label kind="assignment">x2:=0</label>
<label kind="guard">Lstate_n15 == 1 &amp;&amp; x2 &gt;= 2000 &amp;&amp; x2 &lt;= 2000</label>
</transition>
<transition>
<source ref="loc80"/><target ref="loc84"/>
<label kind="assignment">Ia_0_ := 0</label>
</transition>
<transition>
<source ref="loc80"/><target ref="loc84"/>
<label kind="assignment">Ia_0_ := 1</label>
</transition>
<transition>
<source ref="loc84"/><target ref="loc85"/>
<label kind="assignment">Ia_1_ := 0</label>
</transition>
<transition>
<source ref="loc84"/><target ref="loc85"/>
<label kind="assignment">Ia_1_ := 1</label>
</transition>
<transition>
<source ref="loc85"/><target ref="loc86"/>
<label kind="assignment">Ib_0_ := 0</label>
</transition>
<transition>
<source ref="loc85"/><target ref="loc86"/>
<label kind="assignment">Ib_0_ := 1</label>
</transition>
<transition>
<source ref="loc86"/><target ref="loc87"/>
<label kind="assignment">Ib_1_ := 0</label>
</transition>
<transition>
<source ref="loc86"/><target ref="loc87"/>
<label kind="assignment">Ib_1_ := 1</label>
</transition>
<transition>
<source ref="loc87"/><target ref="loc88"/>
<label kind="assignment">Icontrollable_c_0_ := 0</label>
</transition>
<transition>
<source ref="loc87"/><target ref="loc88"/>
<label kind="assignment">Icontrollable_c_0_ := 1</label>
</transition>
<transition>
<source ref="loc88"/><target ref="loc89"/>
<label kind="assignment">Icontrollable_c_1_ := 0</label>
</transition>
<transition>
<source ref="loc88"/><target ref="loc89"/>
<label kind="assignment">Icontrollable_c_1_ := 1</label>
</transition>
<transition>
<source ref="loc89"/><target ref="loc90"/>
<label kind="assignment">Lstate_n15 := 1</label>
</transition>
<transition>
<source ref="loc90"/><target ref="loc91"/>
<label kind="assignment">Lerr_out := !((!((!(!(!(!(Ib_1_) &amp;&amp; (Ia_1_)) &amp;&amp; !((Ib_1_) &amp;&amp; !(Ia_1_))) &amp;&amp; !((Ib_0_) &amp;&amp; (Ia_0_))) &amp;&amp; !((!(!(Ib_1_) &amp;&amp; (Ia_1_)) &amp;&amp; !((Ib_1_) &amp;&amp; !(Ia_1_))) &amp;&amp; ((Ib_0_) &amp;&amp; (Ia_0_)))) &amp;&amp; (Icontrollable_c_1_)) &amp;&amp; !(!(!(!(!(!(Ib_1_) &amp;&amp; (Ia_1_)) &amp;&amp; !((Ib_1_) &amp;&amp; !(Ia_1_))) &amp;&amp; !((Ib_0_) &amp;&amp; (Ia_0_))) &amp;&amp; !((!(!(Ib_1_) &amp;&amp; (Ia_1_)) &amp;&amp; !((Ib_1_) &amp;&amp; !(Ia_1_))) &amp;&amp; ((Ib_0_) &amp;&amp; (Ia_0_)))) &amp;&amp; !(Icontrollable_c_1_))) &amp;&amp; (!(!(!(!(Ib_0_) &amp;&amp; !(Ia_0_)) &amp;&amp; !((Ib_0_) &amp;&amp; (Ia_0_))) &amp;&amp; (Icontrollable_c_0_)) &amp;&amp; !((!(!(Ib_0_) &amp;&amp; !(Ia_0_)) &amp;&amp; !((Ib_0_) &amp;&amp; (Ia_0_))) &amp;&amp; !(Icontrollable_c_0_))))</label>
</transition>
<transition>
<source ref="loc91"/><target ref="loc77"/>
<label kind="synchronisation">release0!</label>
<label kind="assignment">w2:=1</label>
<label kind="guard">running0 == 2</label>
</transition>
<transition>
<source ref="loc91"/><target ref="loc77"/>
<label kind="synchronisation">release1!</label>
<label kind="assignment">w2:=1</label>
<label kind="guard">running1 == 2</label>
</transition>
</template>
<template><name>Machine0</name>
<location id="loc93"><name>busy</name>
</location>
<location id="loc92"><name>idle</name>
<committed/>
</location>
<init ref="loc92"/>
<transition>
<source ref="loc93"/><target ref="loc92"/>
<label kind="synchronisation">release0?</label>
<label kind="assignment">running0 := 2</label>
</transition>
<transition>
<source ref="loc92"/><target ref="loc93"/>
<label kind="synchronisation">go0!</label>
<label kind="assignment">round = 1,  running0 := 0</label>
<label kind="guard">round == 0 &amp;&amp; w0 == 1</label>
</transition>
<transition>
<source ref="loc92"/><target ref="loc92"/>
<label kind="assignment">round = 1</label>
<label kind="guard">round == 0 &amp;&amp; w0 == 0</label>
</transition>
<transition>
<source ref="loc92"/><target ref="loc93"/>
<label kind="synchronisation">go1!</label>
<label kind="assignment">round = 2,  running0 := 1</label>
<label kind="guard">round == 1 &amp;&amp; w1 == 1</label>
</transition>
<transition>
<source ref="loc92"/><target ref="loc92"/>
<label kind="assignment">round = 2</label>
<label kind="guard">round == 1 &amp;&amp; w1 == 0</label>
</transition>
<transition>
<source ref="loc92"/><target ref="loc93"/>
<label kind="synchronisation">go2!</label>
<label kind="assignment">round = 0,  running0 := 2</label>
<label kind="guard">round == 2 &amp;&amp; w2 == 1</label>
</transition>
<transition>
<source ref="loc92"/><target ref="loc92"/>
<label kind="assignment">round = 0</label>
<label kind="guard">round == 2 &amp;&amp; w2 == 0</label>
</transition>
</template>
<template><name>Machine1</name>
<location id="loc95"><name>busy</name>
</location>
<location id="loc94"><name>idle</name>
<committed/>
</location>
<init ref="loc94"/>
<transition>
<source ref="loc95"/><target ref="loc94"/>
<label kind="synchronisation">release1?</label>
<label kind="assignment">running1 := 2</label>
</transition>
<transition>
<source ref="loc94"/><target ref="loc95"/>
<label kind="synchronisation">go0!</label>
<label kind="assignment">round = 1,  running1 := 0</label>
<label kind="guard">round == 0 &amp;&amp; w0 == 1</label>
</transition>
<transition>
<source ref="loc94"/><target ref="loc94"/>
<label kind="assignment">round = 1</label>
<label kind="guard">round == 0 &amp;&amp; w0 == 0</label>
</transition>
<transition>
<source ref="loc94"/><target ref="loc95"/>
<label kind="synchronisation">go1!</label>
<label kind="assignment">round = 2,  running1 := 1</label>
<label kind="guard">round == 1 &amp;&amp; w1 == 1</label>
</transition>
<transition>
<source ref="loc94"/><target ref="loc94"/>
<label kind="assignment">round = 2</label>
<label kind="guard">round == 1 &amp;&amp; w1 == 0</label>
</transition>
<transition>
<source ref="loc94"/><target ref="loc95"/>
<label kind="synchronisation">go2!</label>
<label kind="assignment">round = 0,  running1 := 2</label>
<label kind="guard">round == 2 &amp;&amp; w2 == 1</label>
</transition>
<transition>
<source ref="loc94"/><target ref="loc94"/>
<label kind="assignment">round = 0</label>
<label kind="guard">round == 2 &amp;&amp; w2 == 0</label>
</transition>
</template>
<instantiation></instantiation>
<system>system Process0, Process1, Process2, Machine0, Machine1;</system>
</nta>
