
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 3
FID:  path (prevtimestamp, timestamp)
8        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12)
9        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy_MSS\eth_dummy_MSS.v (2024-08-28 19:46:08, 2024-08-28 19:50:08)
10       D:\libero_tests\Ethernet_dummy\component\work\eth_dummy_MSS\eth_dummy_MSS_syn.v (2024-08-28 19:46:08, 2024-08-28 19:50:08)

*******************************************************************
Modules that may have changed as a result of file changes: 11
MID:  lib.cell.view
0        work.MSS_005.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy_MSS\eth_dummy_MSS.v (2024-08-28 19:46:08, 2024-08-28 19:50:08) <-- (may instantiate this module)
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy_MSS\eth_dummy_MSS_syn.v (2024-08-28 19:46:08, 2024-08-28 19:50:08) <-- (module definition)
1        work.OSC_C0.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
2        work.OSC_C0_OSC_C0_0_OSC.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
3        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
4        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
5        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
6        work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
7        work.XTLOSC.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
8        work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
9        work.eth_dummy.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (module definition)
10       work.eth_dummy_MSS.verilog may have changed because the following files changed:
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy\eth_dummy.v (2024-08-28 19:47:16, 2024-08-28 19:50:12) <-- (may instantiate this module)
                        D:\libero_tests\Ethernet_dummy\component\work\eth_dummy_MSS\eth_dummy_MSS.v (2024-08-28 19:46:08, 2024-08-28 19:50:08) <-- (module definition)

*******************************************************************
Unmodified files: 8
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 21:41:02)
1        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 21:34:40)
2        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 21:34:40)
3        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 21:34:40)
4        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 21:38:34)
5        D:\libero_tests\Ethernet_dummy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-07-09 11:44:48)
6        D:\libero_tests\Ethernet_dummy\component\work\OSC_C0\OSC_C0.v (2024-08-28 19:46:58)
7        D:\libero_tests\Ethernet_dummy\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (2024-08-28 19:46:58)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
