# Illustrations of AXI interconnect and RAM ECC controller

**Source**: Page 84, Chunk 506  
**Category**: Illustrations of AXI interconnect and RAM ECC controller  
**Chunk Index**: 506

---

Figure 2. AXI interconnect. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
Figure 3. RAM ECC controller implementation schematic. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
Figure 4. Connection between RAM ECC controller and RAMECC monitoring unit . . . . . . . . . . . . 141

---

**AI Reasoning**: The content chunk includes figures related to the AXI interconnect and RAM ECC controller, which are features of the microcontroller. Grouping these under 'features' makes them easily accessible for users looking for specific functionalities or architectural details.
