Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx32.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_controller_behav --prj /home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.sim/sim_1/behav/test_controller.prj xil_defaultlib.test_controller xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/imports/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/new/Vert_Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vert_Count
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/new/Vert_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vert_cmp
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/new/M_stand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_stand
WARNING: [VRFC 10-986] literal value truncated to fit in 9 bits [/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/new/M_stand.v:52]
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/new/Hor_Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hor_Count
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/new/Hor_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hor_cmp
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/imports/new/cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/new/VGA_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Controller
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sim_1/new/test_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 1 for port v [/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/new/VGA_Controller.v:78]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 1 for port h [/home/mikel/Desktop/Project 6/Project 6.3/VGA_Display_controller/VGA_Display_controller.srcs/sources_1/new/VGA_Controller.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Hor_Count
Compiling module xil_defaultlib.Vert_Count
Compiling module xil_defaultlib.Hor_cmp
Compiling module xil_defaultlib.cmp
Compiling module xil_defaultlib.Vert_cmp
Compiling module xil_defaultlib.M_stand
Compiling module xil_defaultlib.VGA_Controller
Compiling module xil_defaultlib.test_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_controller_behav
