
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DGS-P3660

Implementation : synthesis

# Written on Tue Feb 28 16:27:12 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\designer\Top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                 Requested     Requested     Clock        Clock               Clock
Level     Clock                                                 Frequency     Period        Type         Group               Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                                                                  
0 -       Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          1709 
                                                                                                                                  
0 -       Top|H1_CLKWR                                          100.0 MHz     10.000        inferred     (multiple)          495  
                                                                                                                                  
0 -       Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          229  
                                                                                                                                  
0 -       Clock_Gen_Clock_Gen_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          12   
==================================================================================================================================


Clock Load Summary
******************

                                                      Clock     Source                                            Clock Pin                               Non-clock Pin     Non-clock Pin                          
Clock                                                 Load      Pin                                               Seq Example                             Seq Example       Comb Example                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                0         -                                                 -                                       -                 -                                      
                                                                                                                                                                                                                   
Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock     1709      ClkCtrl_1.clk_1.Clock_Gen_0.CCC_INST.GL2(CCC)     ExpModLED_1.State[0:3].C                -                 Quad_1.QuadXface_6.un1_sysclk.I[0](inv)
                                                                                                                                                                                                                   
Top|H1_CLKWR                                          495       H1_CLKWR(port)                                    ExpModLED_1.intExpLEDSelect[0:15].C     -                 -                                      
                                                                                                                                                                                                                   
Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock     229       ClkCtrl_1.clk_1.Clock_Gen_0.CCC_INST.GL0(CCC)     LatCnt_1.LatencyCounter[31:0].C         -                 LatCnt_1.un1_h1_clk.I[0](inv)          
                                                                                                                                                                                                                   
Clock_Gen_Clock_Gen_0_FCCC|GL1_net_inferred_clock     12        ClkCtrl_1.clk_1.Clock_Gen_0.CCC_INST.GL1(CCC)     MDTTop_2.RisingB[3:1].C                 -                 MDTTop_2.un1_h1_clk90.I[0](inv)        
===================================================================================================================================================================================================================
