<def f='llvm/llvm/include/llvm/IR/DerivedTypes.h' l='559' ll='561' type='static llvm::FixedVectorType * llvm::FixedVectorType::get(llvm::Type * ElementType, const llvm::FixedVectorType * FVTy)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp' l='243' u='c' c='_ZNK12_GLOBAL__N_120AMDGPUCodeGenPrepare8getI32TyERN4llvm9IRBuilderINS1_14ConstantFolderENS1_24IRBuilderDefaultInserterEEEPKNS1_4TypeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp' l='1114' u='c' c='_ZN4llvm14AMDGPULibCalls8fold_powEPNS_8CallInstERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEERKNS_13AMDGPULibFuncE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18929' u='c' c='_ZNK4llvm17ARMTargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='19010' u='c' c='_ZNK4llvm17ARMTargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='19090' u='c' c='_ZNK4llvm17ARMTargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj'/>
