{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519377283027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519377283028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 01:14:42 2018 " "Processing started: Fri Feb 23 01:14:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519377283028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519377283028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519377283028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519377283544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.sv 4 4 " "Found 4 design units, including 4 entities, in source file multiplex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/multiplex.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283655 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32to1 " "Found entity 2: mux32to1" {  } { { "multiplex.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/multiplex.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283655 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4to1 " "Found entity 3: mux4to1" {  } { { "multiplex.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/multiplex.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283655 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1other " "Found entity 4: mux2to1other" {  } { { "multiplex.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/multiplex.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283661 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283661 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283661 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283666 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283678 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submodules.v 3 3 " "Found 3 design units, including 3 entities, in source file submodules.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "submodules.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/submodules.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283683 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsl " "Found entity 2: lsl" {  } { { "submodules.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/submodules.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283683 ""} { "Info" "ISGN_ENTITY_NAME" "3 signExtend0 " "Found entity 3: signExtend0" {  } { { "submodules.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/submodules.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC4 pc4 programCounter.v(9) " "Verilog HDL Declaration information at programCounter.v(9): object \"PC4\" differs only in case from object \"pc4\" in the same scope" {  } { { "programCounter.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/programCounter.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/programCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux2to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatelogic.v 4 4 " "Found 4 design units, including 4 entities, in source file gatelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "gateLogic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/gateLogic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283709 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitAND " "Found entity 2: bitAND" {  } { { "gateLogic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/gateLogic.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283709 ""} { "Info" "ISGN_ENTITY_NAME" "3 bitOR " "Found entity 3: bitOR" {  } { { "gateLogic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/gateLogic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283709 ""} { "Info" "ISGN_ENTITY_NAME" "4 bitXOR " "Found entity 4: bitXOR" {  } { { "gateLogic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/gateLogic.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 3 3 " "Found 3 design units, including 3 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283716 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3to8 " "Found entity 2: decoder3to8" {  } { { "decoder.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/decoder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283716 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder2to4 " "Found entity 3: decoder2to4" {  } { { "decoder.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/decoder.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic " "Found entity 1: arithmetic" {  } { { "arithmetic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/arithmetic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283726 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "arithmetic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/arithmetic.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/ALUcontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LSL lsl alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"LSL\" differs only in case from object \"lsl\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LSR lsr alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"LSR\" differs only in case from object \"lsr\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSrc alusrc CPU.sv(12) " "Verilog HDL Declaration information at CPU.sv(12): object \"ALUSrc\" differs only in case from object \"alusrc\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UncondB uncondB CPU.sv(8) " "Verilog HDL Declaration information at CPU.sv(8): object \"UncondB\" differs only in case from object \"uncondB\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Extend extend CPU.sv(13) " "Verilog HDL Declaration information at CPU.sv(13): object \"Extend\" differs only in case from object \"extend\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addi addI CPU.sv(14) " "Verilog HDL Declaration information at CPU.sv(14): object \"addi\" differs only in case from object \"addI\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283739 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_testbench " "Found entity 2: CPU_testbench" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC regForwarding.sv(5) " "Verilog HDL Declaration information at regForwarding.sv(5): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wb WB regForwarding.sv(31) " "Verilog HDL Declaration information at regForwarding.sv(31): object \"wb\" differs only in case from object \"WB\" in the same scope" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m M regForwarding.sv(32) " "Verilog HDL Declaration information at regForwarding.sv(32): object \"m\" differs only in case from object \"M\" in the same scope" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wb WB regForwarding.sv(67) " "Verilog HDL Declaration information at regForwarding.sv(67): object \"wb\" differs only in case from object \"WB\" in the same scope" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regforwarding.sv 5 5 " "Found 5 design units, including 5 entities, in source file regforwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regIdIf " "Found entity 1: regIdIf" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283744 ""} { "Info" "ISGN_ENTITY_NAME" "2 regExId " "Found entity 2: regExId" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283744 ""} { "Info" "ISGN_ENTITY_NAME" "3 regExMem " "Found entity 3: regExMem" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283744 ""} { "Info" "ISGN_ENTITY_NAME" "4 regMemWb " "Found entity 4: regMemWb" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283744 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipeFF " "Found entity 5: pipeFF" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardUnit " "Found entity 1: forwardUnit" {  } { { "forwardUnit.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/forwardUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/hazard.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wb WB controlMUX.sv(4) " "Verilog HDL Declaration information at controlMUX.sv(4): object \"wb\" differs only in case from object \"WB\" in the same scope" {  } { { "controlMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/controlMUX.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m M controlMUX.sv(5) " "Verilog HDL Declaration information at controlMUX.sv(5): object \"m\" differs only in case from object \"M\" in the same scope" {  } { { "controlMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/controlMUX.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ex EX controlMUX.sv(6) " "Verilog HDL Declaration information at controlMUX.sv(6): object \"ex\" differs only in case from object \"EX\" in the same scope" {  } { { "controlMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/controlMUX.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519377283756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlMUX " "Found entity 1: controlMUX" {  } { { "controlMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/controlMUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamux.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMUX " "Found entity 1: dataMUX" {  } { { "dataMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/dataMUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519377283760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519377283760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519377283810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:sel2 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:sel2\"" {  } { { "CPU.sv" "sel2" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl lsl:shift " "Elaborating entity \"lsl\" for hierarchy \"lsl:shift\"" {  } { { "CPU.sv" "shift" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:safe " "Elaborating entity \"hazard\" for hierarchy \"hazard:safe\"" {  } { { "CPU.sv" "safe" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:signals " "Elaborating entity \"control\" for hierarchy \"control:signals\"" {  } { { "CPU.sv" "signals" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283931 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B control.v(25) " "Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/control.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1519377283932 "|CPU|control:signals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B control.v(37) " "Inferred latch for \"B\" at control.v(37)" {  } { { "control.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/control.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377283932 "|CPU|control:signals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALUcontrol:signal " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALUcontrol:signal\"" {  } { { "CPU.sv" "signal" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283933 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALUcontrol.v(10) " "Verilog HDL Always Construct warning at ALUcontrol.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUcontrol.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/ALUcontrol.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1519377283934 "|CPU|ALUcontrol:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALUcontrol.v(10) " "Inferred latch for \"out\[0\]\" at ALUcontrol.v(10)" {  } { { "ALUcontrol.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/ALUcontrol.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377283935 "|CPU|ALUcontrol:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALUcontrol.v(10) " "Inferred latch for \"out\[1\]\" at ALUcontrol.v(10)" {  } { { "ALUcontrol.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/ALUcontrol.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377283935 "|CPU|ALUcontrol:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALUcontrol.v(10) " "Inferred latch for \"out\[2\]\" at ALUcontrol.v(10)" {  } { { "ALUcontrol.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/ALUcontrol.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377283935 "|CPU|ALUcontrol:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALUcontrol.v(10) " "Inferred latch for \"out\[3\]\" at ALUcontrol.v(10)" {  } { { "ALUcontrol.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/ALUcontrol.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377283935 "|CPU|ALUcontrol:signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlMUX controlMUX:stall0 " "Elaborating entity \"controlMUX\" for hierarchy \"controlMUX:stall0\"" {  } { { "CPU.sv" "stall0" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:grabAddr " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:grabAddr\"" {  } { { "CPU.sv" "grabAddr" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu programCounter:grabAddr\|alu:pc4 " "Elaborating entity \"alu\" for hierarchy \"programCounter:grabAddr\|alu:pc4\"" {  } { { "programCounter.v" "pc4" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/programCounter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitAND programCounter:grabAddr\|alu:pc4\|bitAND:ANDbit " "Elaborating entity \"bitAND\" for hierarchy \"programCounter:grabAddr\|alu:pc4\|bitAND:ANDbit\"" {  } { { "alu.v" "ANDbit" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitOR programCounter:grabAddr\|alu:pc4\|bitOR:ORbit " "Elaborating entity \"bitOR\" for hierarchy \"programCounter:grabAddr\|alu:pc4\|bitOR:ORbit\"" {  } { { "alu.v" "ORbit" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitXOR programCounter:grabAddr\|alu:pc4\|bitXOR:XORbit " "Elaborating entity \"bitXOR\" for hierarchy \"programCounter:grabAddr\|alu:pc4\|bitXOR:XORbit\"" {  } { { "alu.v" "XORbit" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult programCounter:grabAddr\|alu:pc4\|mult:multiply " "Elaborating entity \"mult\" for hierarchy \"programCounter:grabAddr\|alu:pc4\|mult:multiply\"" {  } { { "alu.v" "multiply" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter programCounter:grabAddr\|alu:pc4\|shifter:lsl " "Elaborating entity \"shifter\" for hierarchy \"programCounter:grabAddr\|alu:pc4\|shifter:lsl\"" {  } { { "alu.v" "lsl" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic programCounter:grabAddr\|alu:pc4\|arithmetic:ADDorSUB " "Elaborating entity \"arithmetic\" for hierarchy \"programCounter:grabAddr\|alu:pc4\|arithmetic:ADDorSUB\"" {  } { { "alu.v" "ADDorSUB" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder programCounter:grabAddr\|alu:pc4\|arithmetic:ADDorSUB\|adder:arith\[0\].add " "Elaborating entity \"adder\" for hierarchy \"programCounter:grabAddr\|alu:pc4\|arithmetic:ADDorSUB\|adder:arith\[0\].add\"" {  } { { "arithmetic.v" "arith\[0\].add" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/arithmetic.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377283976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 programCounter:grabAddr\|alu:pc4\|mux5to1:choose " "Elaborating entity \"mux5to1\" for hierarchy \"programCounter:grabAddr\|alu:pc4\|mux5to1:choose\"" {  } { { "alu.v" "choose" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377284027 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux5to1.v(22) " "Verilog HDL Always Construct warning at mux5to1.v(22): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux5to1.v(22) " "Inferred latch for \"out\[0\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux5to1.v(22) " "Inferred latch for \"out\[1\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux5to1.v(22) " "Inferred latch for \"out\[2\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux5to1.v(22) " "Inferred latch for \"out\[3\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux5to1.v(22) " "Inferred latch for \"out\[4\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux5to1.v(22) " "Inferred latch for \"out\[5\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux5to1.v(22) " "Inferred latch for \"out\[6\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux5to1.v(22) " "Inferred latch for \"out\[7\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux5to1.v(22) " "Inferred latch for \"out\[8\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux5to1.v(22) " "Inferred latch for \"out\[9\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux5to1.v(22) " "Inferred latch for \"out\[10\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284030 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux5to1.v(22) " "Inferred latch for \"out\[11\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux5to1.v(22) " "Inferred latch for \"out\[12\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux5to1.v(22) " "Inferred latch for \"out\[13\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux5to1.v(22) " "Inferred latch for \"out\[14\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux5to1.v(22) " "Inferred latch for \"out\[15\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux5to1.v(22) " "Inferred latch for \"out\[16\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux5to1.v(22) " "Inferred latch for \"out\[17\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux5to1.v(22) " "Inferred latch for \"out\[18\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux5to1.v(22) " "Inferred latch for \"out\[19\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux5to1.v(22) " "Inferred latch for \"out\[20\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux5to1.v(22) " "Inferred latch for \"out\[21\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux5to1.v(22) " "Inferred latch for \"out\[22\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux5to1.v(22) " "Inferred latch for \"out\[23\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux5to1.v(22) " "Inferred latch for \"out\[24\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux5to1.v(22) " "Inferred latch for \"out\[25\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux5to1.v(22) " "Inferred latch for \"out\[26\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux5to1.v(22) " "Inferred latch for \"out\[27\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux5to1.v(22) " "Inferred latch for \"out\[28\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux5to1.v(22) " "Inferred latch for \"out\[29\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux5to1.v(22) " "Inferred latch for \"out\[30\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux5to1.v(22) " "Inferred latch for \"out\[31\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[32\] mux5to1.v(22) " "Inferred latch for \"out\[32\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[33\] mux5to1.v(22) " "Inferred latch for \"out\[33\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[34\] mux5to1.v(22) " "Inferred latch for \"out\[34\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[35\] mux5to1.v(22) " "Inferred latch for \"out\[35\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[36\] mux5to1.v(22) " "Inferred latch for \"out\[36\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[37\] mux5to1.v(22) " "Inferred latch for \"out\[37\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[38\] mux5to1.v(22) " "Inferred latch for \"out\[38\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[39\] mux5to1.v(22) " "Inferred latch for \"out\[39\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284031 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[40\] mux5to1.v(22) " "Inferred latch for \"out\[40\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[41\] mux5to1.v(22) " "Inferred latch for \"out\[41\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[42\] mux5to1.v(22) " "Inferred latch for \"out\[42\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[43\] mux5to1.v(22) " "Inferred latch for \"out\[43\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[44\] mux5to1.v(22) " "Inferred latch for \"out\[44\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[45\] mux5to1.v(22) " "Inferred latch for \"out\[45\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[46\] mux5to1.v(22) " "Inferred latch for \"out\[46\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[47\] mux5to1.v(22) " "Inferred latch for \"out\[47\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[48\] mux5to1.v(22) " "Inferred latch for \"out\[48\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[49\] mux5to1.v(22) " "Inferred latch for \"out\[49\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[50\] mux5to1.v(22) " "Inferred latch for \"out\[50\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[51\] mux5to1.v(22) " "Inferred latch for \"out\[51\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[52\] mux5to1.v(22) " "Inferred latch for \"out\[52\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[53\] mux5to1.v(22) " "Inferred latch for \"out\[53\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[54\] mux5to1.v(22) " "Inferred latch for \"out\[54\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[55\] mux5to1.v(22) " "Inferred latch for \"out\[55\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[56\] mux5to1.v(22) " "Inferred latch for \"out\[56\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[57\] mux5to1.v(22) " "Inferred latch for \"out\[57\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[58\] mux5to1.v(22) " "Inferred latch for \"out\[58\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[59\] mux5to1.v(22) " "Inferred latch for \"out\[59\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[60\] mux5to1.v(22) " "Inferred latch for \"out\[60\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[61\] mux5to1.v(22) " "Inferred latch for \"out\[61\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[62\] mux5to1.v(22) " "Inferred latch for \"out\[62\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[63\] mux5to1.v(22) " "Inferred latch for \"out\[63\]\" at mux5to1.v(22)" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519377284032 "|CPU|programCounter:grabAddr|alu:pc4|mux5to1:choose"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero programCounter:grabAddr\|alu:pc4\|zero:check " "Elaborating entity \"zero\" for hierarchy \"programCounter:grabAddr\|alu:pc4\|zero:check\"" {  } { { "alu.v" "check" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377284035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:instruc " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:instruc\"" {  } { { "CPU.sv" "instruc" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519377284037 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(28) " "Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/instructmem.sv" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1519377284040 "|CPU|instructmem:instruc"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test01_AddiB.arm(25) " "Verilog HDL syntax error at test01_AddiB.arm(25) near text _" {  } { { "benchmarks/test01_AddiB.arm" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/benchmarks/test01_AddiB.arm" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1519377284040 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(47) " "Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/instructmem.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1519377284041 "|CPU|instructmem:instruc"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:instruc " "Can't elaborate user hierarchy \"instructmem:instruc\"" {  } { { "CPU.sv" "instruc" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 78 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519377284041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.map.smsg " "Generated suppressed messages file C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1519377284090 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519377284184 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 23 01:14:44 2018 " "Processing ended: Fri Feb 23 01:14:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519377284184 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519377284184 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519377284184 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519377284184 ""}
