Simulator report for singlecycle
Tue Oct 24 15:59:52 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM
  6. |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ALTSYNCRAM
  7. |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ALTSYNCRAM
  8. Coverage Summary
  9. Complete 1/0-Value Coverage
 10. Missing 1-Value Coverage
 11. Missing 0-Value Coverage
 12. Simulator INI Usage
 13. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1093 nodes   ;
; Simulation Coverage         ;       1.01 % ;
; Total Number of Transitions ; 335          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+---------------+
; Option                                                                                     ; Setting                                      ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                   ; Timing        ;
; Start time                                                                                 ; 0 ns                                         ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                          ;               ;
; Vector input source                                                                        ; /home/ntphu/test_site/CA/MS2/tb/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                           ; On            ;
; Check outputs                                                                              ; Off                                          ; Off           ;
; Report simulation coverage                                                                 ; On                                           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                           ; On            ;
; Display missing 1-value coverage report                                                    ; On                                           ; On            ;
; Display missing 0-value coverage report                                                    ; On                                           ; On            ;
; Detect setup and hold time violations                                                      ; Off                                          ; Off           ;
; Detect glitches                                                                            ; Off                                          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                          ; Off           ;
; Generate Signal Activity File                                                              ; Off                                          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                          ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                         ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-------------------------------------------------------------------------------------+
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+------------------------------------------------------------------------------------+
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-----------------------------------------------------------------------------------+
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       1.01 % ;
; Total nodes checked                                 ; 1093         ;
; Total output ports checked                          ; 1093         ;
; Total output ports with complete 1/0-value coverage ; 11           ;
; Total output ports with no 1/0-value coverage       ; 997          ;
; Total output ports with no 1-value coverage         ; 1002         ;
; Total output ports with no 0-value coverage         ; 1077         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                  ;
+-----------------------------+-----------------------------+------------------+
; Node Name                   ; Output Port Name            ; Output Port Type ;
+-----------------------------+-----------------------------+------------------+
; |lsu|clk_i                  ; |lsu|clk_i                  ; out              ;
; |lsu|addr[4]                ; |lsu|addr[4]                ; out              ;
; |lsu|addr[5]                ; |lsu|addr[5]                ; out              ;
; |lsu|addr[6]                ; |lsu|addr[6]                ; out              ;
; |lsu|reg32_cp:hex7|Equal0~0 ; |lsu|reg32_cp:hex7|Equal0~0 ; out0             ;
; |lsu|reg32_cp:hex6|Equal0~0 ; |lsu|reg32_cp:hex6|Equal0~0 ; out0             ;
; |lsu|reg32_cp:hex5|Equal0~0 ; |lsu|reg32_cp:hex5|Equal0~0 ; out0             ;
; |lsu|reg32_cp:hex4|Equal0~0 ; |lsu|reg32_cp:hex4|Equal0~0 ; out0             ;
; |lsu|reg32_cp:hex3|Equal0~0 ; |lsu|reg32_cp:hex3|Equal0~0 ; out0             ;
; |lsu|reg32_cp:hex2|Equal0~0 ; |lsu|reg32_cp:hex2|Equal0~0 ; out0             ;
; |lsu|reg32_cp:hex1|Equal0~0 ; |lsu|reg32_cp:hex1|Equal0~0 ; out0             ;
+-----------------------------+-----------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |lsu|rst_ni                                                                            ; |lsu|rst_ni                                                                            ; out              ;
; |lsu|st_en                                                                             ; |lsu|st_en                                                                             ; out              ;
; |lsu|addr[0]                                                                           ; |lsu|addr[0]                                                                           ; out              ;
; |lsu|addr[1]                                                                           ; |lsu|addr[1]                                                                           ; out              ;
; |lsu|addr[2]                                                                           ; |lsu|addr[2]                                                                           ; out              ;
; |lsu|addr[3]                                                                           ; |lsu|addr[3]                                                                           ; out              ;
; |lsu|addr[8]                                                                           ; |lsu|addr[8]                                                                           ; out              ;
; |lsu|addr[9]                                                                           ; |lsu|addr[9]                                                                           ; out              ;
; |lsu|addr[10]                                                                          ; |lsu|addr[10]                                                                          ; out              ;
; |lsu|addr[11]                                                                          ; |lsu|addr[11]                                                                          ; out              ;
; |lsu|st_data[0]                                                                        ; |lsu|st_data[0]                                                                        ; out              ;
; |lsu|st_data[1]                                                                        ; |lsu|st_data[1]                                                                        ; out              ;
; |lsu|st_data[2]                                                                        ; |lsu|st_data[2]                                                                        ; out              ;
; |lsu|st_data[3]                                                                        ; |lsu|st_data[3]                                                                        ; out              ;
; |lsu|st_data[4]                                                                        ; |lsu|st_data[4]                                                                        ; out              ;
; |lsu|st_data[5]                                                                        ; |lsu|st_data[5]                                                                        ; out              ;
; |lsu|st_data[6]                                                                        ; |lsu|st_data[6]                                                                        ; out              ;
; |lsu|st_data[7]                                                                        ; |lsu|st_data[7]                                                                        ; out              ;
; |lsu|st_data[8]                                                                        ; |lsu|st_data[8]                                                                        ; out              ;
; |lsu|st_data[9]                                                                        ; |lsu|st_data[9]                                                                        ; out              ;
; |lsu|st_data[10]                                                                       ; |lsu|st_data[10]                                                                       ; out              ;
; |lsu|st_data[11]                                                                       ; |lsu|st_data[11]                                                                       ; out              ;
; |lsu|st_data[12]                                                                       ; |lsu|st_data[12]                                                                       ; out              ;
; |lsu|st_data[13]                                                                       ; |lsu|st_data[13]                                                                       ; out              ;
; |lsu|st_data[14]                                                                       ; |lsu|st_data[14]                                                                       ; out              ;
; |lsu|st_data[15]                                                                       ; |lsu|st_data[15]                                                                       ; out              ;
; |lsu|st_data[16]                                                                       ; |lsu|st_data[16]                                                                       ; out              ;
; |lsu|st_data[17]                                                                       ; |lsu|st_data[17]                                                                       ; out              ;
; |lsu|st_data[18]                                                                       ; |lsu|st_data[18]                                                                       ; out              ;
; |lsu|st_data[19]                                                                       ; |lsu|st_data[19]                                                                       ; out              ;
; |lsu|st_data[20]                                                                       ; |lsu|st_data[20]                                                                       ; out              ;
; |lsu|st_data[21]                                                                       ; |lsu|st_data[21]                                                                       ; out              ;
; |lsu|st_data[22]                                                                       ; |lsu|st_data[22]                                                                       ; out              ;
; |lsu|st_data[23]                                                                       ; |lsu|st_data[23]                                                                       ; out              ;
; |lsu|st_data[24]                                                                       ; |lsu|st_data[24]                                                                       ; out              ;
; |lsu|st_data[25]                                                                       ; |lsu|st_data[25]                                                                       ; out              ;
; |lsu|st_data[26]                                                                       ; |lsu|st_data[26]                                                                       ; out              ;
; |lsu|st_data[27]                                                                       ; |lsu|st_data[27]                                                                       ; out              ;
; |lsu|st_data[28]                                                                       ; |lsu|st_data[28]                                                                       ; out              ;
; |lsu|st_data[29]                                                                       ; |lsu|st_data[29]                                                                       ; out              ;
; |lsu|st_data[30]                                                                       ; |lsu|st_data[30]                                                                       ; out              ;
; |lsu|st_data[31]                                                                       ; |lsu|st_data[31]                                                                       ; out              ;
; |lsu|io_sw[0]                                                                          ; |lsu|io_sw[0]                                                                          ; out              ;
; |lsu|io_sw[1]                                                                          ; |lsu|io_sw[1]                                                                          ; out              ;
; |lsu|io_sw[2]                                                                          ; |lsu|io_sw[2]                                                                          ; out              ;
; |lsu|io_sw[3]                                                                          ; |lsu|io_sw[3]                                                                          ; out              ;
; |lsu|io_sw[4]                                                                          ; |lsu|io_sw[4]                                                                          ; out              ;
; |lsu|io_sw[5]                                                                          ; |lsu|io_sw[5]                                                                          ; out              ;
; |lsu|io_sw[6]                                                                          ; |lsu|io_sw[6]                                                                          ; out              ;
; |lsu|io_sw[7]                                                                          ; |lsu|io_sw[7]                                                                          ; out              ;
; |lsu|io_sw[8]                                                                          ; |lsu|io_sw[8]                                                                          ; out              ;
; |lsu|io_sw[9]                                                                          ; |lsu|io_sw[9]                                                                          ; out              ;
; |lsu|io_sw[10]                                                                         ; |lsu|io_sw[10]                                                                         ; out              ;
; |lsu|io_sw[11]                                                                         ; |lsu|io_sw[11]                                                                         ; out              ;
; |lsu|io_sw[12]                                                                         ; |lsu|io_sw[12]                                                                         ; out              ;
; |lsu|io_sw[13]                                                                         ; |lsu|io_sw[13]                                                                         ; out              ;
; |lsu|io_sw[14]                                                                         ; |lsu|io_sw[14]                                                                         ; out              ;
; |lsu|io_sw[15]                                                                         ; |lsu|io_sw[15]                                                                         ; out              ;
; |lsu|io_sw[16]                                                                         ; |lsu|io_sw[16]                                                                         ; out              ;
; |lsu|io_sw[17]                                                                         ; |lsu|io_sw[17]                                                                         ; out              ;
; |lsu|io_sw[18]                                                                         ; |lsu|io_sw[18]                                                                         ; out              ;
; |lsu|io_sw[19]                                                                         ; |lsu|io_sw[19]                                                                         ; out              ;
; |lsu|io_sw[20]                                                                         ; |lsu|io_sw[20]                                                                         ; out              ;
; |lsu|io_sw[21]                                                                         ; |lsu|io_sw[21]                                                                         ; out              ;
; |lsu|io_sw[22]                                                                         ; |lsu|io_sw[22]                                                                         ; out              ;
; |lsu|io_sw[23]                                                                         ; |lsu|io_sw[23]                                                                         ; out              ;
; |lsu|io_sw[24]                                                                         ; |lsu|io_sw[24]                                                                         ; out              ;
; |lsu|io_sw[25]                                                                         ; |lsu|io_sw[25]                                                                         ; out              ;
; |lsu|io_sw[26]                                                                         ; |lsu|io_sw[26]                                                                         ; out              ;
; |lsu|io_sw[27]                                                                         ; |lsu|io_sw[27]                                                                         ; out              ;
; |lsu|io_sw[28]                                                                         ; |lsu|io_sw[28]                                                                         ; out              ;
; |lsu|io_sw[29]                                                                         ; |lsu|io_sw[29]                                                                         ; out              ;
; |lsu|io_sw[30]                                                                         ; |lsu|io_sw[30]                                                                         ; out              ;
; |lsu|io_sw[31]                                                                         ; |lsu|io_sw[31]                                                                         ; out              ;
; |lsu|ld_data[0]                                                                        ; |lsu|ld_data[0]                                                                        ; pin_out          ;
; |lsu|ld_data[1]                                                                        ; |lsu|ld_data[1]                                                                        ; pin_out          ;
; |lsu|ld_data[2]                                                                        ; |lsu|ld_data[2]                                                                        ; pin_out          ;
; |lsu|ld_data[7]                                                                        ; |lsu|ld_data[7]                                                                        ; pin_out          ;
; |lsu|ld_data[8]                                                                        ; |lsu|ld_data[8]                                                                        ; pin_out          ;
; |lsu|ld_data[11]                                                                       ; |lsu|ld_data[11]                                                                       ; pin_out          ;
; |lsu|ld_data[13]                                                                       ; |lsu|ld_data[13]                                                                       ; pin_out          ;
; |lsu|ld_data[15]                                                                       ; |lsu|ld_data[15]                                                                       ; pin_out          ;
; |lsu|ld_data[16]                                                                       ; |lsu|ld_data[16]                                                                       ; pin_out          ;
; |lsu|ld_data[17]                                                                       ; |lsu|ld_data[17]                                                                       ; pin_out          ;
; |lsu|ld_data[19]                                                                       ; |lsu|ld_data[19]                                                                       ; pin_out          ;
; |lsu|ld_data[22]                                                                       ; |lsu|ld_data[22]                                                                       ; pin_out          ;
; |lsu|ld_data[23]                                                                       ; |lsu|ld_data[23]                                                                       ; pin_out          ;
; |lsu|ld_data[24]                                                                       ; |lsu|ld_data[24]                                                                       ; pin_out          ;
; |lsu|ld_data[26]                                                                       ; |lsu|ld_data[26]                                                                       ; pin_out          ;
; |lsu|ld_data[27]                                                                       ; |lsu|ld_data[27]                                                                       ; pin_out          ;
; |lsu|ld_data[29]                                                                       ; |lsu|ld_data[29]                                                                       ; pin_out          ;
; |lsu|ld_data[30]                                                                       ; |lsu|ld_data[30]                                                                       ; pin_out          ;
; |lsu|ld_data[31]                                                                       ; |lsu|ld_data[31]                                                                       ; pin_out          ;
; |lsu|io_lcd[0]                                                                         ; |lsu|io_lcd[0]                                                                         ; pin_out          ;
; |lsu|io_lcd[1]                                                                         ; |lsu|io_lcd[1]                                                                         ; pin_out          ;
; |lsu|io_lcd[2]                                                                         ; |lsu|io_lcd[2]                                                                         ; pin_out          ;
; |lsu|io_lcd[3]                                                                         ; |lsu|io_lcd[3]                                                                         ; pin_out          ;
; |lsu|io_lcd[4]                                                                         ; |lsu|io_lcd[4]                                                                         ; pin_out          ;
; |lsu|io_lcd[5]                                                                         ; |lsu|io_lcd[5]                                                                         ; pin_out          ;
; |lsu|io_lcd[6]                                                                         ; |lsu|io_lcd[6]                                                                         ; pin_out          ;
; |lsu|io_lcd[7]                                                                         ; |lsu|io_lcd[7]                                                                         ; pin_out          ;
; |lsu|io_lcd[8]                                                                         ; |lsu|io_lcd[8]                                                                         ; pin_out          ;
; |lsu|io_lcd[9]                                                                         ; |lsu|io_lcd[9]                                                                         ; pin_out          ;
; |lsu|io_lcd[10]                                                                        ; |lsu|io_lcd[10]                                                                        ; pin_out          ;
; |lsu|io_lcd[11]                                                                        ; |lsu|io_lcd[11]                                                                        ; pin_out          ;
; |lsu|io_lcd[12]                                                                        ; |lsu|io_lcd[12]                                                                        ; pin_out          ;
; |lsu|io_lcd[13]                                                                        ; |lsu|io_lcd[13]                                                                        ; pin_out          ;
; |lsu|io_lcd[14]                                                                        ; |lsu|io_lcd[14]                                                                        ; pin_out          ;
; |lsu|io_lcd[15]                                                                        ; |lsu|io_lcd[15]                                                                        ; pin_out          ;
; |lsu|io_lcd[16]                                                                        ; |lsu|io_lcd[16]                                                                        ; pin_out          ;
; |lsu|io_lcd[17]                                                                        ; |lsu|io_lcd[17]                                                                        ; pin_out          ;
; |lsu|io_lcd[18]                                                                        ; |lsu|io_lcd[18]                                                                        ; pin_out          ;
; |lsu|io_lcd[19]                                                                        ; |lsu|io_lcd[19]                                                                        ; pin_out          ;
; |lsu|io_lcd[20]                                                                        ; |lsu|io_lcd[20]                                                                        ; pin_out          ;
; |lsu|io_lcd[21]                                                                        ; |lsu|io_lcd[21]                                                                        ; pin_out          ;
; |lsu|io_lcd[22]                                                                        ; |lsu|io_lcd[22]                                                                        ; pin_out          ;
; |lsu|io_lcd[23]                                                                        ; |lsu|io_lcd[23]                                                                        ; pin_out          ;
; |lsu|io_lcd[24]                                                                        ; |lsu|io_lcd[24]                                                                        ; pin_out          ;
; |lsu|io_lcd[25]                                                                        ; |lsu|io_lcd[25]                                                                        ; pin_out          ;
; |lsu|io_lcd[26]                                                                        ; |lsu|io_lcd[26]                                                                        ; pin_out          ;
; |lsu|io_lcd[27]                                                                        ; |lsu|io_lcd[27]                                                                        ; pin_out          ;
; |lsu|io_lcd[28]                                                                        ; |lsu|io_lcd[28]                                                                        ; pin_out          ;
; |lsu|io_lcd[29]                                                                        ; |lsu|io_lcd[29]                                                                        ; pin_out          ;
; |lsu|io_lcd[30]                                                                        ; |lsu|io_lcd[30]                                                                        ; pin_out          ;
; |lsu|io_lcd[31]                                                                        ; |lsu|io_lcd[31]                                                                        ; pin_out          ;
; |lsu|io_ledg[0]                                                                        ; |lsu|io_ledg[0]                                                                        ; pin_out          ;
; |lsu|io_ledg[1]                                                                        ; |lsu|io_ledg[1]                                                                        ; pin_out          ;
; |lsu|io_ledg[2]                                                                        ; |lsu|io_ledg[2]                                                                        ; pin_out          ;
; |lsu|io_ledg[3]                                                                        ; |lsu|io_ledg[3]                                                                        ; pin_out          ;
; |lsu|io_ledg[4]                                                                        ; |lsu|io_ledg[4]                                                                        ; pin_out          ;
; |lsu|io_ledg[5]                                                                        ; |lsu|io_ledg[5]                                                                        ; pin_out          ;
; |lsu|io_ledg[6]                                                                        ; |lsu|io_ledg[6]                                                                        ; pin_out          ;
; |lsu|io_ledg[7]                                                                        ; |lsu|io_ledg[7]                                                                        ; pin_out          ;
; |lsu|io_ledg[8]                                                                        ; |lsu|io_ledg[8]                                                                        ; pin_out          ;
; |lsu|io_ledg[9]                                                                        ; |lsu|io_ledg[9]                                                                        ; pin_out          ;
; |lsu|io_ledg[10]                                                                       ; |lsu|io_ledg[10]                                                                       ; pin_out          ;
; |lsu|io_ledg[11]                                                                       ; |lsu|io_ledg[11]                                                                       ; pin_out          ;
; |lsu|io_ledg[12]                                                                       ; |lsu|io_ledg[12]                                                                       ; pin_out          ;
; |lsu|io_ledg[13]                                                                       ; |lsu|io_ledg[13]                                                                       ; pin_out          ;
; |lsu|io_ledg[14]                                                                       ; |lsu|io_ledg[14]                                                                       ; pin_out          ;
; |lsu|io_ledg[15]                                                                       ; |lsu|io_ledg[15]                                                                       ; pin_out          ;
; |lsu|io_ledg[16]                                                                       ; |lsu|io_ledg[16]                                                                       ; pin_out          ;
; |lsu|io_ledg[17]                                                                       ; |lsu|io_ledg[17]                                                                       ; pin_out          ;
; |lsu|io_ledg[18]                                                                       ; |lsu|io_ledg[18]                                                                       ; pin_out          ;
; |lsu|io_ledg[19]                                                                       ; |lsu|io_ledg[19]                                                                       ; pin_out          ;
; |lsu|io_ledg[20]                                                                       ; |lsu|io_ledg[20]                                                                       ; pin_out          ;
; |lsu|io_ledg[21]                                                                       ; |lsu|io_ledg[21]                                                                       ; pin_out          ;
; |lsu|io_ledg[22]                                                                       ; |lsu|io_ledg[22]                                                                       ; pin_out          ;
; |lsu|io_ledg[23]                                                                       ; |lsu|io_ledg[23]                                                                       ; pin_out          ;
; |lsu|io_ledg[24]                                                                       ; |lsu|io_ledg[24]                                                                       ; pin_out          ;
; |lsu|io_ledg[25]                                                                       ; |lsu|io_ledg[25]                                                                       ; pin_out          ;
; |lsu|io_ledg[26]                                                                       ; |lsu|io_ledg[26]                                                                       ; pin_out          ;
; |lsu|io_ledg[27]                                                                       ; |lsu|io_ledg[27]                                                                       ; pin_out          ;
; |lsu|io_ledg[28]                                                                       ; |lsu|io_ledg[28]                                                                       ; pin_out          ;
; |lsu|io_ledg[29]                                                                       ; |lsu|io_ledg[29]                                                                       ; pin_out          ;
; |lsu|io_ledg[30]                                                                       ; |lsu|io_ledg[30]                                                                       ; pin_out          ;
; |lsu|io_ledg[31]                                                                       ; |lsu|io_ledg[31]                                                                       ; pin_out          ;
; |lsu|io_ledr[0]                                                                        ; |lsu|io_ledr[0]                                                                        ; pin_out          ;
; |lsu|io_ledr[1]                                                                        ; |lsu|io_ledr[1]                                                                        ; pin_out          ;
; |lsu|io_ledr[2]                                                                        ; |lsu|io_ledr[2]                                                                        ; pin_out          ;
; |lsu|io_ledr[3]                                                                        ; |lsu|io_ledr[3]                                                                        ; pin_out          ;
; |lsu|io_ledr[4]                                                                        ; |lsu|io_ledr[4]                                                                        ; pin_out          ;
; |lsu|io_ledr[5]                                                                        ; |lsu|io_ledr[5]                                                                        ; pin_out          ;
; |lsu|io_ledr[6]                                                                        ; |lsu|io_ledr[6]                                                                        ; pin_out          ;
; |lsu|io_ledr[7]                                                                        ; |lsu|io_ledr[7]                                                                        ; pin_out          ;
; |lsu|io_ledr[8]                                                                        ; |lsu|io_ledr[8]                                                                        ; pin_out          ;
; |lsu|io_ledr[9]                                                                        ; |lsu|io_ledr[9]                                                                        ; pin_out          ;
; |lsu|io_ledr[10]                                                                       ; |lsu|io_ledr[10]                                                                       ; pin_out          ;
; |lsu|io_ledr[11]                                                                       ; |lsu|io_ledr[11]                                                                       ; pin_out          ;
; |lsu|io_ledr[12]                                                                       ; |lsu|io_ledr[12]                                                                       ; pin_out          ;
; |lsu|io_ledr[13]                                                                       ; |lsu|io_ledr[13]                                                                       ; pin_out          ;
; |lsu|io_ledr[14]                                                                       ; |lsu|io_ledr[14]                                                                       ; pin_out          ;
; |lsu|io_ledr[15]                                                                       ; |lsu|io_ledr[15]                                                                       ; pin_out          ;
; |lsu|io_ledr[16]                                                                       ; |lsu|io_ledr[16]                                                                       ; pin_out          ;
; |lsu|io_ledr[17]                                                                       ; |lsu|io_ledr[17]                                                                       ; pin_out          ;
; |lsu|io_ledr[18]                                                                       ; |lsu|io_ledr[18]                                                                       ; pin_out          ;
; |lsu|io_ledr[19]                                                                       ; |lsu|io_ledr[19]                                                                       ; pin_out          ;
; |lsu|io_ledr[20]                                                                       ; |lsu|io_ledr[20]                                                                       ; pin_out          ;
; |lsu|io_ledr[21]                                                                       ; |lsu|io_ledr[21]                                                                       ; pin_out          ;
; |lsu|io_ledr[22]                                                                       ; |lsu|io_ledr[22]                                                                       ; pin_out          ;
; |lsu|io_ledr[23]                                                                       ; |lsu|io_ledr[23]                                                                       ; pin_out          ;
; |lsu|io_ledr[24]                                                                       ; |lsu|io_ledr[24]                                                                       ; pin_out          ;
; |lsu|io_ledr[25]                                                                       ; |lsu|io_ledr[25]                                                                       ; pin_out          ;
; |lsu|io_ledr[26]                                                                       ; |lsu|io_ledr[26]                                                                       ; pin_out          ;
; |lsu|io_ledr[27]                                                                       ; |lsu|io_ledr[27]                                                                       ; pin_out          ;
; |lsu|io_ledr[28]                                                                       ; |lsu|io_ledr[28]                                                                       ; pin_out          ;
; |lsu|io_ledr[29]                                                                       ; |lsu|io_ledr[29]                                                                       ; pin_out          ;
; |lsu|io_ledr[30]                                                                       ; |lsu|io_ledr[30]                                                                       ; pin_out          ;
; |lsu|io_ledr[31]                                                                       ; |lsu|io_ledr[31]                                                                       ; pin_out          ;
; |lsu|io_hex0[0]                                                                        ; |lsu|io_hex0[0]                                                                        ; pin_out          ;
; |lsu|io_hex0[1]                                                                        ; |lsu|io_hex0[1]                                                                        ; pin_out          ;
; |lsu|io_hex0[2]                                                                        ; |lsu|io_hex0[2]                                                                        ; pin_out          ;
; |lsu|io_hex0[7]                                                                        ; |lsu|io_hex0[7]                                                                        ; pin_out          ;
; |lsu|io_hex0[8]                                                                        ; |lsu|io_hex0[8]                                                                        ; pin_out          ;
; |lsu|io_hex0[11]                                                                       ; |lsu|io_hex0[11]                                                                       ; pin_out          ;
; |lsu|io_hex0[13]                                                                       ; |lsu|io_hex0[13]                                                                       ; pin_out          ;
; |lsu|io_hex0[15]                                                                       ; |lsu|io_hex0[15]                                                                       ; pin_out          ;
; |lsu|io_hex0[16]                                                                       ; |lsu|io_hex0[16]                                                                       ; pin_out          ;
; |lsu|io_hex0[17]                                                                       ; |lsu|io_hex0[17]                                                                       ; pin_out          ;
; |lsu|io_hex0[19]                                                                       ; |lsu|io_hex0[19]                                                                       ; pin_out          ;
; |lsu|io_hex0[22]                                                                       ; |lsu|io_hex0[22]                                                                       ; pin_out          ;
; |lsu|io_hex0[23]                                                                       ; |lsu|io_hex0[23]                                                                       ; pin_out          ;
; |lsu|io_hex0[24]                                                                       ; |lsu|io_hex0[24]                                                                       ; pin_out          ;
; |lsu|io_hex0[26]                                                                       ; |lsu|io_hex0[26]                                                                       ; pin_out          ;
; |lsu|io_hex0[27]                                                                       ; |lsu|io_hex0[27]                                                                       ; pin_out          ;
; |lsu|io_hex0[29]                                                                       ; |lsu|io_hex0[29]                                                                       ; pin_out          ;
; |lsu|io_hex0[30]                                                                       ; |lsu|io_hex0[30]                                                                       ; pin_out          ;
; |lsu|io_hex0[31]                                                                       ; |lsu|io_hex0[31]                                                                       ; pin_out          ;
; |lsu|io_hex1[0]                                                                        ; |lsu|io_hex1[0]                                                                        ; pin_out          ;
; |lsu|io_hex1[1]                                                                        ; |lsu|io_hex1[1]                                                                        ; pin_out          ;
; |lsu|io_hex1[2]                                                                        ; |lsu|io_hex1[2]                                                                        ; pin_out          ;
; |lsu|io_hex1[3]                                                                        ; |lsu|io_hex1[3]                                                                        ; pin_out          ;
; |lsu|io_hex1[4]                                                                        ; |lsu|io_hex1[4]                                                                        ; pin_out          ;
; |lsu|io_hex1[5]                                                                        ; |lsu|io_hex1[5]                                                                        ; pin_out          ;
; |lsu|io_hex1[6]                                                                        ; |lsu|io_hex1[6]                                                                        ; pin_out          ;
; |lsu|io_hex1[7]                                                                        ; |lsu|io_hex1[7]                                                                        ; pin_out          ;
; |lsu|io_hex1[8]                                                                        ; |lsu|io_hex1[8]                                                                        ; pin_out          ;
; |lsu|io_hex1[9]                                                                        ; |lsu|io_hex1[9]                                                                        ; pin_out          ;
; |lsu|io_hex1[10]                                                                       ; |lsu|io_hex1[10]                                                                       ; pin_out          ;
; |lsu|io_hex1[11]                                                                       ; |lsu|io_hex1[11]                                                                       ; pin_out          ;
; |lsu|io_hex1[12]                                                                       ; |lsu|io_hex1[12]                                                                       ; pin_out          ;
; |lsu|io_hex1[13]                                                                       ; |lsu|io_hex1[13]                                                                       ; pin_out          ;
; |lsu|io_hex1[14]                                                                       ; |lsu|io_hex1[14]                                                                       ; pin_out          ;
; |lsu|io_hex1[15]                                                                       ; |lsu|io_hex1[15]                                                                       ; pin_out          ;
; |lsu|io_hex1[16]                                                                       ; |lsu|io_hex1[16]                                                                       ; pin_out          ;
; |lsu|io_hex1[17]                                                                       ; |lsu|io_hex1[17]                                                                       ; pin_out          ;
; |lsu|io_hex1[18]                                                                       ; |lsu|io_hex1[18]                                                                       ; pin_out          ;
; |lsu|io_hex1[19]                                                                       ; |lsu|io_hex1[19]                                                                       ; pin_out          ;
; |lsu|io_hex1[20]                                                                       ; |lsu|io_hex1[20]                                                                       ; pin_out          ;
; |lsu|io_hex1[21]                                                                       ; |lsu|io_hex1[21]                                                                       ; pin_out          ;
; |lsu|io_hex1[22]                                                                       ; |lsu|io_hex1[22]                                                                       ; pin_out          ;
; |lsu|io_hex1[23]                                                                       ; |lsu|io_hex1[23]                                                                       ; pin_out          ;
; |lsu|io_hex1[24]                                                                       ; |lsu|io_hex1[24]                                                                       ; pin_out          ;
; |lsu|io_hex1[25]                                                                       ; |lsu|io_hex1[25]                                                                       ; pin_out          ;
; |lsu|io_hex1[26]                                                                       ; |lsu|io_hex1[26]                                                                       ; pin_out          ;
; |lsu|io_hex1[27]                                                                       ; |lsu|io_hex1[27]                                                                       ; pin_out          ;
; |lsu|io_hex1[28]                                                                       ; |lsu|io_hex1[28]                                                                       ; pin_out          ;
; |lsu|io_hex1[29]                                                                       ; |lsu|io_hex1[29]                                                                       ; pin_out          ;
; |lsu|io_hex1[30]                                                                       ; |lsu|io_hex1[30]                                                                       ; pin_out          ;
; |lsu|io_hex1[31]                                                                       ; |lsu|io_hex1[31]                                                                       ; pin_out          ;
; |lsu|io_hex2[0]                                                                        ; |lsu|io_hex2[0]                                                                        ; pin_out          ;
; |lsu|io_hex2[1]                                                                        ; |lsu|io_hex2[1]                                                                        ; pin_out          ;
; |lsu|io_hex2[2]                                                                        ; |lsu|io_hex2[2]                                                                        ; pin_out          ;
; |lsu|io_hex2[3]                                                                        ; |lsu|io_hex2[3]                                                                        ; pin_out          ;
; |lsu|io_hex2[4]                                                                        ; |lsu|io_hex2[4]                                                                        ; pin_out          ;
; |lsu|io_hex2[5]                                                                        ; |lsu|io_hex2[5]                                                                        ; pin_out          ;
; |lsu|io_hex2[6]                                                                        ; |lsu|io_hex2[6]                                                                        ; pin_out          ;
; |lsu|io_hex2[7]                                                                        ; |lsu|io_hex2[7]                                                                        ; pin_out          ;
; |lsu|io_hex2[8]                                                                        ; |lsu|io_hex2[8]                                                                        ; pin_out          ;
; |lsu|io_hex2[9]                                                                        ; |lsu|io_hex2[9]                                                                        ; pin_out          ;
; |lsu|io_hex2[10]                                                                       ; |lsu|io_hex2[10]                                                                       ; pin_out          ;
; |lsu|io_hex2[11]                                                                       ; |lsu|io_hex2[11]                                                                       ; pin_out          ;
; |lsu|io_hex2[12]                                                                       ; |lsu|io_hex2[12]                                                                       ; pin_out          ;
; |lsu|io_hex2[13]                                                                       ; |lsu|io_hex2[13]                                                                       ; pin_out          ;
; |lsu|io_hex2[14]                                                                       ; |lsu|io_hex2[14]                                                                       ; pin_out          ;
; |lsu|io_hex2[15]                                                                       ; |lsu|io_hex2[15]                                                                       ; pin_out          ;
; |lsu|io_hex2[16]                                                                       ; |lsu|io_hex2[16]                                                                       ; pin_out          ;
; |lsu|io_hex2[17]                                                                       ; |lsu|io_hex2[17]                                                                       ; pin_out          ;
; |lsu|io_hex2[18]                                                                       ; |lsu|io_hex2[18]                                                                       ; pin_out          ;
; |lsu|io_hex2[19]                                                                       ; |lsu|io_hex2[19]                                                                       ; pin_out          ;
; |lsu|io_hex2[20]                                                                       ; |lsu|io_hex2[20]                                                                       ; pin_out          ;
; |lsu|io_hex2[21]                                                                       ; |lsu|io_hex2[21]                                                                       ; pin_out          ;
; |lsu|io_hex2[22]                                                                       ; |lsu|io_hex2[22]                                                                       ; pin_out          ;
; |lsu|io_hex2[23]                                                                       ; |lsu|io_hex2[23]                                                                       ; pin_out          ;
; |lsu|io_hex2[24]                                                                       ; |lsu|io_hex2[24]                                                                       ; pin_out          ;
; |lsu|io_hex2[25]                                                                       ; |lsu|io_hex2[25]                                                                       ; pin_out          ;
; |lsu|io_hex2[26]                                                                       ; |lsu|io_hex2[26]                                                                       ; pin_out          ;
; |lsu|io_hex2[27]                                                                       ; |lsu|io_hex2[27]                                                                       ; pin_out          ;
; |lsu|io_hex2[28]                                                                       ; |lsu|io_hex2[28]                                                                       ; pin_out          ;
; |lsu|io_hex2[29]                                                                       ; |lsu|io_hex2[29]                                                                       ; pin_out          ;
; |lsu|io_hex2[30]                                                                       ; |lsu|io_hex2[30]                                                                       ; pin_out          ;
; |lsu|io_hex2[31]                                                                       ; |lsu|io_hex2[31]                                                                       ; pin_out          ;
; |lsu|io_hex3[0]                                                                        ; |lsu|io_hex3[0]                                                                        ; pin_out          ;
; |lsu|io_hex3[1]                                                                        ; |lsu|io_hex3[1]                                                                        ; pin_out          ;
; |lsu|io_hex3[2]                                                                        ; |lsu|io_hex3[2]                                                                        ; pin_out          ;
; |lsu|io_hex3[3]                                                                        ; |lsu|io_hex3[3]                                                                        ; pin_out          ;
; |lsu|io_hex3[4]                                                                        ; |lsu|io_hex3[4]                                                                        ; pin_out          ;
; |lsu|io_hex3[5]                                                                        ; |lsu|io_hex3[5]                                                                        ; pin_out          ;
; |lsu|io_hex3[6]                                                                        ; |lsu|io_hex3[6]                                                                        ; pin_out          ;
; |lsu|io_hex3[7]                                                                        ; |lsu|io_hex3[7]                                                                        ; pin_out          ;
; |lsu|io_hex3[8]                                                                        ; |lsu|io_hex3[8]                                                                        ; pin_out          ;
; |lsu|io_hex3[9]                                                                        ; |lsu|io_hex3[9]                                                                        ; pin_out          ;
; |lsu|io_hex3[10]                                                                       ; |lsu|io_hex3[10]                                                                       ; pin_out          ;
; |lsu|io_hex3[11]                                                                       ; |lsu|io_hex3[11]                                                                       ; pin_out          ;
; |lsu|io_hex3[12]                                                                       ; |lsu|io_hex3[12]                                                                       ; pin_out          ;
; |lsu|io_hex3[13]                                                                       ; |lsu|io_hex3[13]                                                                       ; pin_out          ;
; |lsu|io_hex3[14]                                                                       ; |lsu|io_hex3[14]                                                                       ; pin_out          ;
; |lsu|io_hex3[15]                                                                       ; |lsu|io_hex3[15]                                                                       ; pin_out          ;
; |lsu|io_hex3[16]                                                                       ; |lsu|io_hex3[16]                                                                       ; pin_out          ;
; |lsu|io_hex3[17]                                                                       ; |lsu|io_hex3[17]                                                                       ; pin_out          ;
; |lsu|io_hex3[18]                                                                       ; |lsu|io_hex3[18]                                                                       ; pin_out          ;
; |lsu|io_hex3[19]                                                                       ; |lsu|io_hex3[19]                                                                       ; pin_out          ;
; |lsu|io_hex3[20]                                                                       ; |lsu|io_hex3[20]                                                                       ; pin_out          ;
; |lsu|io_hex3[21]                                                                       ; |lsu|io_hex3[21]                                                                       ; pin_out          ;
; |lsu|io_hex3[22]                                                                       ; |lsu|io_hex3[22]                                                                       ; pin_out          ;
; |lsu|io_hex3[23]                                                                       ; |lsu|io_hex3[23]                                                                       ; pin_out          ;
; |lsu|io_hex3[24]                                                                       ; |lsu|io_hex3[24]                                                                       ; pin_out          ;
; |lsu|io_hex3[25]                                                                       ; |lsu|io_hex3[25]                                                                       ; pin_out          ;
; |lsu|io_hex3[26]                                                                       ; |lsu|io_hex3[26]                                                                       ; pin_out          ;
; |lsu|io_hex3[27]                                                                       ; |lsu|io_hex3[27]                                                                       ; pin_out          ;
; |lsu|io_hex3[28]                                                                       ; |lsu|io_hex3[28]                                                                       ; pin_out          ;
; |lsu|io_hex3[29]                                                                       ; |lsu|io_hex3[29]                                                                       ; pin_out          ;
; |lsu|io_hex3[30]                                                                       ; |lsu|io_hex3[30]                                                                       ; pin_out          ;
; |lsu|io_hex3[31]                                                                       ; |lsu|io_hex3[31]                                                                       ; pin_out          ;
; |lsu|io_hex4[0]                                                                        ; |lsu|io_hex4[0]                                                                        ; pin_out          ;
; |lsu|io_hex4[1]                                                                        ; |lsu|io_hex4[1]                                                                        ; pin_out          ;
; |lsu|io_hex4[2]                                                                        ; |lsu|io_hex4[2]                                                                        ; pin_out          ;
; |lsu|io_hex4[3]                                                                        ; |lsu|io_hex4[3]                                                                        ; pin_out          ;
; |lsu|io_hex4[4]                                                                        ; |lsu|io_hex4[4]                                                                        ; pin_out          ;
; |lsu|io_hex4[5]                                                                        ; |lsu|io_hex4[5]                                                                        ; pin_out          ;
; |lsu|io_hex4[6]                                                                        ; |lsu|io_hex4[6]                                                                        ; pin_out          ;
; |lsu|io_hex4[7]                                                                        ; |lsu|io_hex4[7]                                                                        ; pin_out          ;
; |lsu|io_hex4[8]                                                                        ; |lsu|io_hex4[8]                                                                        ; pin_out          ;
; |lsu|io_hex4[9]                                                                        ; |lsu|io_hex4[9]                                                                        ; pin_out          ;
; |lsu|io_hex4[10]                                                                       ; |lsu|io_hex4[10]                                                                       ; pin_out          ;
; |lsu|io_hex4[11]                                                                       ; |lsu|io_hex4[11]                                                                       ; pin_out          ;
; |lsu|io_hex4[12]                                                                       ; |lsu|io_hex4[12]                                                                       ; pin_out          ;
; |lsu|io_hex4[13]                                                                       ; |lsu|io_hex4[13]                                                                       ; pin_out          ;
; |lsu|io_hex4[14]                                                                       ; |lsu|io_hex4[14]                                                                       ; pin_out          ;
; |lsu|io_hex4[15]                                                                       ; |lsu|io_hex4[15]                                                                       ; pin_out          ;
; |lsu|io_hex4[16]                                                                       ; |lsu|io_hex4[16]                                                                       ; pin_out          ;
; |lsu|io_hex4[17]                                                                       ; |lsu|io_hex4[17]                                                                       ; pin_out          ;
; |lsu|io_hex4[18]                                                                       ; |lsu|io_hex4[18]                                                                       ; pin_out          ;
; |lsu|io_hex4[19]                                                                       ; |lsu|io_hex4[19]                                                                       ; pin_out          ;
; |lsu|io_hex4[20]                                                                       ; |lsu|io_hex4[20]                                                                       ; pin_out          ;
; |lsu|io_hex4[21]                                                                       ; |lsu|io_hex4[21]                                                                       ; pin_out          ;
; |lsu|io_hex4[22]                                                                       ; |lsu|io_hex4[22]                                                                       ; pin_out          ;
; |lsu|io_hex4[23]                                                                       ; |lsu|io_hex4[23]                                                                       ; pin_out          ;
; |lsu|io_hex4[24]                                                                       ; |lsu|io_hex4[24]                                                                       ; pin_out          ;
; |lsu|io_hex4[25]                                                                       ; |lsu|io_hex4[25]                                                                       ; pin_out          ;
; |lsu|io_hex4[26]                                                                       ; |lsu|io_hex4[26]                                                                       ; pin_out          ;
; |lsu|io_hex4[27]                                                                       ; |lsu|io_hex4[27]                                                                       ; pin_out          ;
; |lsu|io_hex4[28]                                                                       ; |lsu|io_hex4[28]                                                                       ; pin_out          ;
; |lsu|io_hex4[29]                                                                       ; |lsu|io_hex4[29]                                                                       ; pin_out          ;
; |lsu|io_hex4[30]                                                                       ; |lsu|io_hex4[30]                                                                       ; pin_out          ;
; |lsu|io_hex4[31]                                                                       ; |lsu|io_hex4[31]                                                                       ; pin_out          ;
; |lsu|io_hex5[0]                                                                        ; |lsu|io_hex5[0]                                                                        ; pin_out          ;
; |lsu|io_hex5[1]                                                                        ; |lsu|io_hex5[1]                                                                        ; pin_out          ;
; |lsu|io_hex5[2]                                                                        ; |lsu|io_hex5[2]                                                                        ; pin_out          ;
; |lsu|io_hex5[3]                                                                        ; |lsu|io_hex5[3]                                                                        ; pin_out          ;
; |lsu|io_hex5[4]                                                                        ; |lsu|io_hex5[4]                                                                        ; pin_out          ;
; |lsu|io_hex5[5]                                                                        ; |lsu|io_hex5[5]                                                                        ; pin_out          ;
; |lsu|io_hex5[6]                                                                        ; |lsu|io_hex5[6]                                                                        ; pin_out          ;
; |lsu|io_hex5[7]                                                                        ; |lsu|io_hex5[7]                                                                        ; pin_out          ;
; |lsu|io_hex5[8]                                                                        ; |lsu|io_hex5[8]                                                                        ; pin_out          ;
; |lsu|io_hex5[9]                                                                        ; |lsu|io_hex5[9]                                                                        ; pin_out          ;
; |lsu|io_hex5[10]                                                                       ; |lsu|io_hex5[10]                                                                       ; pin_out          ;
; |lsu|io_hex5[11]                                                                       ; |lsu|io_hex5[11]                                                                       ; pin_out          ;
; |lsu|io_hex5[12]                                                                       ; |lsu|io_hex5[12]                                                                       ; pin_out          ;
; |lsu|io_hex5[13]                                                                       ; |lsu|io_hex5[13]                                                                       ; pin_out          ;
; |lsu|io_hex5[14]                                                                       ; |lsu|io_hex5[14]                                                                       ; pin_out          ;
; |lsu|io_hex5[15]                                                                       ; |lsu|io_hex5[15]                                                                       ; pin_out          ;
; |lsu|io_hex5[16]                                                                       ; |lsu|io_hex5[16]                                                                       ; pin_out          ;
; |lsu|io_hex5[17]                                                                       ; |lsu|io_hex5[17]                                                                       ; pin_out          ;
; |lsu|io_hex5[18]                                                                       ; |lsu|io_hex5[18]                                                                       ; pin_out          ;
; |lsu|io_hex5[19]                                                                       ; |lsu|io_hex5[19]                                                                       ; pin_out          ;
; |lsu|io_hex5[20]                                                                       ; |lsu|io_hex5[20]                                                                       ; pin_out          ;
; |lsu|io_hex5[21]                                                                       ; |lsu|io_hex5[21]                                                                       ; pin_out          ;
; |lsu|io_hex5[22]                                                                       ; |lsu|io_hex5[22]                                                                       ; pin_out          ;
; |lsu|io_hex5[23]                                                                       ; |lsu|io_hex5[23]                                                                       ; pin_out          ;
; |lsu|io_hex5[24]                                                                       ; |lsu|io_hex5[24]                                                                       ; pin_out          ;
; |lsu|io_hex5[25]                                                                       ; |lsu|io_hex5[25]                                                                       ; pin_out          ;
; |lsu|io_hex5[26]                                                                       ; |lsu|io_hex5[26]                                                                       ; pin_out          ;
; |lsu|io_hex5[27]                                                                       ; |lsu|io_hex5[27]                                                                       ; pin_out          ;
; |lsu|io_hex5[28]                                                                       ; |lsu|io_hex5[28]                                                                       ; pin_out          ;
; |lsu|io_hex5[29]                                                                       ; |lsu|io_hex5[29]                                                                       ; pin_out          ;
; |lsu|io_hex5[30]                                                                       ; |lsu|io_hex5[30]                                                                       ; pin_out          ;
; |lsu|io_hex5[31]                                                                       ; |lsu|io_hex5[31]                                                                       ; pin_out          ;
; |lsu|io_hex6[0]                                                                        ; |lsu|io_hex6[0]                                                                        ; pin_out          ;
; |lsu|io_hex6[1]                                                                        ; |lsu|io_hex6[1]                                                                        ; pin_out          ;
; |lsu|io_hex6[2]                                                                        ; |lsu|io_hex6[2]                                                                        ; pin_out          ;
; |lsu|io_hex6[3]                                                                        ; |lsu|io_hex6[3]                                                                        ; pin_out          ;
; |lsu|io_hex6[4]                                                                        ; |lsu|io_hex6[4]                                                                        ; pin_out          ;
; |lsu|io_hex6[5]                                                                        ; |lsu|io_hex6[5]                                                                        ; pin_out          ;
; |lsu|io_hex6[6]                                                                        ; |lsu|io_hex6[6]                                                                        ; pin_out          ;
; |lsu|io_hex6[7]                                                                        ; |lsu|io_hex6[7]                                                                        ; pin_out          ;
; |lsu|io_hex6[8]                                                                        ; |lsu|io_hex6[8]                                                                        ; pin_out          ;
; |lsu|io_hex6[9]                                                                        ; |lsu|io_hex6[9]                                                                        ; pin_out          ;
; |lsu|io_hex6[10]                                                                       ; |lsu|io_hex6[10]                                                                       ; pin_out          ;
; |lsu|io_hex6[11]                                                                       ; |lsu|io_hex6[11]                                                                       ; pin_out          ;
; |lsu|io_hex6[12]                                                                       ; |lsu|io_hex6[12]                                                                       ; pin_out          ;
; |lsu|io_hex6[13]                                                                       ; |lsu|io_hex6[13]                                                                       ; pin_out          ;
; |lsu|io_hex6[14]                                                                       ; |lsu|io_hex6[14]                                                                       ; pin_out          ;
; |lsu|io_hex6[15]                                                                       ; |lsu|io_hex6[15]                                                                       ; pin_out          ;
; |lsu|io_hex6[16]                                                                       ; |lsu|io_hex6[16]                                                                       ; pin_out          ;
; |lsu|io_hex6[17]                                                                       ; |lsu|io_hex6[17]                                                                       ; pin_out          ;
; |lsu|io_hex6[18]                                                                       ; |lsu|io_hex6[18]                                                                       ; pin_out          ;
; |lsu|io_hex6[19]                                                                       ; |lsu|io_hex6[19]                                                                       ; pin_out          ;
; |lsu|io_hex6[20]                                                                       ; |lsu|io_hex6[20]                                                                       ; pin_out          ;
; |lsu|io_hex6[21]                                                                       ; |lsu|io_hex6[21]                                                                       ; pin_out          ;
; |lsu|io_hex6[22]                                                                       ; |lsu|io_hex6[22]                                                                       ; pin_out          ;
; |lsu|io_hex6[23]                                                                       ; |lsu|io_hex6[23]                                                                       ; pin_out          ;
; |lsu|io_hex6[24]                                                                       ; |lsu|io_hex6[24]                                                                       ; pin_out          ;
; |lsu|io_hex6[25]                                                                       ; |lsu|io_hex6[25]                                                                       ; pin_out          ;
; |lsu|io_hex6[26]                                                                       ; |lsu|io_hex6[26]                                                                       ; pin_out          ;
; |lsu|io_hex6[27]                                                                       ; |lsu|io_hex6[27]                                                                       ; pin_out          ;
; |lsu|io_hex6[28]                                                                       ; |lsu|io_hex6[28]                                                                       ; pin_out          ;
; |lsu|io_hex6[29]                                                                       ; |lsu|io_hex6[29]                                                                       ; pin_out          ;
; |lsu|io_hex6[30]                                                                       ; |lsu|io_hex6[30]                                                                       ; pin_out          ;
; |lsu|io_hex6[31]                                                                       ; |lsu|io_hex6[31]                                                                       ; pin_out          ;
; |lsu|io_hex7[0]                                                                        ; |lsu|io_hex7[0]                                                                        ; pin_out          ;
; |lsu|io_hex7[1]                                                                        ; |lsu|io_hex7[1]                                                                        ; pin_out          ;
; |lsu|io_hex7[2]                                                                        ; |lsu|io_hex7[2]                                                                        ; pin_out          ;
; |lsu|io_hex7[3]                                                                        ; |lsu|io_hex7[3]                                                                        ; pin_out          ;
; |lsu|io_hex7[4]                                                                        ; |lsu|io_hex7[4]                                                                        ; pin_out          ;
; |lsu|io_hex7[5]                                                                        ; |lsu|io_hex7[5]                                                                        ; pin_out          ;
; |lsu|io_hex7[6]                                                                        ; |lsu|io_hex7[6]                                                                        ; pin_out          ;
; |lsu|io_hex7[7]                                                                        ; |lsu|io_hex7[7]                                                                        ; pin_out          ;
; |lsu|io_hex7[8]                                                                        ; |lsu|io_hex7[8]                                                                        ; pin_out          ;
; |lsu|io_hex7[9]                                                                        ; |lsu|io_hex7[9]                                                                        ; pin_out          ;
; |lsu|io_hex7[10]                                                                       ; |lsu|io_hex7[10]                                                                       ; pin_out          ;
; |lsu|io_hex7[11]                                                                       ; |lsu|io_hex7[11]                                                                       ; pin_out          ;
; |lsu|io_hex7[12]                                                                       ; |lsu|io_hex7[12]                                                                       ; pin_out          ;
; |lsu|io_hex7[13]                                                                       ; |lsu|io_hex7[13]                                                                       ; pin_out          ;
; |lsu|io_hex7[14]                                                                       ; |lsu|io_hex7[14]                                                                       ; pin_out          ;
; |lsu|io_hex7[15]                                                                       ; |lsu|io_hex7[15]                                                                       ; pin_out          ;
; |lsu|io_hex7[16]                                                                       ; |lsu|io_hex7[16]                                                                       ; pin_out          ;
; |lsu|io_hex7[17]                                                                       ; |lsu|io_hex7[17]                                                                       ; pin_out          ;
; |lsu|io_hex7[18]                                                                       ; |lsu|io_hex7[18]                                                                       ; pin_out          ;
; |lsu|io_hex7[19]                                                                       ; |lsu|io_hex7[19]                                                                       ; pin_out          ;
; |lsu|io_hex7[20]                                                                       ; |lsu|io_hex7[20]                                                                       ; pin_out          ;
; |lsu|io_hex7[21]                                                                       ; |lsu|io_hex7[21]                                                                       ; pin_out          ;
; |lsu|io_hex7[22]                                                                       ; |lsu|io_hex7[22]                                                                       ; pin_out          ;
; |lsu|io_hex7[23]                                                                       ; |lsu|io_hex7[23]                                                                       ; pin_out          ;
; |lsu|io_hex7[24]                                                                       ; |lsu|io_hex7[24]                                                                       ; pin_out          ;
; |lsu|io_hex7[25]                                                                       ; |lsu|io_hex7[25]                                                                       ; pin_out          ;
; |lsu|io_hex7[26]                                                                       ; |lsu|io_hex7[26]                                                                       ; pin_out          ;
; |lsu|io_hex7[27]                                                                       ; |lsu|io_hex7[27]                                                                       ; pin_out          ;
; |lsu|io_hex7[28]                                                                       ; |lsu|io_hex7[28]                                                                       ; pin_out          ;
; |lsu|io_hex7[29]                                                                       ; |lsu|io_hex7[29]                                                                       ; pin_out          ;
; |lsu|io_hex7[30]                                                                       ; |lsu|io_hex7[30]                                                                       ; pin_out          ;
; |lsu|io_hex7[31]                                                                       ; |lsu|io_hex7[31]                                                                       ; pin_out          ;
; |lsu|ld_mux:loader|data_out~0                                                          ; |lsu|ld_mux:loader|data_out~0                                                          ; out0             ;
; |lsu|ld_mux:loader|data_out~1                                                          ; |lsu|ld_mux:loader|data_out~1                                                          ; out0             ;
; |lsu|ld_mux:loader|data_out~2                                                          ; |lsu|ld_mux:loader|data_out~2                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~3                                                          ; |lsu|ld_mux:loader|data_out~3                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~4                                                          ; |lsu|ld_mux:loader|data_out~4                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~5                                                          ; |lsu|ld_mux:loader|data_out~5                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~6                                                          ; |lsu|ld_mux:loader|data_out~6                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~7                                                          ; |lsu|ld_mux:loader|data_out~7                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~8                                                          ; |lsu|ld_mux:loader|data_out~8                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~9                                                          ; |lsu|ld_mux:loader|data_out~9                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~10                                                         ; |lsu|ld_mux:loader|data_out~10                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~11                                                         ; |lsu|ld_mux:loader|data_out~11                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~12                                                         ; |lsu|ld_mux:loader|data_out~12                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~13                                                         ; |lsu|ld_mux:loader|data_out~13                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~14                                                         ; |lsu|ld_mux:loader|data_out~14                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~15                                                         ; |lsu|ld_mux:loader|data_out~15                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~16                                                         ; |lsu|ld_mux:loader|data_out~16                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~17                                                         ; |lsu|ld_mux:loader|data_out~17                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~18                                                         ; |lsu|ld_mux:loader|data_out~18                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~19                                                         ; |lsu|ld_mux:loader|data_out~19                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~20                                                         ; |lsu|ld_mux:loader|data_out~20                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~21                                                         ; |lsu|ld_mux:loader|data_out~21                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~22                                                         ; |lsu|ld_mux:loader|data_out~22                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~23                                                         ; |lsu|ld_mux:loader|data_out~23                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~24                                                         ; |lsu|ld_mux:loader|data_out~24                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~25                                                         ; |lsu|ld_mux:loader|data_out~25                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~26                                                         ; |lsu|ld_mux:loader|data_out~26                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~27                                                         ; |lsu|ld_mux:loader|data_out~27                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~28                                                         ; |lsu|ld_mux:loader|data_out~28                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~29                                                         ; |lsu|ld_mux:loader|data_out~29                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~30                                                         ; |lsu|ld_mux:loader|data_out~30                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~31                                                         ; |lsu|ld_mux:loader|data_out~31                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~32                                                         ; |lsu|ld_mux:loader|data_out~32                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~33                                                         ; |lsu|ld_mux:loader|data_out~33                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~34                                                         ; |lsu|ld_mux:loader|data_out~34                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~35                                                         ; |lsu|ld_mux:loader|data_out~35                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~36                                                         ; |lsu|ld_mux:loader|data_out~36                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~38                                                         ; |lsu|ld_mux:loader|data_out~38                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~39                                                         ; |lsu|ld_mux:loader|data_out~39                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~41                                                         ; |lsu|ld_mux:loader|data_out~41                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~42                                                         ; |lsu|ld_mux:loader|data_out~42                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~43                                                         ; |lsu|ld_mux:loader|data_out~43                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~46                                                         ; |lsu|ld_mux:loader|data_out~46                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~48                                                         ; |lsu|ld_mux:loader|data_out~48                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~49                                                         ; |lsu|ld_mux:loader|data_out~49                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~50                                                         ; |lsu|ld_mux:loader|data_out~50                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~52                                                         ; |lsu|ld_mux:loader|data_out~52                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~54                                                         ; |lsu|ld_mux:loader|data_out~54                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~57                                                         ; |lsu|ld_mux:loader|data_out~57                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~58                                                         ; |lsu|ld_mux:loader|data_out~58                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~63                                                         ; |lsu|ld_mux:loader|data_out~63                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~64                                                         ; |lsu|ld_mux:loader|data_out~64                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~65                                                         ; |lsu|ld_mux:loader|data_out~65                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[31]                                                        ; |lsu|ld_mux:loader|data_out[31]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[30]                                                        ; |lsu|ld_mux:loader|data_out[30]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[29]                                                        ; |lsu|ld_mux:loader|data_out[29]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[27]                                                        ; |lsu|ld_mux:loader|data_out[27]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[26]                                                        ; |lsu|ld_mux:loader|data_out[26]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[24]                                                        ; |lsu|ld_mux:loader|data_out[24]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[23]                                                        ; |lsu|ld_mux:loader|data_out[23]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[22]                                                        ; |lsu|ld_mux:loader|data_out[22]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[19]                                                        ; |lsu|ld_mux:loader|data_out[19]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[17]                                                        ; |lsu|ld_mux:loader|data_out[17]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[16]                                                        ; |lsu|ld_mux:loader|data_out[16]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[15]                                                        ; |lsu|ld_mux:loader|data_out[15]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[13]                                                        ; |lsu|ld_mux:loader|data_out[13]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[11]                                                        ; |lsu|ld_mux:loader|data_out[11]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[8]                                                         ; |lsu|ld_mux:loader|data_out[8]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[7]                                                         ; |lsu|ld_mux:loader|data_out[7]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[2]                                                         ; |lsu|ld_mux:loader|data_out[2]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[1]                                                         ; |lsu|ld_mux:loader|data_out[1]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[0]                                                         ; |lsu|ld_mux:loader|data_out[0]                                                         ; out              ;
; |lsu|reg32_cp:lcd|always0~0                                                            ; |lsu|reg32_cp:lcd|always0~0                                                            ; out0             ;
; |lsu|reg32_cp:lcd|outs[0]                                                              ; |lsu|reg32_cp:lcd|outs[0]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[31]                                                             ; |lsu|reg32_cp:lcd|outs[31]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[30]                                                             ; |lsu|reg32_cp:lcd|outs[30]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[29]                                                             ; |lsu|reg32_cp:lcd|outs[29]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[28]                                                             ; |lsu|reg32_cp:lcd|outs[28]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[27]                                                             ; |lsu|reg32_cp:lcd|outs[27]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[26]                                                             ; |lsu|reg32_cp:lcd|outs[26]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[25]                                                             ; |lsu|reg32_cp:lcd|outs[25]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[24]                                                             ; |lsu|reg32_cp:lcd|outs[24]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[23]                                                             ; |lsu|reg32_cp:lcd|outs[23]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[22]                                                             ; |lsu|reg32_cp:lcd|outs[22]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[21]                                                             ; |lsu|reg32_cp:lcd|outs[21]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[20]                                                             ; |lsu|reg32_cp:lcd|outs[20]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[19]                                                             ; |lsu|reg32_cp:lcd|outs[19]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[18]                                                             ; |lsu|reg32_cp:lcd|outs[18]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[17]                                                             ; |lsu|reg32_cp:lcd|outs[17]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[16]                                                             ; |lsu|reg32_cp:lcd|outs[16]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[15]                                                             ; |lsu|reg32_cp:lcd|outs[15]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[14]                                                             ; |lsu|reg32_cp:lcd|outs[14]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[13]                                                             ; |lsu|reg32_cp:lcd|outs[13]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[12]                                                             ; |lsu|reg32_cp:lcd|outs[12]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[11]                                                             ; |lsu|reg32_cp:lcd|outs[11]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[10]                                                             ; |lsu|reg32_cp:lcd|outs[10]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[9]                                                              ; |lsu|reg32_cp:lcd|outs[9]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[8]                                                              ; |lsu|reg32_cp:lcd|outs[8]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[7]                                                              ; |lsu|reg32_cp:lcd|outs[7]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[6]                                                              ; |lsu|reg32_cp:lcd|outs[6]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[5]                                                              ; |lsu|reg32_cp:lcd|outs[5]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[4]                                                              ; |lsu|reg32_cp:lcd|outs[4]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[3]                                                              ; |lsu|reg32_cp:lcd|outs[3]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[2]                                                              ; |lsu|reg32_cp:lcd|outs[2]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[1]                                                              ; |lsu|reg32_cp:lcd|outs[1]                                                              ; regout           ;
; |lsu|reg32_cp:ledg|always0~0                                                           ; |lsu|reg32_cp:ledg|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:ledg|outs[0]                                                             ; |lsu|reg32_cp:ledg|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[31]                                                            ; |lsu|reg32_cp:ledg|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[30]                                                            ; |lsu|reg32_cp:ledg|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[29]                                                            ; |lsu|reg32_cp:ledg|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[28]                                                            ; |lsu|reg32_cp:ledg|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[27]                                                            ; |lsu|reg32_cp:ledg|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[26]                                                            ; |lsu|reg32_cp:ledg|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[25]                                                            ; |lsu|reg32_cp:ledg|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[24]                                                            ; |lsu|reg32_cp:ledg|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[23]                                                            ; |lsu|reg32_cp:ledg|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[22]                                                            ; |lsu|reg32_cp:ledg|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[21]                                                            ; |lsu|reg32_cp:ledg|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[20]                                                            ; |lsu|reg32_cp:ledg|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[19]                                                            ; |lsu|reg32_cp:ledg|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[18]                                                            ; |lsu|reg32_cp:ledg|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[17]                                                            ; |lsu|reg32_cp:ledg|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[16]                                                            ; |lsu|reg32_cp:ledg|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[15]                                                            ; |lsu|reg32_cp:ledg|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[14]                                                            ; |lsu|reg32_cp:ledg|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[13]                                                            ; |lsu|reg32_cp:ledg|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[12]                                                            ; |lsu|reg32_cp:ledg|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[11]                                                            ; |lsu|reg32_cp:ledg|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[10]                                                            ; |lsu|reg32_cp:ledg|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[9]                                                             ; |lsu|reg32_cp:ledg|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[8]                                                             ; |lsu|reg32_cp:ledg|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[7]                                                             ; |lsu|reg32_cp:ledg|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[6]                                                             ; |lsu|reg32_cp:ledg|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[5]                                                             ; |lsu|reg32_cp:ledg|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[4]                                                             ; |lsu|reg32_cp:ledg|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[3]                                                             ; |lsu|reg32_cp:ledg|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[2]                                                             ; |lsu|reg32_cp:ledg|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[1]                                                             ; |lsu|reg32_cp:ledg|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|always0~0                                                           ; |lsu|reg32_cp:ledr|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:ledr|outs[0]                                                             ; |lsu|reg32_cp:ledr|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[31]                                                            ; |lsu|reg32_cp:ledr|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[30]                                                            ; |lsu|reg32_cp:ledr|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[29]                                                            ; |lsu|reg32_cp:ledr|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[28]                                                            ; |lsu|reg32_cp:ledr|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[27]                                                            ; |lsu|reg32_cp:ledr|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[26]                                                            ; |lsu|reg32_cp:ledr|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[25]                                                            ; |lsu|reg32_cp:ledr|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[24]                                                            ; |lsu|reg32_cp:ledr|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[23]                                                            ; |lsu|reg32_cp:ledr|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[22]                                                            ; |lsu|reg32_cp:ledr|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[21]                                                            ; |lsu|reg32_cp:ledr|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[20]                                                            ; |lsu|reg32_cp:ledr|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[19]                                                            ; |lsu|reg32_cp:ledr|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[18]                                                            ; |lsu|reg32_cp:ledr|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[17]                                                            ; |lsu|reg32_cp:ledr|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[16]                                                            ; |lsu|reg32_cp:ledr|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[15]                                                            ; |lsu|reg32_cp:ledr|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[14]                                                            ; |lsu|reg32_cp:ledr|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[13]                                                            ; |lsu|reg32_cp:ledr|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[12]                                                            ; |lsu|reg32_cp:ledr|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[11]                                                            ; |lsu|reg32_cp:ledr|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[10]                                                            ; |lsu|reg32_cp:ledr|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[9]                                                             ; |lsu|reg32_cp:ledr|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[8]                                                             ; |lsu|reg32_cp:ledr|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[7]                                                             ; |lsu|reg32_cp:ledr|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[6]                                                             ; |lsu|reg32_cp:ledr|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[5]                                                             ; |lsu|reg32_cp:ledr|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[4]                                                             ; |lsu|reg32_cp:ledr|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[3]                                                             ; |lsu|reg32_cp:ledr|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[2]                                                             ; |lsu|reg32_cp:ledr|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[1]                                                             ; |lsu|reg32_cp:ledr|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|always0~0                                                           ; |lsu|reg32_cp:hex7|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex7|outs[0]                                                             ; |lsu|reg32_cp:hex7|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[31]                                                            ; |lsu|reg32_cp:hex7|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[30]                                                            ; |lsu|reg32_cp:hex7|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[29]                                                            ; |lsu|reg32_cp:hex7|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[28]                                                            ; |lsu|reg32_cp:hex7|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[27]                                                            ; |lsu|reg32_cp:hex7|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[26]                                                            ; |lsu|reg32_cp:hex7|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[25]                                                            ; |lsu|reg32_cp:hex7|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[24]                                                            ; |lsu|reg32_cp:hex7|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[23]                                                            ; |lsu|reg32_cp:hex7|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[22]                                                            ; |lsu|reg32_cp:hex7|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[21]                                                            ; |lsu|reg32_cp:hex7|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[20]                                                            ; |lsu|reg32_cp:hex7|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[19]                                                            ; |lsu|reg32_cp:hex7|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[18]                                                            ; |lsu|reg32_cp:hex7|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[17]                                                            ; |lsu|reg32_cp:hex7|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[16]                                                            ; |lsu|reg32_cp:hex7|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[15]                                                            ; |lsu|reg32_cp:hex7|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[14]                                                            ; |lsu|reg32_cp:hex7|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[13]                                                            ; |lsu|reg32_cp:hex7|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[12]                                                            ; |lsu|reg32_cp:hex7|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[11]                                                            ; |lsu|reg32_cp:hex7|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[10]                                                            ; |lsu|reg32_cp:hex7|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[9]                                                             ; |lsu|reg32_cp:hex7|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[8]                                                             ; |lsu|reg32_cp:hex7|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[7]                                                             ; |lsu|reg32_cp:hex7|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[6]                                                             ; |lsu|reg32_cp:hex7|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[5]                                                             ; |lsu|reg32_cp:hex7|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[4]                                                             ; |lsu|reg32_cp:hex7|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[3]                                                             ; |lsu|reg32_cp:hex7|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[2]                                                             ; |lsu|reg32_cp:hex7|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[1]                                                             ; |lsu|reg32_cp:hex7|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|always0~0                                                           ; |lsu|reg32_cp:hex6|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex6|outs[0]                                                             ; |lsu|reg32_cp:hex6|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[31]                                                            ; |lsu|reg32_cp:hex6|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[30]                                                            ; |lsu|reg32_cp:hex6|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[29]                                                            ; |lsu|reg32_cp:hex6|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[28]                                                            ; |lsu|reg32_cp:hex6|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[27]                                                            ; |lsu|reg32_cp:hex6|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[26]                                                            ; |lsu|reg32_cp:hex6|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[25]                                                            ; |lsu|reg32_cp:hex6|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[24]                                                            ; |lsu|reg32_cp:hex6|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[23]                                                            ; |lsu|reg32_cp:hex6|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[22]                                                            ; |lsu|reg32_cp:hex6|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[21]                                                            ; |lsu|reg32_cp:hex6|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[20]                                                            ; |lsu|reg32_cp:hex6|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[19]                                                            ; |lsu|reg32_cp:hex6|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[18]                                                            ; |lsu|reg32_cp:hex6|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[17]                                                            ; |lsu|reg32_cp:hex6|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[16]                                                            ; |lsu|reg32_cp:hex6|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[15]                                                            ; |lsu|reg32_cp:hex6|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[14]                                                            ; |lsu|reg32_cp:hex6|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[13]                                                            ; |lsu|reg32_cp:hex6|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[12]                                                            ; |lsu|reg32_cp:hex6|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[11]                                                            ; |lsu|reg32_cp:hex6|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[10]                                                            ; |lsu|reg32_cp:hex6|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[9]                                                             ; |lsu|reg32_cp:hex6|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[8]                                                             ; |lsu|reg32_cp:hex6|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[7]                                                             ; |lsu|reg32_cp:hex6|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[6]                                                             ; |lsu|reg32_cp:hex6|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[5]                                                             ; |lsu|reg32_cp:hex6|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[4]                                                             ; |lsu|reg32_cp:hex6|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[3]                                                             ; |lsu|reg32_cp:hex6|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[2]                                                             ; |lsu|reg32_cp:hex6|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[1]                                                             ; |lsu|reg32_cp:hex6|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|always0~0                                                           ; |lsu|reg32_cp:hex5|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex5|outs[0]                                                             ; |lsu|reg32_cp:hex5|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[31]                                                            ; |lsu|reg32_cp:hex5|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[30]                                                            ; |lsu|reg32_cp:hex5|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[29]                                                            ; |lsu|reg32_cp:hex5|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[28]                                                            ; |lsu|reg32_cp:hex5|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[27]                                                            ; |lsu|reg32_cp:hex5|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[26]                                                            ; |lsu|reg32_cp:hex5|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[25]                                                            ; |lsu|reg32_cp:hex5|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[24]                                                            ; |lsu|reg32_cp:hex5|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[23]                                                            ; |lsu|reg32_cp:hex5|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[22]                                                            ; |lsu|reg32_cp:hex5|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[21]                                                            ; |lsu|reg32_cp:hex5|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[20]                                                            ; |lsu|reg32_cp:hex5|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[19]                                                            ; |lsu|reg32_cp:hex5|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[18]                                                            ; |lsu|reg32_cp:hex5|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[17]                                                            ; |lsu|reg32_cp:hex5|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[16]                                                            ; |lsu|reg32_cp:hex5|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[15]                                                            ; |lsu|reg32_cp:hex5|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[14]                                                            ; |lsu|reg32_cp:hex5|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[13]                                                            ; |lsu|reg32_cp:hex5|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[12]                                                            ; |lsu|reg32_cp:hex5|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[11]                                                            ; |lsu|reg32_cp:hex5|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[10]                                                            ; |lsu|reg32_cp:hex5|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[9]                                                             ; |lsu|reg32_cp:hex5|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[8]                                                             ; |lsu|reg32_cp:hex5|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[7]                                                             ; |lsu|reg32_cp:hex5|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[6]                                                             ; |lsu|reg32_cp:hex5|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[5]                                                             ; |lsu|reg32_cp:hex5|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[4]                                                             ; |lsu|reg32_cp:hex5|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[3]                                                             ; |lsu|reg32_cp:hex5|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[2]                                                             ; |lsu|reg32_cp:hex5|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[1]                                                             ; |lsu|reg32_cp:hex5|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|always0~0                                                           ; |lsu|reg32_cp:hex4|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex4|outs[0]                                                             ; |lsu|reg32_cp:hex4|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[31]                                                            ; |lsu|reg32_cp:hex4|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[30]                                                            ; |lsu|reg32_cp:hex4|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[29]                                                            ; |lsu|reg32_cp:hex4|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[28]                                                            ; |lsu|reg32_cp:hex4|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[27]                                                            ; |lsu|reg32_cp:hex4|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[26]                                                            ; |lsu|reg32_cp:hex4|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[25]                                                            ; |lsu|reg32_cp:hex4|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[24]                                                            ; |lsu|reg32_cp:hex4|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[23]                                                            ; |lsu|reg32_cp:hex4|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[22]                                                            ; |lsu|reg32_cp:hex4|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[21]                                                            ; |lsu|reg32_cp:hex4|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[20]                                                            ; |lsu|reg32_cp:hex4|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[19]                                                            ; |lsu|reg32_cp:hex4|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[18]                                                            ; |lsu|reg32_cp:hex4|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[17]                                                            ; |lsu|reg32_cp:hex4|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[16]                                                            ; |lsu|reg32_cp:hex4|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[15]                                                            ; |lsu|reg32_cp:hex4|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[14]                                                            ; |lsu|reg32_cp:hex4|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[13]                                                            ; |lsu|reg32_cp:hex4|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[12]                                                            ; |lsu|reg32_cp:hex4|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[11]                                                            ; |lsu|reg32_cp:hex4|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[10]                                                            ; |lsu|reg32_cp:hex4|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[9]                                                             ; |lsu|reg32_cp:hex4|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[8]                                                             ; |lsu|reg32_cp:hex4|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[7]                                                             ; |lsu|reg32_cp:hex4|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[6]                                                             ; |lsu|reg32_cp:hex4|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[5]                                                             ; |lsu|reg32_cp:hex4|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[4]                                                             ; |lsu|reg32_cp:hex4|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[3]                                                             ; |lsu|reg32_cp:hex4|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[2]                                                             ; |lsu|reg32_cp:hex4|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[1]                                                             ; |lsu|reg32_cp:hex4|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|always0~0                                                           ; |lsu|reg32_cp:hex3|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex3|outs[0]                                                             ; |lsu|reg32_cp:hex3|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[31]                                                            ; |lsu|reg32_cp:hex3|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[30]                                                            ; |lsu|reg32_cp:hex3|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[29]                                                            ; |lsu|reg32_cp:hex3|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[28]                                                            ; |lsu|reg32_cp:hex3|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[27]                                                            ; |lsu|reg32_cp:hex3|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[26]                                                            ; |lsu|reg32_cp:hex3|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[25]                                                            ; |lsu|reg32_cp:hex3|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[24]                                                            ; |lsu|reg32_cp:hex3|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[23]                                                            ; |lsu|reg32_cp:hex3|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[22]                                                            ; |lsu|reg32_cp:hex3|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[21]                                                            ; |lsu|reg32_cp:hex3|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[20]                                                            ; |lsu|reg32_cp:hex3|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[19]                                                            ; |lsu|reg32_cp:hex3|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[18]                                                            ; |lsu|reg32_cp:hex3|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[17]                                                            ; |lsu|reg32_cp:hex3|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[16]                                                            ; |lsu|reg32_cp:hex3|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[15]                                                            ; |lsu|reg32_cp:hex3|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[14]                                                            ; |lsu|reg32_cp:hex3|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[13]                                                            ; |lsu|reg32_cp:hex3|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[12]                                                            ; |lsu|reg32_cp:hex3|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[11]                                                            ; |lsu|reg32_cp:hex3|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[10]                                                            ; |lsu|reg32_cp:hex3|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[9]                                                             ; |lsu|reg32_cp:hex3|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[8]                                                             ; |lsu|reg32_cp:hex3|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[7]                                                             ; |lsu|reg32_cp:hex3|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[6]                                                             ; |lsu|reg32_cp:hex3|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[5]                                                             ; |lsu|reg32_cp:hex3|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[4]                                                             ; |lsu|reg32_cp:hex3|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[3]                                                             ; |lsu|reg32_cp:hex3|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[2]                                                             ; |lsu|reg32_cp:hex3|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[1]                                                             ; |lsu|reg32_cp:hex3|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|always0~0                                                           ; |lsu|reg32_cp:hex2|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex2|outs[0]                                                             ; |lsu|reg32_cp:hex2|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[31]                                                            ; |lsu|reg32_cp:hex2|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[30]                                                            ; |lsu|reg32_cp:hex2|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[29]                                                            ; |lsu|reg32_cp:hex2|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[28]                                                            ; |lsu|reg32_cp:hex2|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[27]                                                            ; |lsu|reg32_cp:hex2|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[26]                                                            ; |lsu|reg32_cp:hex2|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[25]                                                            ; |lsu|reg32_cp:hex2|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[24]                                                            ; |lsu|reg32_cp:hex2|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[23]                                                            ; |lsu|reg32_cp:hex2|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[22]                                                            ; |lsu|reg32_cp:hex2|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[21]                                                            ; |lsu|reg32_cp:hex2|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[20]                                                            ; |lsu|reg32_cp:hex2|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[19]                                                            ; |lsu|reg32_cp:hex2|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[18]                                                            ; |lsu|reg32_cp:hex2|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[17]                                                            ; |lsu|reg32_cp:hex2|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[16]                                                            ; |lsu|reg32_cp:hex2|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[15]                                                            ; |lsu|reg32_cp:hex2|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[14]                                                            ; |lsu|reg32_cp:hex2|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[13]                                                            ; |lsu|reg32_cp:hex2|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[12]                                                            ; |lsu|reg32_cp:hex2|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[11]                                                            ; |lsu|reg32_cp:hex2|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[10]                                                            ; |lsu|reg32_cp:hex2|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[9]                                                             ; |lsu|reg32_cp:hex2|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[8]                                                             ; |lsu|reg32_cp:hex2|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[7]                                                             ; |lsu|reg32_cp:hex2|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[6]                                                             ; |lsu|reg32_cp:hex2|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[5]                                                             ; |lsu|reg32_cp:hex2|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[4]                                                             ; |lsu|reg32_cp:hex2|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[3]                                                             ; |lsu|reg32_cp:hex2|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[2]                                                             ; |lsu|reg32_cp:hex2|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[1]                                                             ; |lsu|reg32_cp:hex2|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|always0~0                                                           ; |lsu|reg32_cp:hex1|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex1|outs[0]                                                             ; |lsu|reg32_cp:hex1|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[31]                                                            ; |lsu|reg32_cp:hex1|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[30]                                                            ; |lsu|reg32_cp:hex1|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[29]                                                            ; |lsu|reg32_cp:hex1|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[28]                                                            ; |lsu|reg32_cp:hex1|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[27]                                                            ; |lsu|reg32_cp:hex1|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[26]                                                            ; |lsu|reg32_cp:hex1|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[25]                                                            ; |lsu|reg32_cp:hex1|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[24]                                                            ; |lsu|reg32_cp:hex1|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[23]                                                            ; |lsu|reg32_cp:hex1|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[22]                                                            ; |lsu|reg32_cp:hex1|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[21]                                                            ; |lsu|reg32_cp:hex1|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[20]                                                            ; |lsu|reg32_cp:hex1|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[19]                                                            ; |lsu|reg32_cp:hex1|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[18]                                                            ; |lsu|reg32_cp:hex1|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[17]                                                            ; |lsu|reg32_cp:hex1|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[16]                                                            ; |lsu|reg32_cp:hex1|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[15]                                                            ; |lsu|reg32_cp:hex1|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[14]                                                            ; |lsu|reg32_cp:hex1|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[13]                                                            ; |lsu|reg32_cp:hex1|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[12]                                                            ; |lsu|reg32_cp:hex1|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[11]                                                            ; |lsu|reg32_cp:hex1|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[10]                                                            ; |lsu|reg32_cp:hex1|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[9]                                                             ; |lsu|reg32_cp:hex1|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[8]                                                             ; |lsu|reg32_cp:hex1|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[7]                                                             ; |lsu|reg32_cp:hex1|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[6]                                                             ; |lsu|reg32_cp:hex1|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[5]                                                             ; |lsu|reg32_cp:hex1|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[4]                                                             ; |lsu|reg32_cp:hex1|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[3]                                                             ; |lsu|reg32_cp:hex1|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[2]                                                             ; |lsu|reg32_cp:hex1|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[1]                                                             ; |lsu|reg32_cp:hex1|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|always0~0                                                           ; |lsu|reg32_cp:hex0|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex0|outs[0]                                                             ; |lsu|reg32_cp:hex0|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[31]                                                            ; |lsu|reg32_cp:hex0|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[30]                                                            ; |lsu|reg32_cp:hex0|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[29]                                                            ; |lsu|reg32_cp:hex0|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[27]                                                            ; |lsu|reg32_cp:hex0|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[26]                                                            ; |lsu|reg32_cp:hex0|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[24]                                                            ; |lsu|reg32_cp:hex0|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[23]                                                            ; |lsu|reg32_cp:hex0|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[22]                                                            ; |lsu|reg32_cp:hex0|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[19]                                                            ; |lsu|reg32_cp:hex0|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[17]                                                            ; |lsu|reg32_cp:hex0|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[16]                                                            ; |lsu|reg32_cp:hex0|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[15]                                                            ; |lsu|reg32_cp:hex0|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[13]                                                            ; |lsu|reg32_cp:hex0|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[11]                                                            ; |lsu|reg32_cp:hex0|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[8]                                                             ; |lsu|reg32_cp:hex0|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[7]                                                             ; |lsu|reg32_cp:hex0|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[2]                                                             ; |lsu|reg32_cp:hex0|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[1]                                                             ; |lsu|reg32_cp:hex0|outs[1]                                                             ; regout           ;
; |lsu|latch32_cp:sw|outs[31]                                                            ; |lsu|latch32_cp:sw|outs[31]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[30]                                                            ; |lsu|latch32_cp:sw|outs[30]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[29]                                                            ; |lsu|latch32_cp:sw|outs[29]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[28]                                                            ; |lsu|latch32_cp:sw|outs[28]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[27]                                                            ; |lsu|latch32_cp:sw|outs[27]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[26]                                                            ; |lsu|latch32_cp:sw|outs[26]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[25]                                                            ; |lsu|latch32_cp:sw|outs[25]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[24]                                                            ; |lsu|latch32_cp:sw|outs[24]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[23]                                                            ; |lsu|latch32_cp:sw|outs[23]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[22]                                                            ; |lsu|latch32_cp:sw|outs[22]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[21]                                                            ; |lsu|latch32_cp:sw|outs[21]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[20]                                                            ; |lsu|latch32_cp:sw|outs[20]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[19]                                                            ; |lsu|latch32_cp:sw|outs[19]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[18]                                                            ; |lsu|latch32_cp:sw|outs[18]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[17]                                                            ; |lsu|latch32_cp:sw|outs[17]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[16]                                                            ; |lsu|latch32_cp:sw|outs[16]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[15]                                                            ; |lsu|latch32_cp:sw|outs[15]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[14]                                                            ; |lsu|latch32_cp:sw|outs[14]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[13]                                                            ; |lsu|latch32_cp:sw|outs[13]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[12]                                                            ; |lsu|latch32_cp:sw|outs[12]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[11]                                                            ; |lsu|latch32_cp:sw|outs[11]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[10]                                                            ; |lsu|latch32_cp:sw|outs[10]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[9]                                                             ; |lsu|latch32_cp:sw|outs[9]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[8]                                                             ; |lsu|latch32_cp:sw|outs[8]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[7]                                                             ; |lsu|latch32_cp:sw|outs[7]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[6]                                                             ; |lsu|latch32_cp:sw|outs[6]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[5]                                                             ; |lsu|latch32_cp:sw|outs[5]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[4]                                                             ; |lsu|latch32_cp:sw|outs[4]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[3]                                                             ; |lsu|latch32_cp:sw|outs[3]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[2]                                                             ; |lsu|latch32_cp:sw|outs[2]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[1]                                                             ; |lsu|latch32_cp:sw|outs[1]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[0]                                                             ; |lsu|latch32_cp:sw|outs[0]                                                             ; out              ;
; |lsu|addr_dec:ad|data_en                                                               ; |lsu|addr_dec:ad|data_en                                                               ; out0             ;
; |lsu|addr_dec:ad|out_en~0                                                              ; |lsu|addr_dec:ad|out_en~0                                                              ; out0             ;
; |lsu|addr_dec:ad|out_en                                                                ; |lsu|addr_dec:ad|out_en                                                                ; out0             ;
; |lsu|addr_dec:ad|in_en~0                                                               ; |lsu|addr_dec:ad|in_en~0                                                               ; out0             ;
; |lsu|addr_dec:ad|in_en                                                                 ; |lsu|addr_dec:ad|in_en                                                                 ; out0             ;
; |lsu|ld_mux:loader|LessThan2~0                                                         ; |lsu|ld_mux:loader|LessThan2~0                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan2~1                                                         ; |lsu|ld_mux:loader|LessThan2~1                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan2~2                                                         ; |lsu|ld_mux:loader|LessThan2~2                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan2~3                                                         ; |lsu|ld_mux:loader|LessThan2~3                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~0                                                         ; |lsu|ld_mux:loader|LessThan3~0                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~1                                                         ; |lsu|ld_mux:loader|LessThan3~1                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~2                                                         ; |lsu|ld_mux:loader|LessThan3~2                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~3                                                         ; |lsu|ld_mux:loader|LessThan3~3                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~4                                                         ; |lsu|ld_mux:loader|LessThan3~4                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan4~0                                                         ; |lsu|ld_mux:loader|LessThan4~0                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan4~1                                                         ; |lsu|ld_mux:loader|LessThan4~1                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan4~2                                                         ; |lsu|ld_mux:loader|LessThan4~2                                                         ; out0             ;
; |lsu|addr_dec:ad|LessThan2~0                                                           ; |lsu|addr_dec:ad|LessThan2~0                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan2~1                                                           ; |lsu|addr_dec:ad|LessThan2~1                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan2~2                                                           ; |lsu|addr_dec:ad|LessThan2~2                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan2~3                                                           ; |lsu|addr_dec:ad|LessThan2~3                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~0                                                           ; |lsu|addr_dec:ad|LessThan3~0                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~1                                                           ; |lsu|addr_dec:ad|LessThan3~1                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~2                                                           ; |lsu|addr_dec:ad|LessThan3~2                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~3                                                           ; |lsu|addr_dec:ad|LessThan3~3                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~4                                                           ; |lsu|addr_dec:ad|LessThan3~4                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan4~0                                                           ; |lsu|addr_dec:ad|LessThan4~0                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan4~1                                                           ; |lsu|addr_dec:ad|LessThan4~1                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan4~2                                                           ; |lsu|addr_dec:ad|LessThan4~2                                                           ; out0             ;
; |lsu|reg32_cp:lcd|Equal0~0                                                             ; |lsu|reg32_cp:lcd|Equal0~0                                                             ; out0             ;
; |lsu|reg32_cp:ledg|Equal0~0                                                            ; |lsu|reg32_cp:ledg|Equal0~0                                                            ; out0             ;
; |lsu|reg32_cp:hex0|Equal0~0                                                            ; |lsu|reg32_cp:hex0|Equal0~0                                                            ; out0             ;
; |lsu|latch32_cp:sw|Equal0~0                                                            ; |lsu|latch32_cp:sw|Equal0~0                                                            ; out0             ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a1  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a1  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a2  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a2  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a3  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a3  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a4  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a4  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a5  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a5  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a6  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a6  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a7  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a7  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a8  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a8  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a9  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a9  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a10 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a10 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a11 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a11 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a12 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a12 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a13 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a13 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a14 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a14 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a15 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a15 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a16 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a16 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a17 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a17 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a18 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a18 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a19 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a19 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a20 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a20 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a21 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a21 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a22 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a22 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a23 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a23 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a24 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a24 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a25 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a25 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a26 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a26 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a27 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a27 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a28 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a28 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a29 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a29 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a30 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a30 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a31 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a31 ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a0   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a0   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a1   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a1   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a2   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a2   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a7   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a7   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a8   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a8   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a11  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a11  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a13  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a13  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a15  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a15  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a16  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a16  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a17  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a17  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a19  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a19  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a22  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a22  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a23  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a23  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a24  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a24  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a26  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a26  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a27  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a27  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a29  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a29  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a30  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a30  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a31  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a31  ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a0    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a0    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a1    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a1    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a2    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a2    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a3    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a3    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a4    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a4    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a5    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a5    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a6    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a6    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a7    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a7    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a8    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a8    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a9    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a9    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a10   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a10   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a11   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a11   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a12   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a12   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a13   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a13   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a14   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a14   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a15   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a15   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a16   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a16   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a17   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a17   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a18   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a18   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a19   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a19   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a20   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a20   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a21   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a21   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a22   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a22   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a23   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a23   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a24   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a24   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a25   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a25   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a26   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a26   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a27   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a27   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a28   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a28   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a29   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a29   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a30   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a30   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a31   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a31   ; portadataout0    ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |lsu|rst_ni                                                                            ; |lsu|rst_ni                                                                            ; out              ;
; |lsu|addr[0]                                                                           ; |lsu|addr[0]                                                                           ; out              ;
; |lsu|addr[1]                                                                           ; |lsu|addr[1]                                                                           ; out              ;
; |lsu|addr[2]                                                                           ; |lsu|addr[2]                                                                           ; out              ;
; |lsu|addr[3]                                                                           ; |lsu|addr[3]                                                                           ; out              ;
; |lsu|addr[7]                                                                           ; |lsu|addr[7]                                                                           ; out              ;
; |lsu|addr[8]                                                                           ; |lsu|addr[8]                                                                           ; out              ;
; |lsu|addr[9]                                                                           ; |lsu|addr[9]                                                                           ; out              ;
; |lsu|addr[10]                                                                          ; |lsu|addr[10]                                                                          ; out              ;
; |lsu|addr[11]                                                                          ; |lsu|addr[11]                                                                          ; out              ;
; |lsu|st_data[0]                                                                        ; |lsu|st_data[0]                                                                        ; out              ;
; |lsu|st_data[1]                                                                        ; |lsu|st_data[1]                                                                        ; out              ;
; |lsu|st_data[2]                                                                        ; |lsu|st_data[2]                                                                        ; out              ;
; |lsu|st_data[3]                                                                        ; |lsu|st_data[3]                                                                        ; out              ;
; |lsu|st_data[4]                                                                        ; |lsu|st_data[4]                                                                        ; out              ;
; |lsu|st_data[5]                                                                        ; |lsu|st_data[5]                                                                        ; out              ;
; |lsu|st_data[6]                                                                        ; |lsu|st_data[6]                                                                        ; out              ;
; |lsu|st_data[7]                                                                        ; |lsu|st_data[7]                                                                        ; out              ;
; |lsu|st_data[8]                                                                        ; |lsu|st_data[8]                                                                        ; out              ;
; |lsu|st_data[9]                                                                        ; |lsu|st_data[9]                                                                        ; out              ;
; |lsu|st_data[10]                                                                       ; |lsu|st_data[10]                                                                       ; out              ;
; |lsu|st_data[11]                                                                       ; |lsu|st_data[11]                                                                       ; out              ;
; |lsu|st_data[12]                                                                       ; |lsu|st_data[12]                                                                       ; out              ;
; |lsu|st_data[13]                                                                       ; |lsu|st_data[13]                                                                       ; out              ;
; |lsu|st_data[14]                                                                       ; |lsu|st_data[14]                                                                       ; out              ;
; |lsu|st_data[15]                                                                       ; |lsu|st_data[15]                                                                       ; out              ;
; |lsu|st_data[16]                                                                       ; |lsu|st_data[16]                                                                       ; out              ;
; |lsu|st_data[17]                                                                       ; |lsu|st_data[17]                                                                       ; out              ;
; |lsu|st_data[18]                                                                       ; |lsu|st_data[18]                                                                       ; out              ;
; |lsu|st_data[19]                                                                       ; |lsu|st_data[19]                                                                       ; out              ;
; |lsu|st_data[20]                                                                       ; |lsu|st_data[20]                                                                       ; out              ;
; |lsu|st_data[21]                                                                       ; |lsu|st_data[21]                                                                       ; out              ;
; |lsu|st_data[22]                                                                       ; |lsu|st_data[22]                                                                       ; out              ;
; |lsu|st_data[23]                                                                       ; |lsu|st_data[23]                                                                       ; out              ;
; |lsu|st_data[24]                                                                       ; |lsu|st_data[24]                                                                       ; out              ;
; |lsu|st_data[25]                                                                       ; |lsu|st_data[25]                                                                       ; out              ;
; |lsu|st_data[26]                                                                       ; |lsu|st_data[26]                                                                       ; out              ;
; |lsu|st_data[27]                                                                       ; |lsu|st_data[27]                                                                       ; out              ;
; |lsu|st_data[28]                                                                       ; |lsu|st_data[28]                                                                       ; out              ;
; |lsu|st_data[29]                                                                       ; |lsu|st_data[29]                                                                       ; out              ;
; |lsu|st_data[30]                                                                       ; |lsu|st_data[30]                                                                       ; out              ;
; |lsu|st_data[31]                                                                       ; |lsu|st_data[31]                                                                       ; out              ;
; |lsu|io_sw[0]                                                                          ; |lsu|io_sw[0]                                                                          ; out              ;
; |lsu|io_sw[1]                                                                          ; |lsu|io_sw[1]                                                                          ; out              ;
; |lsu|io_sw[2]                                                                          ; |lsu|io_sw[2]                                                                          ; out              ;
; |lsu|io_sw[3]                                                                          ; |lsu|io_sw[3]                                                                          ; out              ;
; |lsu|io_sw[4]                                                                          ; |lsu|io_sw[4]                                                                          ; out              ;
; |lsu|io_sw[5]                                                                          ; |lsu|io_sw[5]                                                                          ; out              ;
; |lsu|io_sw[6]                                                                          ; |lsu|io_sw[6]                                                                          ; out              ;
; |lsu|io_sw[7]                                                                          ; |lsu|io_sw[7]                                                                          ; out              ;
; |lsu|io_sw[8]                                                                          ; |lsu|io_sw[8]                                                                          ; out              ;
; |lsu|io_sw[9]                                                                          ; |lsu|io_sw[9]                                                                          ; out              ;
; |lsu|io_sw[10]                                                                         ; |lsu|io_sw[10]                                                                         ; out              ;
; |lsu|io_sw[11]                                                                         ; |lsu|io_sw[11]                                                                         ; out              ;
; |lsu|io_sw[12]                                                                         ; |lsu|io_sw[12]                                                                         ; out              ;
; |lsu|io_sw[13]                                                                         ; |lsu|io_sw[13]                                                                         ; out              ;
; |lsu|io_sw[14]                                                                         ; |lsu|io_sw[14]                                                                         ; out              ;
; |lsu|io_sw[15]                                                                         ; |lsu|io_sw[15]                                                                         ; out              ;
; |lsu|io_sw[16]                                                                         ; |lsu|io_sw[16]                                                                         ; out              ;
; |lsu|io_sw[17]                                                                         ; |lsu|io_sw[17]                                                                         ; out              ;
; |lsu|io_sw[18]                                                                         ; |lsu|io_sw[18]                                                                         ; out              ;
; |lsu|io_sw[19]                                                                         ; |lsu|io_sw[19]                                                                         ; out              ;
; |lsu|io_sw[20]                                                                         ; |lsu|io_sw[20]                                                                         ; out              ;
; |lsu|io_sw[21]                                                                         ; |lsu|io_sw[21]                                                                         ; out              ;
; |lsu|io_sw[22]                                                                         ; |lsu|io_sw[22]                                                                         ; out              ;
; |lsu|io_sw[23]                                                                         ; |lsu|io_sw[23]                                                                         ; out              ;
; |lsu|io_sw[24]                                                                         ; |lsu|io_sw[24]                                                                         ; out              ;
; |lsu|io_sw[25]                                                                         ; |lsu|io_sw[25]                                                                         ; out              ;
; |lsu|io_sw[26]                                                                         ; |lsu|io_sw[26]                                                                         ; out              ;
; |lsu|io_sw[27]                                                                         ; |lsu|io_sw[27]                                                                         ; out              ;
; |lsu|io_sw[28]                                                                         ; |lsu|io_sw[28]                                                                         ; out              ;
; |lsu|io_sw[29]                                                                         ; |lsu|io_sw[29]                                                                         ; out              ;
; |lsu|io_sw[30]                                                                         ; |lsu|io_sw[30]                                                                         ; out              ;
; |lsu|io_sw[31]                                                                         ; |lsu|io_sw[31]                                                                         ; out              ;
; |lsu|ld_data[0]                                                                        ; |lsu|ld_data[0]                                                                        ; pin_out          ;
; |lsu|ld_data[1]                                                                        ; |lsu|ld_data[1]                                                                        ; pin_out          ;
; |lsu|ld_data[2]                                                                        ; |lsu|ld_data[2]                                                                        ; pin_out          ;
; |lsu|ld_data[3]                                                                        ; |lsu|ld_data[3]                                                                        ; pin_out          ;
; |lsu|ld_data[4]                                                                        ; |lsu|ld_data[4]                                                                        ; pin_out          ;
; |lsu|ld_data[5]                                                                        ; |lsu|ld_data[5]                                                                        ; pin_out          ;
; |lsu|ld_data[6]                                                                        ; |lsu|ld_data[6]                                                                        ; pin_out          ;
; |lsu|ld_data[7]                                                                        ; |lsu|ld_data[7]                                                                        ; pin_out          ;
; |lsu|ld_data[8]                                                                        ; |lsu|ld_data[8]                                                                        ; pin_out          ;
; |lsu|ld_data[9]                                                                        ; |lsu|ld_data[9]                                                                        ; pin_out          ;
; |lsu|ld_data[10]                                                                       ; |lsu|ld_data[10]                                                                       ; pin_out          ;
; |lsu|ld_data[11]                                                                       ; |lsu|ld_data[11]                                                                       ; pin_out          ;
; |lsu|ld_data[12]                                                                       ; |lsu|ld_data[12]                                                                       ; pin_out          ;
; |lsu|ld_data[13]                                                                       ; |lsu|ld_data[13]                                                                       ; pin_out          ;
; |lsu|ld_data[14]                                                                       ; |lsu|ld_data[14]                                                                       ; pin_out          ;
; |lsu|ld_data[15]                                                                       ; |lsu|ld_data[15]                                                                       ; pin_out          ;
; |lsu|ld_data[16]                                                                       ; |lsu|ld_data[16]                                                                       ; pin_out          ;
; |lsu|ld_data[17]                                                                       ; |lsu|ld_data[17]                                                                       ; pin_out          ;
; |lsu|ld_data[18]                                                                       ; |lsu|ld_data[18]                                                                       ; pin_out          ;
; |lsu|ld_data[19]                                                                       ; |lsu|ld_data[19]                                                                       ; pin_out          ;
; |lsu|ld_data[20]                                                                       ; |lsu|ld_data[20]                                                                       ; pin_out          ;
; |lsu|ld_data[21]                                                                       ; |lsu|ld_data[21]                                                                       ; pin_out          ;
; |lsu|ld_data[22]                                                                       ; |lsu|ld_data[22]                                                                       ; pin_out          ;
; |lsu|ld_data[23]                                                                       ; |lsu|ld_data[23]                                                                       ; pin_out          ;
; |lsu|ld_data[24]                                                                       ; |lsu|ld_data[24]                                                                       ; pin_out          ;
; |lsu|ld_data[25]                                                                       ; |lsu|ld_data[25]                                                                       ; pin_out          ;
; |lsu|ld_data[26]                                                                       ; |lsu|ld_data[26]                                                                       ; pin_out          ;
; |lsu|ld_data[27]                                                                       ; |lsu|ld_data[27]                                                                       ; pin_out          ;
; |lsu|ld_data[28]                                                                       ; |lsu|ld_data[28]                                                                       ; pin_out          ;
; |lsu|ld_data[29]                                                                       ; |lsu|ld_data[29]                                                                       ; pin_out          ;
; |lsu|ld_data[30]                                                                       ; |lsu|ld_data[30]                                                                       ; pin_out          ;
; |lsu|ld_data[31]                                                                       ; |lsu|ld_data[31]                                                                       ; pin_out          ;
; |lsu|io_lcd[0]                                                                         ; |lsu|io_lcd[0]                                                                         ; pin_out          ;
; |lsu|io_lcd[1]                                                                         ; |lsu|io_lcd[1]                                                                         ; pin_out          ;
; |lsu|io_lcd[2]                                                                         ; |lsu|io_lcd[2]                                                                         ; pin_out          ;
; |lsu|io_lcd[3]                                                                         ; |lsu|io_lcd[3]                                                                         ; pin_out          ;
; |lsu|io_lcd[4]                                                                         ; |lsu|io_lcd[4]                                                                         ; pin_out          ;
; |lsu|io_lcd[5]                                                                         ; |lsu|io_lcd[5]                                                                         ; pin_out          ;
; |lsu|io_lcd[6]                                                                         ; |lsu|io_lcd[6]                                                                         ; pin_out          ;
; |lsu|io_lcd[7]                                                                         ; |lsu|io_lcd[7]                                                                         ; pin_out          ;
; |lsu|io_lcd[8]                                                                         ; |lsu|io_lcd[8]                                                                         ; pin_out          ;
; |lsu|io_lcd[9]                                                                         ; |lsu|io_lcd[9]                                                                         ; pin_out          ;
; |lsu|io_lcd[10]                                                                        ; |lsu|io_lcd[10]                                                                        ; pin_out          ;
; |lsu|io_lcd[11]                                                                        ; |lsu|io_lcd[11]                                                                        ; pin_out          ;
; |lsu|io_lcd[12]                                                                        ; |lsu|io_lcd[12]                                                                        ; pin_out          ;
; |lsu|io_lcd[13]                                                                        ; |lsu|io_lcd[13]                                                                        ; pin_out          ;
; |lsu|io_lcd[14]                                                                        ; |lsu|io_lcd[14]                                                                        ; pin_out          ;
; |lsu|io_lcd[15]                                                                        ; |lsu|io_lcd[15]                                                                        ; pin_out          ;
; |lsu|io_lcd[16]                                                                        ; |lsu|io_lcd[16]                                                                        ; pin_out          ;
; |lsu|io_lcd[17]                                                                        ; |lsu|io_lcd[17]                                                                        ; pin_out          ;
; |lsu|io_lcd[18]                                                                        ; |lsu|io_lcd[18]                                                                        ; pin_out          ;
; |lsu|io_lcd[19]                                                                        ; |lsu|io_lcd[19]                                                                        ; pin_out          ;
; |lsu|io_lcd[20]                                                                        ; |lsu|io_lcd[20]                                                                        ; pin_out          ;
; |lsu|io_lcd[21]                                                                        ; |lsu|io_lcd[21]                                                                        ; pin_out          ;
; |lsu|io_lcd[22]                                                                        ; |lsu|io_lcd[22]                                                                        ; pin_out          ;
; |lsu|io_lcd[23]                                                                        ; |lsu|io_lcd[23]                                                                        ; pin_out          ;
; |lsu|io_lcd[24]                                                                        ; |lsu|io_lcd[24]                                                                        ; pin_out          ;
; |lsu|io_lcd[25]                                                                        ; |lsu|io_lcd[25]                                                                        ; pin_out          ;
; |lsu|io_lcd[26]                                                                        ; |lsu|io_lcd[26]                                                                        ; pin_out          ;
; |lsu|io_lcd[27]                                                                        ; |lsu|io_lcd[27]                                                                        ; pin_out          ;
; |lsu|io_lcd[28]                                                                        ; |lsu|io_lcd[28]                                                                        ; pin_out          ;
; |lsu|io_lcd[29]                                                                        ; |lsu|io_lcd[29]                                                                        ; pin_out          ;
; |lsu|io_lcd[30]                                                                        ; |lsu|io_lcd[30]                                                                        ; pin_out          ;
; |lsu|io_lcd[31]                                                                        ; |lsu|io_lcd[31]                                                                        ; pin_out          ;
; |lsu|io_ledg[0]                                                                        ; |lsu|io_ledg[0]                                                                        ; pin_out          ;
; |lsu|io_ledg[1]                                                                        ; |lsu|io_ledg[1]                                                                        ; pin_out          ;
; |lsu|io_ledg[2]                                                                        ; |lsu|io_ledg[2]                                                                        ; pin_out          ;
; |lsu|io_ledg[3]                                                                        ; |lsu|io_ledg[3]                                                                        ; pin_out          ;
; |lsu|io_ledg[4]                                                                        ; |lsu|io_ledg[4]                                                                        ; pin_out          ;
; |lsu|io_ledg[5]                                                                        ; |lsu|io_ledg[5]                                                                        ; pin_out          ;
; |lsu|io_ledg[6]                                                                        ; |lsu|io_ledg[6]                                                                        ; pin_out          ;
; |lsu|io_ledg[7]                                                                        ; |lsu|io_ledg[7]                                                                        ; pin_out          ;
; |lsu|io_ledg[8]                                                                        ; |lsu|io_ledg[8]                                                                        ; pin_out          ;
; |lsu|io_ledg[9]                                                                        ; |lsu|io_ledg[9]                                                                        ; pin_out          ;
; |lsu|io_ledg[10]                                                                       ; |lsu|io_ledg[10]                                                                       ; pin_out          ;
; |lsu|io_ledg[11]                                                                       ; |lsu|io_ledg[11]                                                                       ; pin_out          ;
; |lsu|io_ledg[12]                                                                       ; |lsu|io_ledg[12]                                                                       ; pin_out          ;
; |lsu|io_ledg[13]                                                                       ; |lsu|io_ledg[13]                                                                       ; pin_out          ;
; |lsu|io_ledg[14]                                                                       ; |lsu|io_ledg[14]                                                                       ; pin_out          ;
; |lsu|io_ledg[15]                                                                       ; |lsu|io_ledg[15]                                                                       ; pin_out          ;
; |lsu|io_ledg[16]                                                                       ; |lsu|io_ledg[16]                                                                       ; pin_out          ;
; |lsu|io_ledg[17]                                                                       ; |lsu|io_ledg[17]                                                                       ; pin_out          ;
; |lsu|io_ledg[18]                                                                       ; |lsu|io_ledg[18]                                                                       ; pin_out          ;
; |lsu|io_ledg[19]                                                                       ; |lsu|io_ledg[19]                                                                       ; pin_out          ;
; |lsu|io_ledg[20]                                                                       ; |lsu|io_ledg[20]                                                                       ; pin_out          ;
; |lsu|io_ledg[21]                                                                       ; |lsu|io_ledg[21]                                                                       ; pin_out          ;
; |lsu|io_ledg[22]                                                                       ; |lsu|io_ledg[22]                                                                       ; pin_out          ;
; |lsu|io_ledg[23]                                                                       ; |lsu|io_ledg[23]                                                                       ; pin_out          ;
; |lsu|io_ledg[24]                                                                       ; |lsu|io_ledg[24]                                                                       ; pin_out          ;
; |lsu|io_ledg[25]                                                                       ; |lsu|io_ledg[25]                                                                       ; pin_out          ;
; |lsu|io_ledg[26]                                                                       ; |lsu|io_ledg[26]                                                                       ; pin_out          ;
; |lsu|io_ledg[27]                                                                       ; |lsu|io_ledg[27]                                                                       ; pin_out          ;
; |lsu|io_ledg[28]                                                                       ; |lsu|io_ledg[28]                                                                       ; pin_out          ;
; |lsu|io_ledg[29]                                                                       ; |lsu|io_ledg[29]                                                                       ; pin_out          ;
; |lsu|io_ledg[30]                                                                       ; |lsu|io_ledg[30]                                                                       ; pin_out          ;
; |lsu|io_ledg[31]                                                                       ; |lsu|io_ledg[31]                                                                       ; pin_out          ;
; |lsu|io_ledr[0]                                                                        ; |lsu|io_ledr[0]                                                                        ; pin_out          ;
; |lsu|io_ledr[1]                                                                        ; |lsu|io_ledr[1]                                                                        ; pin_out          ;
; |lsu|io_ledr[2]                                                                        ; |lsu|io_ledr[2]                                                                        ; pin_out          ;
; |lsu|io_ledr[3]                                                                        ; |lsu|io_ledr[3]                                                                        ; pin_out          ;
; |lsu|io_ledr[4]                                                                        ; |lsu|io_ledr[4]                                                                        ; pin_out          ;
; |lsu|io_ledr[5]                                                                        ; |lsu|io_ledr[5]                                                                        ; pin_out          ;
; |lsu|io_ledr[6]                                                                        ; |lsu|io_ledr[6]                                                                        ; pin_out          ;
; |lsu|io_ledr[7]                                                                        ; |lsu|io_ledr[7]                                                                        ; pin_out          ;
; |lsu|io_ledr[8]                                                                        ; |lsu|io_ledr[8]                                                                        ; pin_out          ;
; |lsu|io_ledr[9]                                                                        ; |lsu|io_ledr[9]                                                                        ; pin_out          ;
; |lsu|io_ledr[10]                                                                       ; |lsu|io_ledr[10]                                                                       ; pin_out          ;
; |lsu|io_ledr[11]                                                                       ; |lsu|io_ledr[11]                                                                       ; pin_out          ;
; |lsu|io_ledr[12]                                                                       ; |lsu|io_ledr[12]                                                                       ; pin_out          ;
; |lsu|io_ledr[13]                                                                       ; |lsu|io_ledr[13]                                                                       ; pin_out          ;
; |lsu|io_ledr[14]                                                                       ; |lsu|io_ledr[14]                                                                       ; pin_out          ;
; |lsu|io_ledr[15]                                                                       ; |lsu|io_ledr[15]                                                                       ; pin_out          ;
; |lsu|io_ledr[16]                                                                       ; |lsu|io_ledr[16]                                                                       ; pin_out          ;
; |lsu|io_ledr[17]                                                                       ; |lsu|io_ledr[17]                                                                       ; pin_out          ;
; |lsu|io_ledr[18]                                                                       ; |lsu|io_ledr[18]                                                                       ; pin_out          ;
; |lsu|io_ledr[19]                                                                       ; |lsu|io_ledr[19]                                                                       ; pin_out          ;
; |lsu|io_ledr[20]                                                                       ; |lsu|io_ledr[20]                                                                       ; pin_out          ;
; |lsu|io_ledr[21]                                                                       ; |lsu|io_ledr[21]                                                                       ; pin_out          ;
; |lsu|io_ledr[22]                                                                       ; |lsu|io_ledr[22]                                                                       ; pin_out          ;
; |lsu|io_ledr[23]                                                                       ; |lsu|io_ledr[23]                                                                       ; pin_out          ;
; |lsu|io_ledr[24]                                                                       ; |lsu|io_ledr[24]                                                                       ; pin_out          ;
; |lsu|io_ledr[25]                                                                       ; |lsu|io_ledr[25]                                                                       ; pin_out          ;
; |lsu|io_ledr[26]                                                                       ; |lsu|io_ledr[26]                                                                       ; pin_out          ;
; |lsu|io_ledr[27]                                                                       ; |lsu|io_ledr[27]                                                                       ; pin_out          ;
; |lsu|io_ledr[28]                                                                       ; |lsu|io_ledr[28]                                                                       ; pin_out          ;
; |lsu|io_ledr[29]                                                                       ; |lsu|io_ledr[29]                                                                       ; pin_out          ;
; |lsu|io_ledr[30]                                                                       ; |lsu|io_ledr[30]                                                                       ; pin_out          ;
; |lsu|io_ledr[31]                                                                       ; |lsu|io_ledr[31]                                                                       ; pin_out          ;
; |lsu|io_hex0[0]                                                                        ; |lsu|io_hex0[0]                                                                        ; pin_out          ;
; |lsu|io_hex0[1]                                                                        ; |lsu|io_hex0[1]                                                                        ; pin_out          ;
; |lsu|io_hex0[2]                                                                        ; |lsu|io_hex0[2]                                                                        ; pin_out          ;
; |lsu|io_hex0[3]                                                                        ; |lsu|io_hex0[3]                                                                        ; pin_out          ;
; |lsu|io_hex0[4]                                                                        ; |lsu|io_hex0[4]                                                                        ; pin_out          ;
; |lsu|io_hex0[5]                                                                        ; |lsu|io_hex0[5]                                                                        ; pin_out          ;
; |lsu|io_hex0[6]                                                                        ; |lsu|io_hex0[6]                                                                        ; pin_out          ;
; |lsu|io_hex0[7]                                                                        ; |lsu|io_hex0[7]                                                                        ; pin_out          ;
; |lsu|io_hex0[8]                                                                        ; |lsu|io_hex0[8]                                                                        ; pin_out          ;
; |lsu|io_hex0[9]                                                                        ; |lsu|io_hex0[9]                                                                        ; pin_out          ;
; |lsu|io_hex0[10]                                                                       ; |lsu|io_hex0[10]                                                                       ; pin_out          ;
; |lsu|io_hex0[11]                                                                       ; |lsu|io_hex0[11]                                                                       ; pin_out          ;
; |lsu|io_hex0[12]                                                                       ; |lsu|io_hex0[12]                                                                       ; pin_out          ;
; |lsu|io_hex0[13]                                                                       ; |lsu|io_hex0[13]                                                                       ; pin_out          ;
; |lsu|io_hex0[14]                                                                       ; |lsu|io_hex0[14]                                                                       ; pin_out          ;
; |lsu|io_hex0[15]                                                                       ; |lsu|io_hex0[15]                                                                       ; pin_out          ;
; |lsu|io_hex0[16]                                                                       ; |lsu|io_hex0[16]                                                                       ; pin_out          ;
; |lsu|io_hex0[17]                                                                       ; |lsu|io_hex0[17]                                                                       ; pin_out          ;
; |lsu|io_hex0[18]                                                                       ; |lsu|io_hex0[18]                                                                       ; pin_out          ;
; |lsu|io_hex0[19]                                                                       ; |lsu|io_hex0[19]                                                                       ; pin_out          ;
; |lsu|io_hex0[20]                                                                       ; |lsu|io_hex0[20]                                                                       ; pin_out          ;
; |lsu|io_hex0[21]                                                                       ; |lsu|io_hex0[21]                                                                       ; pin_out          ;
; |lsu|io_hex0[22]                                                                       ; |lsu|io_hex0[22]                                                                       ; pin_out          ;
; |lsu|io_hex0[23]                                                                       ; |lsu|io_hex0[23]                                                                       ; pin_out          ;
; |lsu|io_hex0[24]                                                                       ; |lsu|io_hex0[24]                                                                       ; pin_out          ;
; |lsu|io_hex0[25]                                                                       ; |lsu|io_hex0[25]                                                                       ; pin_out          ;
; |lsu|io_hex0[26]                                                                       ; |lsu|io_hex0[26]                                                                       ; pin_out          ;
; |lsu|io_hex0[27]                                                                       ; |lsu|io_hex0[27]                                                                       ; pin_out          ;
; |lsu|io_hex0[28]                                                                       ; |lsu|io_hex0[28]                                                                       ; pin_out          ;
; |lsu|io_hex0[29]                                                                       ; |lsu|io_hex0[29]                                                                       ; pin_out          ;
; |lsu|io_hex0[30]                                                                       ; |lsu|io_hex0[30]                                                                       ; pin_out          ;
; |lsu|io_hex0[31]                                                                       ; |lsu|io_hex0[31]                                                                       ; pin_out          ;
; |lsu|io_hex1[0]                                                                        ; |lsu|io_hex1[0]                                                                        ; pin_out          ;
; |lsu|io_hex1[1]                                                                        ; |lsu|io_hex1[1]                                                                        ; pin_out          ;
; |lsu|io_hex1[2]                                                                        ; |lsu|io_hex1[2]                                                                        ; pin_out          ;
; |lsu|io_hex1[3]                                                                        ; |lsu|io_hex1[3]                                                                        ; pin_out          ;
; |lsu|io_hex1[4]                                                                        ; |lsu|io_hex1[4]                                                                        ; pin_out          ;
; |lsu|io_hex1[5]                                                                        ; |lsu|io_hex1[5]                                                                        ; pin_out          ;
; |lsu|io_hex1[6]                                                                        ; |lsu|io_hex1[6]                                                                        ; pin_out          ;
; |lsu|io_hex1[7]                                                                        ; |lsu|io_hex1[7]                                                                        ; pin_out          ;
; |lsu|io_hex1[8]                                                                        ; |lsu|io_hex1[8]                                                                        ; pin_out          ;
; |lsu|io_hex1[9]                                                                        ; |lsu|io_hex1[9]                                                                        ; pin_out          ;
; |lsu|io_hex1[10]                                                                       ; |lsu|io_hex1[10]                                                                       ; pin_out          ;
; |lsu|io_hex1[11]                                                                       ; |lsu|io_hex1[11]                                                                       ; pin_out          ;
; |lsu|io_hex1[12]                                                                       ; |lsu|io_hex1[12]                                                                       ; pin_out          ;
; |lsu|io_hex1[13]                                                                       ; |lsu|io_hex1[13]                                                                       ; pin_out          ;
; |lsu|io_hex1[14]                                                                       ; |lsu|io_hex1[14]                                                                       ; pin_out          ;
; |lsu|io_hex1[15]                                                                       ; |lsu|io_hex1[15]                                                                       ; pin_out          ;
; |lsu|io_hex1[16]                                                                       ; |lsu|io_hex1[16]                                                                       ; pin_out          ;
; |lsu|io_hex1[17]                                                                       ; |lsu|io_hex1[17]                                                                       ; pin_out          ;
; |lsu|io_hex1[18]                                                                       ; |lsu|io_hex1[18]                                                                       ; pin_out          ;
; |lsu|io_hex1[19]                                                                       ; |lsu|io_hex1[19]                                                                       ; pin_out          ;
; |lsu|io_hex1[20]                                                                       ; |lsu|io_hex1[20]                                                                       ; pin_out          ;
; |lsu|io_hex1[21]                                                                       ; |lsu|io_hex1[21]                                                                       ; pin_out          ;
; |lsu|io_hex1[22]                                                                       ; |lsu|io_hex1[22]                                                                       ; pin_out          ;
; |lsu|io_hex1[23]                                                                       ; |lsu|io_hex1[23]                                                                       ; pin_out          ;
; |lsu|io_hex1[24]                                                                       ; |lsu|io_hex1[24]                                                                       ; pin_out          ;
; |lsu|io_hex1[25]                                                                       ; |lsu|io_hex1[25]                                                                       ; pin_out          ;
; |lsu|io_hex1[26]                                                                       ; |lsu|io_hex1[26]                                                                       ; pin_out          ;
; |lsu|io_hex1[27]                                                                       ; |lsu|io_hex1[27]                                                                       ; pin_out          ;
; |lsu|io_hex1[28]                                                                       ; |lsu|io_hex1[28]                                                                       ; pin_out          ;
; |lsu|io_hex1[29]                                                                       ; |lsu|io_hex1[29]                                                                       ; pin_out          ;
; |lsu|io_hex1[30]                                                                       ; |lsu|io_hex1[30]                                                                       ; pin_out          ;
; |lsu|io_hex1[31]                                                                       ; |lsu|io_hex1[31]                                                                       ; pin_out          ;
; |lsu|io_hex2[0]                                                                        ; |lsu|io_hex2[0]                                                                        ; pin_out          ;
; |lsu|io_hex2[1]                                                                        ; |lsu|io_hex2[1]                                                                        ; pin_out          ;
; |lsu|io_hex2[2]                                                                        ; |lsu|io_hex2[2]                                                                        ; pin_out          ;
; |lsu|io_hex2[3]                                                                        ; |lsu|io_hex2[3]                                                                        ; pin_out          ;
; |lsu|io_hex2[4]                                                                        ; |lsu|io_hex2[4]                                                                        ; pin_out          ;
; |lsu|io_hex2[5]                                                                        ; |lsu|io_hex2[5]                                                                        ; pin_out          ;
; |lsu|io_hex2[6]                                                                        ; |lsu|io_hex2[6]                                                                        ; pin_out          ;
; |lsu|io_hex2[7]                                                                        ; |lsu|io_hex2[7]                                                                        ; pin_out          ;
; |lsu|io_hex2[8]                                                                        ; |lsu|io_hex2[8]                                                                        ; pin_out          ;
; |lsu|io_hex2[9]                                                                        ; |lsu|io_hex2[9]                                                                        ; pin_out          ;
; |lsu|io_hex2[10]                                                                       ; |lsu|io_hex2[10]                                                                       ; pin_out          ;
; |lsu|io_hex2[11]                                                                       ; |lsu|io_hex2[11]                                                                       ; pin_out          ;
; |lsu|io_hex2[12]                                                                       ; |lsu|io_hex2[12]                                                                       ; pin_out          ;
; |lsu|io_hex2[13]                                                                       ; |lsu|io_hex2[13]                                                                       ; pin_out          ;
; |lsu|io_hex2[14]                                                                       ; |lsu|io_hex2[14]                                                                       ; pin_out          ;
; |lsu|io_hex2[15]                                                                       ; |lsu|io_hex2[15]                                                                       ; pin_out          ;
; |lsu|io_hex2[16]                                                                       ; |lsu|io_hex2[16]                                                                       ; pin_out          ;
; |lsu|io_hex2[17]                                                                       ; |lsu|io_hex2[17]                                                                       ; pin_out          ;
; |lsu|io_hex2[18]                                                                       ; |lsu|io_hex2[18]                                                                       ; pin_out          ;
; |lsu|io_hex2[19]                                                                       ; |lsu|io_hex2[19]                                                                       ; pin_out          ;
; |lsu|io_hex2[20]                                                                       ; |lsu|io_hex2[20]                                                                       ; pin_out          ;
; |lsu|io_hex2[21]                                                                       ; |lsu|io_hex2[21]                                                                       ; pin_out          ;
; |lsu|io_hex2[22]                                                                       ; |lsu|io_hex2[22]                                                                       ; pin_out          ;
; |lsu|io_hex2[23]                                                                       ; |lsu|io_hex2[23]                                                                       ; pin_out          ;
; |lsu|io_hex2[24]                                                                       ; |lsu|io_hex2[24]                                                                       ; pin_out          ;
; |lsu|io_hex2[25]                                                                       ; |lsu|io_hex2[25]                                                                       ; pin_out          ;
; |lsu|io_hex2[26]                                                                       ; |lsu|io_hex2[26]                                                                       ; pin_out          ;
; |lsu|io_hex2[27]                                                                       ; |lsu|io_hex2[27]                                                                       ; pin_out          ;
; |lsu|io_hex2[28]                                                                       ; |lsu|io_hex2[28]                                                                       ; pin_out          ;
; |lsu|io_hex2[29]                                                                       ; |lsu|io_hex2[29]                                                                       ; pin_out          ;
; |lsu|io_hex2[30]                                                                       ; |lsu|io_hex2[30]                                                                       ; pin_out          ;
; |lsu|io_hex2[31]                                                                       ; |lsu|io_hex2[31]                                                                       ; pin_out          ;
; |lsu|io_hex3[0]                                                                        ; |lsu|io_hex3[0]                                                                        ; pin_out          ;
; |lsu|io_hex3[1]                                                                        ; |lsu|io_hex3[1]                                                                        ; pin_out          ;
; |lsu|io_hex3[2]                                                                        ; |lsu|io_hex3[2]                                                                        ; pin_out          ;
; |lsu|io_hex3[3]                                                                        ; |lsu|io_hex3[3]                                                                        ; pin_out          ;
; |lsu|io_hex3[4]                                                                        ; |lsu|io_hex3[4]                                                                        ; pin_out          ;
; |lsu|io_hex3[5]                                                                        ; |lsu|io_hex3[5]                                                                        ; pin_out          ;
; |lsu|io_hex3[6]                                                                        ; |lsu|io_hex3[6]                                                                        ; pin_out          ;
; |lsu|io_hex3[7]                                                                        ; |lsu|io_hex3[7]                                                                        ; pin_out          ;
; |lsu|io_hex3[8]                                                                        ; |lsu|io_hex3[8]                                                                        ; pin_out          ;
; |lsu|io_hex3[9]                                                                        ; |lsu|io_hex3[9]                                                                        ; pin_out          ;
; |lsu|io_hex3[10]                                                                       ; |lsu|io_hex3[10]                                                                       ; pin_out          ;
; |lsu|io_hex3[11]                                                                       ; |lsu|io_hex3[11]                                                                       ; pin_out          ;
; |lsu|io_hex3[12]                                                                       ; |lsu|io_hex3[12]                                                                       ; pin_out          ;
; |lsu|io_hex3[13]                                                                       ; |lsu|io_hex3[13]                                                                       ; pin_out          ;
; |lsu|io_hex3[14]                                                                       ; |lsu|io_hex3[14]                                                                       ; pin_out          ;
; |lsu|io_hex3[15]                                                                       ; |lsu|io_hex3[15]                                                                       ; pin_out          ;
; |lsu|io_hex3[16]                                                                       ; |lsu|io_hex3[16]                                                                       ; pin_out          ;
; |lsu|io_hex3[17]                                                                       ; |lsu|io_hex3[17]                                                                       ; pin_out          ;
; |lsu|io_hex3[18]                                                                       ; |lsu|io_hex3[18]                                                                       ; pin_out          ;
; |lsu|io_hex3[19]                                                                       ; |lsu|io_hex3[19]                                                                       ; pin_out          ;
; |lsu|io_hex3[20]                                                                       ; |lsu|io_hex3[20]                                                                       ; pin_out          ;
; |lsu|io_hex3[21]                                                                       ; |lsu|io_hex3[21]                                                                       ; pin_out          ;
; |lsu|io_hex3[22]                                                                       ; |lsu|io_hex3[22]                                                                       ; pin_out          ;
; |lsu|io_hex3[23]                                                                       ; |lsu|io_hex3[23]                                                                       ; pin_out          ;
; |lsu|io_hex3[24]                                                                       ; |lsu|io_hex3[24]                                                                       ; pin_out          ;
; |lsu|io_hex3[25]                                                                       ; |lsu|io_hex3[25]                                                                       ; pin_out          ;
; |lsu|io_hex3[26]                                                                       ; |lsu|io_hex3[26]                                                                       ; pin_out          ;
; |lsu|io_hex3[27]                                                                       ; |lsu|io_hex3[27]                                                                       ; pin_out          ;
; |lsu|io_hex3[28]                                                                       ; |lsu|io_hex3[28]                                                                       ; pin_out          ;
; |lsu|io_hex3[29]                                                                       ; |lsu|io_hex3[29]                                                                       ; pin_out          ;
; |lsu|io_hex3[30]                                                                       ; |lsu|io_hex3[30]                                                                       ; pin_out          ;
; |lsu|io_hex3[31]                                                                       ; |lsu|io_hex3[31]                                                                       ; pin_out          ;
; |lsu|io_hex4[0]                                                                        ; |lsu|io_hex4[0]                                                                        ; pin_out          ;
; |lsu|io_hex4[1]                                                                        ; |lsu|io_hex4[1]                                                                        ; pin_out          ;
; |lsu|io_hex4[2]                                                                        ; |lsu|io_hex4[2]                                                                        ; pin_out          ;
; |lsu|io_hex4[3]                                                                        ; |lsu|io_hex4[3]                                                                        ; pin_out          ;
; |lsu|io_hex4[4]                                                                        ; |lsu|io_hex4[4]                                                                        ; pin_out          ;
; |lsu|io_hex4[5]                                                                        ; |lsu|io_hex4[5]                                                                        ; pin_out          ;
; |lsu|io_hex4[6]                                                                        ; |lsu|io_hex4[6]                                                                        ; pin_out          ;
; |lsu|io_hex4[7]                                                                        ; |lsu|io_hex4[7]                                                                        ; pin_out          ;
; |lsu|io_hex4[8]                                                                        ; |lsu|io_hex4[8]                                                                        ; pin_out          ;
; |lsu|io_hex4[9]                                                                        ; |lsu|io_hex4[9]                                                                        ; pin_out          ;
; |lsu|io_hex4[10]                                                                       ; |lsu|io_hex4[10]                                                                       ; pin_out          ;
; |lsu|io_hex4[11]                                                                       ; |lsu|io_hex4[11]                                                                       ; pin_out          ;
; |lsu|io_hex4[12]                                                                       ; |lsu|io_hex4[12]                                                                       ; pin_out          ;
; |lsu|io_hex4[13]                                                                       ; |lsu|io_hex4[13]                                                                       ; pin_out          ;
; |lsu|io_hex4[14]                                                                       ; |lsu|io_hex4[14]                                                                       ; pin_out          ;
; |lsu|io_hex4[15]                                                                       ; |lsu|io_hex4[15]                                                                       ; pin_out          ;
; |lsu|io_hex4[16]                                                                       ; |lsu|io_hex4[16]                                                                       ; pin_out          ;
; |lsu|io_hex4[17]                                                                       ; |lsu|io_hex4[17]                                                                       ; pin_out          ;
; |lsu|io_hex4[18]                                                                       ; |lsu|io_hex4[18]                                                                       ; pin_out          ;
; |lsu|io_hex4[19]                                                                       ; |lsu|io_hex4[19]                                                                       ; pin_out          ;
; |lsu|io_hex4[20]                                                                       ; |lsu|io_hex4[20]                                                                       ; pin_out          ;
; |lsu|io_hex4[21]                                                                       ; |lsu|io_hex4[21]                                                                       ; pin_out          ;
; |lsu|io_hex4[22]                                                                       ; |lsu|io_hex4[22]                                                                       ; pin_out          ;
; |lsu|io_hex4[23]                                                                       ; |lsu|io_hex4[23]                                                                       ; pin_out          ;
; |lsu|io_hex4[24]                                                                       ; |lsu|io_hex4[24]                                                                       ; pin_out          ;
; |lsu|io_hex4[25]                                                                       ; |lsu|io_hex4[25]                                                                       ; pin_out          ;
; |lsu|io_hex4[26]                                                                       ; |lsu|io_hex4[26]                                                                       ; pin_out          ;
; |lsu|io_hex4[27]                                                                       ; |lsu|io_hex4[27]                                                                       ; pin_out          ;
; |lsu|io_hex4[28]                                                                       ; |lsu|io_hex4[28]                                                                       ; pin_out          ;
; |lsu|io_hex4[29]                                                                       ; |lsu|io_hex4[29]                                                                       ; pin_out          ;
; |lsu|io_hex4[30]                                                                       ; |lsu|io_hex4[30]                                                                       ; pin_out          ;
; |lsu|io_hex4[31]                                                                       ; |lsu|io_hex4[31]                                                                       ; pin_out          ;
; |lsu|io_hex5[0]                                                                        ; |lsu|io_hex5[0]                                                                        ; pin_out          ;
; |lsu|io_hex5[1]                                                                        ; |lsu|io_hex5[1]                                                                        ; pin_out          ;
; |lsu|io_hex5[2]                                                                        ; |lsu|io_hex5[2]                                                                        ; pin_out          ;
; |lsu|io_hex5[3]                                                                        ; |lsu|io_hex5[3]                                                                        ; pin_out          ;
; |lsu|io_hex5[4]                                                                        ; |lsu|io_hex5[4]                                                                        ; pin_out          ;
; |lsu|io_hex5[5]                                                                        ; |lsu|io_hex5[5]                                                                        ; pin_out          ;
; |lsu|io_hex5[6]                                                                        ; |lsu|io_hex5[6]                                                                        ; pin_out          ;
; |lsu|io_hex5[7]                                                                        ; |lsu|io_hex5[7]                                                                        ; pin_out          ;
; |lsu|io_hex5[8]                                                                        ; |lsu|io_hex5[8]                                                                        ; pin_out          ;
; |lsu|io_hex5[9]                                                                        ; |lsu|io_hex5[9]                                                                        ; pin_out          ;
; |lsu|io_hex5[10]                                                                       ; |lsu|io_hex5[10]                                                                       ; pin_out          ;
; |lsu|io_hex5[11]                                                                       ; |lsu|io_hex5[11]                                                                       ; pin_out          ;
; |lsu|io_hex5[12]                                                                       ; |lsu|io_hex5[12]                                                                       ; pin_out          ;
; |lsu|io_hex5[13]                                                                       ; |lsu|io_hex5[13]                                                                       ; pin_out          ;
; |lsu|io_hex5[14]                                                                       ; |lsu|io_hex5[14]                                                                       ; pin_out          ;
; |lsu|io_hex5[15]                                                                       ; |lsu|io_hex5[15]                                                                       ; pin_out          ;
; |lsu|io_hex5[16]                                                                       ; |lsu|io_hex5[16]                                                                       ; pin_out          ;
; |lsu|io_hex5[17]                                                                       ; |lsu|io_hex5[17]                                                                       ; pin_out          ;
; |lsu|io_hex5[18]                                                                       ; |lsu|io_hex5[18]                                                                       ; pin_out          ;
; |lsu|io_hex5[19]                                                                       ; |lsu|io_hex5[19]                                                                       ; pin_out          ;
; |lsu|io_hex5[20]                                                                       ; |lsu|io_hex5[20]                                                                       ; pin_out          ;
; |lsu|io_hex5[21]                                                                       ; |lsu|io_hex5[21]                                                                       ; pin_out          ;
; |lsu|io_hex5[22]                                                                       ; |lsu|io_hex5[22]                                                                       ; pin_out          ;
; |lsu|io_hex5[23]                                                                       ; |lsu|io_hex5[23]                                                                       ; pin_out          ;
; |lsu|io_hex5[24]                                                                       ; |lsu|io_hex5[24]                                                                       ; pin_out          ;
; |lsu|io_hex5[25]                                                                       ; |lsu|io_hex5[25]                                                                       ; pin_out          ;
; |lsu|io_hex5[26]                                                                       ; |lsu|io_hex5[26]                                                                       ; pin_out          ;
; |lsu|io_hex5[27]                                                                       ; |lsu|io_hex5[27]                                                                       ; pin_out          ;
; |lsu|io_hex5[28]                                                                       ; |lsu|io_hex5[28]                                                                       ; pin_out          ;
; |lsu|io_hex5[29]                                                                       ; |lsu|io_hex5[29]                                                                       ; pin_out          ;
; |lsu|io_hex5[30]                                                                       ; |lsu|io_hex5[30]                                                                       ; pin_out          ;
; |lsu|io_hex5[31]                                                                       ; |lsu|io_hex5[31]                                                                       ; pin_out          ;
; |lsu|io_hex6[0]                                                                        ; |lsu|io_hex6[0]                                                                        ; pin_out          ;
; |lsu|io_hex6[1]                                                                        ; |lsu|io_hex6[1]                                                                        ; pin_out          ;
; |lsu|io_hex6[2]                                                                        ; |lsu|io_hex6[2]                                                                        ; pin_out          ;
; |lsu|io_hex6[3]                                                                        ; |lsu|io_hex6[3]                                                                        ; pin_out          ;
; |lsu|io_hex6[4]                                                                        ; |lsu|io_hex6[4]                                                                        ; pin_out          ;
; |lsu|io_hex6[5]                                                                        ; |lsu|io_hex6[5]                                                                        ; pin_out          ;
; |lsu|io_hex6[6]                                                                        ; |lsu|io_hex6[6]                                                                        ; pin_out          ;
; |lsu|io_hex6[7]                                                                        ; |lsu|io_hex6[7]                                                                        ; pin_out          ;
; |lsu|io_hex6[8]                                                                        ; |lsu|io_hex6[8]                                                                        ; pin_out          ;
; |lsu|io_hex6[9]                                                                        ; |lsu|io_hex6[9]                                                                        ; pin_out          ;
; |lsu|io_hex6[10]                                                                       ; |lsu|io_hex6[10]                                                                       ; pin_out          ;
; |lsu|io_hex6[11]                                                                       ; |lsu|io_hex6[11]                                                                       ; pin_out          ;
; |lsu|io_hex6[12]                                                                       ; |lsu|io_hex6[12]                                                                       ; pin_out          ;
; |lsu|io_hex6[13]                                                                       ; |lsu|io_hex6[13]                                                                       ; pin_out          ;
; |lsu|io_hex6[14]                                                                       ; |lsu|io_hex6[14]                                                                       ; pin_out          ;
; |lsu|io_hex6[15]                                                                       ; |lsu|io_hex6[15]                                                                       ; pin_out          ;
; |lsu|io_hex6[16]                                                                       ; |lsu|io_hex6[16]                                                                       ; pin_out          ;
; |lsu|io_hex6[17]                                                                       ; |lsu|io_hex6[17]                                                                       ; pin_out          ;
; |lsu|io_hex6[18]                                                                       ; |lsu|io_hex6[18]                                                                       ; pin_out          ;
; |lsu|io_hex6[19]                                                                       ; |lsu|io_hex6[19]                                                                       ; pin_out          ;
; |lsu|io_hex6[20]                                                                       ; |lsu|io_hex6[20]                                                                       ; pin_out          ;
; |lsu|io_hex6[21]                                                                       ; |lsu|io_hex6[21]                                                                       ; pin_out          ;
; |lsu|io_hex6[22]                                                                       ; |lsu|io_hex6[22]                                                                       ; pin_out          ;
; |lsu|io_hex6[23]                                                                       ; |lsu|io_hex6[23]                                                                       ; pin_out          ;
; |lsu|io_hex6[24]                                                                       ; |lsu|io_hex6[24]                                                                       ; pin_out          ;
; |lsu|io_hex6[25]                                                                       ; |lsu|io_hex6[25]                                                                       ; pin_out          ;
; |lsu|io_hex6[26]                                                                       ; |lsu|io_hex6[26]                                                                       ; pin_out          ;
; |lsu|io_hex6[27]                                                                       ; |lsu|io_hex6[27]                                                                       ; pin_out          ;
; |lsu|io_hex6[28]                                                                       ; |lsu|io_hex6[28]                                                                       ; pin_out          ;
; |lsu|io_hex6[29]                                                                       ; |lsu|io_hex6[29]                                                                       ; pin_out          ;
; |lsu|io_hex6[30]                                                                       ; |lsu|io_hex6[30]                                                                       ; pin_out          ;
; |lsu|io_hex6[31]                                                                       ; |lsu|io_hex6[31]                                                                       ; pin_out          ;
; |lsu|io_hex7[0]                                                                        ; |lsu|io_hex7[0]                                                                        ; pin_out          ;
; |lsu|io_hex7[1]                                                                        ; |lsu|io_hex7[1]                                                                        ; pin_out          ;
; |lsu|io_hex7[2]                                                                        ; |lsu|io_hex7[2]                                                                        ; pin_out          ;
; |lsu|io_hex7[3]                                                                        ; |lsu|io_hex7[3]                                                                        ; pin_out          ;
; |lsu|io_hex7[4]                                                                        ; |lsu|io_hex7[4]                                                                        ; pin_out          ;
; |lsu|io_hex7[5]                                                                        ; |lsu|io_hex7[5]                                                                        ; pin_out          ;
; |lsu|io_hex7[6]                                                                        ; |lsu|io_hex7[6]                                                                        ; pin_out          ;
; |lsu|io_hex7[7]                                                                        ; |lsu|io_hex7[7]                                                                        ; pin_out          ;
; |lsu|io_hex7[8]                                                                        ; |lsu|io_hex7[8]                                                                        ; pin_out          ;
; |lsu|io_hex7[9]                                                                        ; |lsu|io_hex7[9]                                                                        ; pin_out          ;
; |lsu|io_hex7[10]                                                                       ; |lsu|io_hex7[10]                                                                       ; pin_out          ;
; |lsu|io_hex7[11]                                                                       ; |lsu|io_hex7[11]                                                                       ; pin_out          ;
; |lsu|io_hex7[12]                                                                       ; |lsu|io_hex7[12]                                                                       ; pin_out          ;
; |lsu|io_hex7[13]                                                                       ; |lsu|io_hex7[13]                                                                       ; pin_out          ;
; |lsu|io_hex7[14]                                                                       ; |lsu|io_hex7[14]                                                                       ; pin_out          ;
; |lsu|io_hex7[15]                                                                       ; |lsu|io_hex7[15]                                                                       ; pin_out          ;
; |lsu|io_hex7[16]                                                                       ; |lsu|io_hex7[16]                                                                       ; pin_out          ;
; |lsu|io_hex7[17]                                                                       ; |lsu|io_hex7[17]                                                                       ; pin_out          ;
; |lsu|io_hex7[18]                                                                       ; |lsu|io_hex7[18]                                                                       ; pin_out          ;
; |lsu|io_hex7[19]                                                                       ; |lsu|io_hex7[19]                                                                       ; pin_out          ;
; |lsu|io_hex7[20]                                                                       ; |lsu|io_hex7[20]                                                                       ; pin_out          ;
; |lsu|io_hex7[21]                                                                       ; |lsu|io_hex7[21]                                                                       ; pin_out          ;
; |lsu|io_hex7[22]                                                                       ; |lsu|io_hex7[22]                                                                       ; pin_out          ;
; |lsu|io_hex7[23]                                                                       ; |lsu|io_hex7[23]                                                                       ; pin_out          ;
; |lsu|io_hex7[24]                                                                       ; |lsu|io_hex7[24]                                                                       ; pin_out          ;
; |lsu|io_hex7[25]                                                                       ; |lsu|io_hex7[25]                                                                       ; pin_out          ;
; |lsu|io_hex7[26]                                                                       ; |lsu|io_hex7[26]                                                                       ; pin_out          ;
; |lsu|io_hex7[27]                                                                       ; |lsu|io_hex7[27]                                                                       ; pin_out          ;
; |lsu|io_hex7[28]                                                                       ; |lsu|io_hex7[28]                                                                       ; pin_out          ;
; |lsu|io_hex7[29]                                                                       ; |lsu|io_hex7[29]                                                                       ; pin_out          ;
; |lsu|io_hex7[30]                                                                       ; |lsu|io_hex7[30]                                                                       ; pin_out          ;
; |lsu|io_hex7[31]                                                                       ; |lsu|io_hex7[31]                                                                       ; pin_out          ;
; |lsu|ld_mux:loader|data_out~0                                                          ; |lsu|ld_mux:loader|data_out~0                                                          ; out0             ;
; |lsu|ld_mux:loader|data_out~1                                                          ; |lsu|ld_mux:loader|data_out~1                                                          ; out0             ;
; |lsu|ld_mux:loader|data_out~2                                                          ; |lsu|ld_mux:loader|data_out~2                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~3                                                          ; |lsu|ld_mux:loader|data_out~3                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~4                                                          ; |lsu|ld_mux:loader|data_out~4                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~5                                                          ; |lsu|ld_mux:loader|data_out~5                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~6                                                          ; |lsu|ld_mux:loader|data_out~6                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~7                                                          ; |lsu|ld_mux:loader|data_out~7                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~8                                                          ; |lsu|ld_mux:loader|data_out~8                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~9                                                          ; |lsu|ld_mux:loader|data_out~9                                                          ; out              ;
; |lsu|ld_mux:loader|data_out~10                                                         ; |lsu|ld_mux:loader|data_out~10                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~11                                                         ; |lsu|ld_mux:loader|data_out~11                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~12                                                         ; |lsu|ld_mux:loader|data_out~12                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~13                                                         ; |lsu|ld_mux:loader|data_out~13                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~14                                                         ; |lsu|ld_mux:loader|data_out~14                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~15                                                         ; |lsu|ld_mux:loader|data_out~15                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~16                                                         ; |lsu|ld_mux:loader|data_out~16                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~17                                                         ; |lsu|ld_mux:loader|data_out~17                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~18                                                         ; |lsu|ld_mux:loader|data_out~18                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~19                                                         ; |lsu|ld_mux:loader|data_out~19                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~20                                                         ; |lsu|ld_mux:loader|data_out~20                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~21                                                         ; |lsu|ld_mux:loader|data_out~21                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~22                                                         ; |lsu|ld_mux:loader|data_out~22                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~23                                                         ; |lsu|ld_mux:loader|data_out~23                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~24                                                         ; |lsu|ld_mux:loader|data_out~24                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~25                                                         ; |lsu|ld_mux:loader|data_out~25                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~26                                                         ; |lsu|ld_mux:loader|data_out~26                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~27                                                         ; |lsu|ld_mux:loader|data_out~27                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~28                                                         ; |lsu|ld_mux:loader|data_out~28                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~29                                                         ; |lsu|ld_mux:loader|data_out~29                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~30                                                         ; |lsu|ld_mux:loader|data_out~30                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~31                                                         ; |lsu|ld_mux:loader|data_out~31                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~32                                                         ; |lsu|ld_mux:loader|data_out~32                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~33                                                         ; |lsu|ld_mux:loader|data_out~33                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~34                                                         ; |lsu|ld_mux:loader|data_out~34                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~35                                                         ; |lsu|ld_mux:loader|data_out~35                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~36                                                         ; |lsu|ld_mux:loader|data_out~36                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~37                                                         ; |lsu|ld_mux:loader|data_out~37                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~38                                                         ; |lsu|ld_mux:loader|data_out~38                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~39                                                         ; |lsu|ld_mux:loader|data_out~39                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~40                                                         ; |lsu|ld_mux:loader|data_out~40                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~41                                                         ; |lsu|ld_mux:loader|data_out~41                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~42                                                         ; |lsu|ld_mux:loader|data_out~42                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~43                                                         ; |lsu|ld_mux:loader|data_out~43                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~44                                                         ; |lsu|ld_mux:loader|data_out~44                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~45                                                         ; |lsu|ld_mux:loader|data_out~45                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~46                                                         ; |lsu|ld_mux:loader|data_out~46                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~47                                                         ; |lsu|ld_mux:loader|data_out~47                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~48                                                         ; |lsu|ld_mux:loader|data_out~48                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~49                                                         ; |lsu|ld_mux:loader|data_out~49                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~50                                                         ; |lsu|ld_mux:loader|data_out~50                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~51                                                         ; |lsu|ld_mux:loader|data_out~51                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~52                                                         ; |lsu|ld_mux:loader|data_out~52                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~53                                                         ; |lsu|ld_mux:loader|data_out~53                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~54                                                         ; |lsu|ld_mux:loader|data_out~54                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~55                                                         ; |lsu|ld_mux:loader|data_out~55                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~56                                                         ; |lsu|ld_mux:loader|data_out~56                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~57                                                         ; |lsu|ld_mux:loader|data_out~57                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~58                                                         ; |lsu|ld_mux:loader|data_out~58                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~59                                                         ; |lsu|ld_mux:loader|data_out~59                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~60                                                         ; |lsu|ld_mux:loader|data_out~60                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~61                                                         ; |lsu|ld_mux:loader|data_out~61                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~62                                                         ; |lsu|ld_mux:loader|data_out~62                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~63                                                         ; |lsu|ld_mux:loader|data_out~63                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~64                                                         ; |lsu|ld_mux:loader|data_out~64                                                         ; out              ;
; |lsu|ld_mux:loader|data_out~65                                                         ; |lsu|ld_mux:loader|data_out~65                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[31]                                                        ; |lsu|ld_mux:loader|data_out[31]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[30]                                                        ; |lsu|ld_mux:loader|data_out[30]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[29]                                                        ; |lsu|ld_mux:loader|data_out[29]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[28]                                                        ; |lsu|ld_mux:loader|data_out[28]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[27]                                                        ; |lsu|ld_mux:loader|data_out[27]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[26]                                                        ; |lsu|ld_mux:loader|data_out[26]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[25]                                                        ; |lsu|ld_mux:loader|data_out[25]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[24]                                                        ; |lsu|ld_mux:loader|data_out[24]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[23]                                                        ; |lsu|ld_mux:loader|data_out[23]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[22]                                                        ; |lsu|ld_mux:loader|data_out[22]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[21]                                                        ; |lsu|ld_mux:loader|data_out[21]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[20]                                                        ; |lsu|ld_mux:loader|data_out[20]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[19]                                                        ; |lsu|ld_mux:loader|data_out[19]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[18]                                                        ; |lsu|ld_mux:loader|data_out[18]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[17]                                                        ; |lsu|ld_mux:loader|data_out[17]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[16]                                                        ; |lsu|ld_mux:loader|data_out[16]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[15]                                                        ; |lsu|ld_mux:loader|data_out[15]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[14]                                                        ; |lsu|ld_mux:loader|data_out[14]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[13]                                                        ; |lsu|ld_mux:loader|data_out[13]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[12]                                                        ; |lsu|ld_mux:loader|data_out[12]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[11]                                                        ; |lsu|ld_mux:loader|data_out[11]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[10]                                                        ; |lsu|ld_mux:loader|data_out[10]                                                        ; out              ;
; |lsu|ld_mux:loader|data_out[9]                                                         ; |lsu|ld_mux:loader|data_out[9]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[8]                                                         ; |lsu|ld_mux:loader|data_out[8]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[7]                                                         ; |lsu|ld_mux:loader|data_out[7]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[6]                                                         ; |lsu|ld_mux:loader|data_out[6]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[5]                                                         ; |lsu|ld_mux:loader|data_out[5]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[4]                                                         ; |lsu|ld_mux:loader|data_out[4]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[3]                                                         ; |lsu|ld_mux:loader|data_out[3]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[2]                                                         ; |lsu|ld_mux:loader|data_out[2]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[1]                                                         ; |lsu|ld_mux:loader|data_out[1]                                                         ; out              ;
; |lsu|ld_mux:loader|data_out[0]                                                         ; |lsu|ld_mux:loader|data_out[0]                                                         ; out              ;
; |lsu|reg32_cp:lcd|always0~0                                                            ; |lsu|reg32_cp:lcd|always0~0                                                            ; out0             ;
; |lsu|reg32_cp:lcd|outs[0]                                                              ; |lsu|reg32_cp:lcd|outs[0]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[31]                                                             ; |lsu|reg32_cp:lcd|outs[31]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[30]                                                             ; |lsu|reg32_cp:lcd|outs[30]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[29]                                                             ; |lsu|reg32_cp:lcd|outs[29]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[28]                                                             ; |lsu|reg32_cp:lcd|outs[28]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[27]                                                             ; |lsu|reg32_cp:lcd|outs[27]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[26]                                                             ; |lsu|reg32_cp:lcd|outs[26]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[25]                                                             ; |lsu|reg32_cp:lcd|outs[25]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[24]                                                             ; |lsu|reg32_cp:lcd|outs[24]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[23]                                                             ; |lsu|reg32_cp:lcd|outs[23]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[22]                                                             ; |lsu|reg32_cp:lcd|outs[22]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[21]                                                             ; |lsu|reg32_cp:lcd|outs[21]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[20]                                                             ; |lsu|reg32_cp:lcd|outs[20]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[19]                                                             ; |lsu|reg32_cp:lcd|outs[19]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[18]                                                             ; |lsu|reg32_cp:lcd|outs[18]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[17]                                                             ; |lsu|reg32_cp:lcd|outs[17]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[16]                                                             ; |lsu|reg32_cp:lcd|outs[16]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[15]                                                             ; |lsu|reg32_cp:lcd|outs[15]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[14]                                                             ; |lsu|reg32_cp:lcd|outs[14]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[13]                                                             ; |lsu|reg32_cp:lcd|outs[13]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[12]                                                             ; |lsu|reg32_cp:lcd|outs[12]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[11]                                                             ; |lsu|reg32_cp:lcd|outs[11]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[10]                                                             ; |lsu|reg32_cp:lcd|outs[10]                                                             ; regout           ;
; |lsu|reg32_cp:lcd|outs[9]                                                              ; |lsu|reg32_cp:lcd|outs[9]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[8]                                                              ; |lsu|reg32_cp:lcd|outs[8]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[7]                                                              ; |lsu|reg32_cp:lcd|outs[7]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[6]                                                              ; |lsu|reg32_cp:lcd|outs[6]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[5]                                                              ; |lsu|reg32_cp:lcd|outs[5]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[4]                                                              ; |lsu|reg32_cp:lcd|outs[4]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[3]                                                              ; |lsu|reg32_cp:lcd|outs[3]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[2]                                                              ; |lsu|reg32_cp:lcd|outs[2]                                                              ; regout           ;
; |lsu|reg32_cp:lcd|outs[1]                                                              ; |lsu|reg32_cp:lcd|outs[1]                                                              ; regout           ;
; |lsu|reg32_cp:ledg|always0~0                                                           ; |lsu|reg32_cp:ledg|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:ledg|outs[0]                                                             ; |lsu|reg32_cp:ledg|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[31]                                                            ; |lsu|reg32_cp:ledg|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[30]                                                            ; |lsu|reg32_cp:ledg|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[29]                                                            ; |lsu|reg32_cp:ledg|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[28]                                                            ; |lsu|reg32_cp:ledg|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[27]                                                            ; |lsu|reg32_cp:ledg|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[26]                                                            ; |lsu|reg32_cp:ledg|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[25]                                                            ; |lsu|reg32_cp:ledg|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[24]                                                            ; |lsu|reg32_cp:ledg|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[23]                                                            ; |lsu|reg32_cp:ledg|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[22]                                                            ; |lsu|reg32_cp:ledg|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[21]                                                            ; |lsu|reg32_cp:ledg|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[20]                                                            ; |lsu|reg32_cp:ledg|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[19]                                                            ; |lsu|reg32_cp:ledg|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[18]                                                            ; |lsu|reg32_cp:ledg|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[17]                                                            ; |lsu|reg32_cp:ledg|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[16]                                                            ; |lsu|reg32_cp:ledg|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[15]                                                            ; |lsu|reg32_cp:ledg|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[14]                                                            ; |lsu|reg32_cp:ledg|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[13]                                                            ; |lsu|reg32_cp:ledg|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[12]                                                            ; |lsu|reg32_cp:ledg|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[11]                                                            ; |lsu|reg32_cp:ledg|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[10]                                                            ; |lsu|reg32_cp:ledg|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:ledg|outs[9]                                                             ; |lsu|reg32_cp:ledg|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[8]                                                             ; |lsu|reg32_cp:ledg|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[7]                                                             ; |lsu|reg32_cp:ledg|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[6]                                                             ; |lsu|reg32_cp:ledg|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[5]                                                             ; |lsu|reg32_cp:ledg|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[4]                                                             ; |lsu|reg32_cp:ledg|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[3]                                                             ; |lsu|reg32_cp:ledg|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[2]                                                             ; |lsu|reg32_cp:ledg|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:ledg|outs[1]                                                             ; |lsu|reg32_cp:ledg|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|always0~0                                                           ; |lsu|reg32_cp:ledr|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:ledr|outs[0]                                                             ; |lsu|reg32_cp:ledr|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[31]                                                            ; |lsu|reg32_cp:ledr|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[30]                                                            ; |lsu|reg32_cp:ledr|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[29]                                                            ; |lsu|reg32_cp:ledr|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[28]                                                            ; |lsu|reg32_cp:ledr|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[27]                                                            ; |lsu|reg32_cp:ledr|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[26]                                                            ; |lsu|reg32_cp:ledr|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[25]                                                            ; |lsu|reg32_cp:ledr|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[24]                                                            ; |lsu|reg32_cp:ledr|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[23]                                                            ; |lsu|reg32_cp:ledr|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[22]                                                            ; |lsu|reg32_cp:ledr|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[21]                                                            ; |lsu|reg32_cp:ledr|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[20]                                                            ; |lsu|reg32_cp:ledr|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[19]                                                            ; |lsu|reg32_cp:ledr|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[18]                                                            ; |lsu|reg32_cp:ledr|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[17]                                                            ; |lsu|reg32_cp:ledr|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[16]                                                            ; |lsu|reg32_cp:ledr|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[15]                                                            ; |lsu|reg32_cp:ledr|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[14]                                                            ; |lsu|reg32_cp:ledr|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[13]                                                            ; |lsu|reg32_cp:ledr|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[12]                                                            ; |lsu|reg32_cp:ledr|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[11]                                                            ; |lsu|reg32_cp:ledr|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[10]                                                            ; |lsu|reg32_cp:ledr|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:ledr|outs[9]                                                             ; |lsu|reg32_cp:ledr|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[8]                                                             ; |lsu|reg32_cp:ledr|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[7]                                                             ; |lsu|reg32_cp:ledr|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[6]                                                             ; |lsu|reg32_cp:ledr|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[5]                                                             ; |lsu|reg32_cp:ledr|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[4]                                                             ; |lsu|reg32_cp:ledr|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[3]                                                             ; |lsu|reg32_cp:ledr|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[2]                                                             ; |lsu|reg32_cp:ledr|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:ledr|outs[1]                                                             ; |lsu|reg32_cp:ledr|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|always0~0                                                           ; |lsu|reg32_cp:hex7|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex7|outs[0]                                                             ; |lsu|reg32_cp:hex7|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[31]                                                            ; |lsu|reg32_cp:hex7|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[30]                                                            ; |lsu|reg32_cp:hex7|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[29]                                                            ; |lsu|reg32_cp:hex7|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[28]                                                            ; |lsu|reg32_cp:hex7|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[27]                                                            ; |lsu|reg32_cp:hex7|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[26]                                                            ; |lsu|reg32_cp:hex7|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[25]                                                            ; |lsu|reg32_cp:hex7|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[24]                                                            ; |lsu|reg32_cp:hex7|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[23]                                                            ; |lsu|reg32_cp:hex7|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[22]                                                            ; |lsu|reg32_cp:hex7|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[21]                                                            ; |lsu|reg32_cp:hex7|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[20]                                                            ; |lsu|reg32_cp:hex7|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[19]                                                            ; |lsu|reg32_cp:hex7|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[18]                                                            ; |lsu|reg32_cp:hex7|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[17]                                                            ; |lsu|reg32_cp:hex7|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[16]                                                            ; |lsu|reg32_cp:hex7|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[15]                                                            ; |lsu|reg32_cp:hex7|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[14]                                                            ; |lsu|reg32_cp:hex7|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[13]                                                            ; |lsu|reg32_cp:hex7|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[12]                                                            ; |lsu|reg32_cp:hex7|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[11]                                                            ; |lsu|reg32_cp:hex7|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[10]                                                            ; |lsu|reg32_cp:hex7|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex7|outs[9]                                                             ; |lsu|reg32_cp:hex7|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[8]                                                             ; |lsu|reg32_cp:hex7|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[7]                                                             ; |lsu|reg32_cp:hex7|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[6]                                                             ; |lsu|reg32_cp:hex7|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[5]                                                             ; |lsu|reg32_cp:hex7|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[4]                                                             ; |lsu|reg32_cp:hex7|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[3]                                                             ; |lsu|reg32_cp:hex7|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[2]                                                             ; |lsu|reg32_cp:hex7|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex7|outs[1]                                                             ; |lsu|reg32_cp:hex7|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|always0~0                                                           ; |lsu|reg32_cp:hex6|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex6|outs[0]                                                             ; |lsu|reg32_cp:hex6|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[31]                                                            ; |lsu|reg32_cp:hex6|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[30]                                                            ; |lsu|reg32_cp:hex6|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[29]                                                            ; |lsu|reg32_cp:hex6|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[28]                                                            ; |lsu|reg32_cp:hex6|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[27]                                                            ; |lsu|reg32_cp:hex6|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[26]                                                            ; |lsu|reg32_cp:hex6|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[25]                                                            ; |lsu|reg32_cp:hex6|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[24]                                                            ; |lsu|reg32_cp:hex6|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[23]                                                            ; |lsu|reg32_cp:hex6|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[22]                                                            ; |lsu|reg32_cp:hex6|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[21]                                                            ; |lsu|reg32_cp:hex6|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[20]                                                            ; |lsu|reg32_cp:hex6|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[19]                                                            ; |lsu|reg32_cp:hex6|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[18]                                                            ; |lsu|reg32_cp:hex6|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[17]                                                            ; |lsu|reg32_cp:hex6|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[16]                                                            ; |lsu|reg32_cp:hex6|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[15]                                                            ; |lsu|reg32_cp:hex6|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[14]                                                            ; |lsu|reg32_cp:hex6|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[13]                                                            ; |lsu|reg32_cp:hex6|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[12]                                                            ; |lsu|reg32_cp:hex6|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[11]                                                            ; |lsu|reg32_cp:hex6|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[10]                                                            ; |lsu|reg32_cp:hex6|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex6|outs[9]                                                             ; |lsu|reg32_cp:hex6|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[8]                                                             ; |lsu|reg32_cp:hex6|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[7]                                                             ; |lsu|reg32_cp:hex6|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[6]                                                             ; |lsu|reg32_cp:hex6|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[5]                                                             ; |lsu|reg32_cp:hex6|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[4]                                                             ; |lsu|reg32_cp:hex6|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[3]                                                             ; |lsu|reg32_cp:hex6|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[2]                                                             ; |lsu|reg32_cp:hex6|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex6|outs[1]                                                             ; |lsu|reg32_cp:hex6|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|always0~0                                                           ; |lsu|reg32_cp:hex5|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex5|outs[0]                                                             ; |lsu|reg32_cp:hex5|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[31]                                                            ; |lsu|reg32_cp:hex5|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[30]                                                            ; |lsu|reg32_cp:hex5|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[29]                                                            ; |lsu|reg32_cp:hex5|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[28]                                                            ; |lsu|reg32_cp:hex5|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[27]                                                            ; |lsu|reg32_cp:hex5|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[26]                                                            ; |lsu|reg32_cp:hex5|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[25]                                                            ; |lsu|reg32_cp:hex5|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[24]                                                            ; |lsu|reg32_cp:hex5|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[23]                                                            ; |lsu|reg32_cp:hex5|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[22]                                                            ; |lsu|reg32_cp:hex5|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[21]                                                            ; |lsu|reg32_cp:hex5|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[20]                                                            ; |lsu|reg32_cp:hex5|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[19]                                                            ; |lsu|reg32_cp:hex5|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[18]                                                            ; |lsu|reg32_cp:hex5|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[17]                                                            ; |lsu|reg32_cp:hex5|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[16]                                                            ; |lsu|reg32_cp:hex5|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[15]                                                            ; |lsu|reg32_cp:hex5|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[14]                                                            ; |lsu|reg32_cp:hex5|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[13]                                                            ; |lsu|reg32_cp:hex5|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[12]                                                            ; |lsu|reg32_cp:hex5|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[11]                                                            ; |lsu|reg32_cp:hex5|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[10]                                                            ; |lsu|reg32_cp:hex5|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex5|outs[9]                                                             ; |lsu|reg32_cp:hex5|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[8]                                                             ; |lsu|reg32_cp:hex5|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[7]                                                             ; |lsu|reg32_cp:hex5|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[6]                                                             ; |lsu|reg32_cp:hex5|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[5]                                                             ; |lsu|reg32_cp:hex5|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[4]                                                             ; |lsu|reg32_cp:hex5|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[3]                                                             ; |lsu|reg32_cp:hex5|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[2]                                                             ; |lsu|reg32_cp:hex5|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex5|outs[1]                                                             ; |lsu|reg32_cp:hex5|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|always0~0                                                           ; |lsu|reg32_cp:hex4|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex4|outs[0]                                                             ; |lsu|reg32_cp:hex4|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[31]                                                            ; |lsu|reg32_cp:hex4|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[30]                                                            ; |lsu|reg32_cp:hex4|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[29]                                                            ; |lsu|reg32_cp:hex4|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[28]                                                            ; |lsu|reg32_cp:hex4|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[27]                                                            ; |lsu|reg32_cp:hex4|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[26]                                                            ; |lsu|reg32_cp:hex4|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[25]                                                            ; |lsu|reg32_cp:hex4|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[24]                                                            ; |lsu|reg32_cp:hex4|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[23]                                                            ; |lsu|reg32_cp:hex4|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[22]                                                            ; |lsu|reg32_cp:hex4|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[21]                                                            ; |lsu|reg32_cp:hex4|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[20]                                                            ; |lsu|reg32_cp:hex4|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[19]                                                            ; |lsu|reg32_cp:hex4|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[18]                                                            ; |lsu|reg32_cp:hex4|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[17]                                                            ; |lsu|reg32_cp:hex4|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[16]                                                            ; |lsu|reg32_cp:hex4|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[15]                                                            ; |lsu|reg32_cp:hex4|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[14]                                                            ; |lsu|reg32_cp:hex4|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[13]                                                            ; |lsu|reg32_cp:hex4|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[12]                                                            ; |lsu|reg32_cp:hex4|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[11]                                                            ; |lsu|reg32_cp:hex4|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[10]                                                            ; |lsu|reg32_cp:hex4|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex4|outs[9]                                                             ; |lsu|reg32_cp:hex4|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[8]                                                             ; |lsu|reg32_cp:hex4|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[7]                                                             ; |lsu|reg32_cp:hex4|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[6]                                                             ; |lsu|reg32_cp:hex4|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[5]                                                             ; |lsu|reg32_cp:hex4|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[4]                                                             ; |lsu|reg32_cp:hex4|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[3]                                                             ; |lsu|reg32_cp:hex4|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[2]                                                             ; |lsu|reg32_cp:hex4|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex4|outs[1]                                                             ; |lsu|reg32_cp:hex4|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|always0~0                                                           ; |lsu|reg32_cp:hex3|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex3|outs[0]                                                             ; |lsu|reg32_cp:hex3|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[31]                                                            ; |lsu|reg32_cp:hex3|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[30]                                                            ; |lsu|reg32_cp:hex3|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[29]                                                            ; |lsu|reg32_cp:hex3|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[28]                                                            ; |lsu|reg32_cp:hex3|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[27]                                                            ; |lsu|reg32_cp:hex3|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[26]                                                            ; |lsu|reg32_cp:hex3|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[25]                                                            ; |lsu|reg32_cp:hex3|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[24]                                                            ; |lsu|reg32_cp:hex3|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[23]                                                            ; |lsu|reg32_cp:hex3|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[22]                                                            ; |lsu|reg32_cp:hex3|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[21]                                                            ; |lsu|reg32_cp:hex3|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[20]                                                            ; |lsu|reg32_cp:hex3|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[19]                                                            ; |lsu|reg32_cp:hex3|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[18]                                                            ; |lsu|reg32_cp:hex3|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[17]                                                            ; |lsu|reg32_cp:hex3|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[16]                                                            ; |lsu|reg32_cp:hex3|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[15]                                                            ; |lsu|reg32_cp:hex3|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[14]                                                            ; |lsu|reg32_cp:hex3|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[13]                                                            ; |lsu|reg32_cp:hex3|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[12]                                                            ; |lsu|reg32_cp:hex3|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[11]                                                            ; |lsu|reg32_cp:hex3|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[10]                                                            ; |lsu|reg32_cp:hex3|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex3|outs[9]                                                             ; |lsu|reg32_cp:hex3|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[8]                                                             ; |lsu|reg32_cp:hex3|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[7]                                                             ; |lsu|reg32_cp:hex3|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[6]                                                             ; |lsu|reg32_cp:hex3|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[5]                                                             ; |lsu|reg32_cp:hex3|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[4]                                                             ; |lsu|reg32_cp:hex3|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[3]                                                             ; |lsu|reg32_cp:hex3|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[2]                                                             ; |lsu|reg32_cp:hex3|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex3|outs[1]                                                             ; |lsu|reg32_cp:hex3|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|always0~0                                                           ; |lsu|reg32_cp:hex2|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex2|outs[0]                                                             ; |lsu|reg32_cp:hex2|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[31]                                                            ; |lsu|reg32_cp:hex2|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[30]                                                            ; |lsu|reg32_cp:hex2|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[29]                                                            ; |lsu|reg32_cp:hex2|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[28]                                                            ; |lsu|reg32_cp:hex2|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[27]                                                            ; |lsu|reg32_cp:hex2|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[26]                                                            ; |lsu|reg32_cp:hex2|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[25]                                                            ; |lsu|reg32_cp:hex2|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[24]                                                            ; |lsu|reg32_cp:hex2|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[23]                                                            ; |lsu|reg32_cp:hex2|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[22]                                                            ; |lsu|reg32_cp:hex2|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[21]                                                            ; |lsu|reg32_cp:hex2|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[20]                                                            ; |lsu|reg32_cp:hex2|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[19]                                                            ; |lsu|reg32_cp:hex2|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[18]                                                            ; |lsu|reg32_cp:hex2|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[17]                                                            ; |lsu|reg32_cp:hex2|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[16]                                                            ; |lsu|reg32_cp:hex2|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[15]                                                            ; |lsu|reg32_cp:hex2|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[14]                                                            ; |lsu|reg32_cp:hex2|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[13]                                                            ; |lsu|reg32_cp:hex2|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[12]                                                            ; |lsu|reg32_cp:hex2|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[11]                                                            ; |lsu|reg32_cp:hex2|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[10]                                                            ; |lsu|reg32_cp:hex2|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex2|outs[9]                                                             ; |lsu|reg32_cp:hex2|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[8]                                                             ; |lsu|reg32_cp:hex2|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[7]                                                             ; |lsu|reg32_cp:hex2|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[6]                                                             ; |lsu|reg32_cp:hex2|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[5]                                                             ; |lsu|reg32_cp:hex2|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[4]                                                             ; |lsu|reg32_cp:hex2|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[3]                                                             ; |lsu|reg32_cp:hex2|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[2]                                                             ; |lsu|reg32_cp:hex2|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex2|outs[1]                                                             ; |lsu|reg32_cp:hex2|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|always0~0                                                           ; |lsu|reg32_cp:hex1|always0~0                                                           ; out0             ;
; |lsu|reg32_cp:hex1|outs[0]                                                             ; |lsu|reg32_cp:hex1|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[31]                                                            ; |lsu|reg32_cp:hex1|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[30]                                                            ; |lsu|reg32_cp:hex1|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[29]                                                            ; |lsu|reg32_cp:hex1|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[28]                                                            ; |lsu|reg32_cp:hex1|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[27]                                                            ; |lsu|reg32_cp:hex1|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[26]                                                            ; |lsu|reg32_cp:hex1|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[25]                                                            ; |lsu|reg32_cp:hex1|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[24]                                                            ; |lsu|reg32_cp:hex1|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[23]                                                            ; |lsu|reg32_cp:hex1|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[22]                                                            ; |lsu|reg32_cp:hex1|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[21]                                                            ; |lsu|reg32_cp:hex1|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[20]                                                            ; |lsu|reg32_cp:hex1|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[19]                                                            ; |lsu|reg32_cp:hex1|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[18]                                                            ; |lsu|reg32_cp:hex1|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[17]                                                            ; |lsu|reg32_cp:hex1|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[16]                                                            ; |lsu|reg32_cp:hex1|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[15]                                                            ; |lsu|reg32_cp:hex1|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[14]                                                            ; |lsu|reg32_cp:hex1|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[13]                                                            ; |lsu|reg32_cp:hex1|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[12]                                                            ; |lsu|reg32_cp:hex1|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[11]                                                            ; |lsu|reg32_cp:hex1|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[10]                                                            ; |lsu|reg32_cp:hex1|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex1|outs[9]                                                             ; |lsu|reg32_cp:hex1|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[8]                                                             ; |lsu|reg32_cp:hex1|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[7]                                                             ; |lsu|reg32_cp:hex1|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[6]                                                             ; |lsu|reg32_cp:hex1|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[5]                                                             ; |lsu|reg32_cp:hex1|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[4]                                                             ; |lsu|reg32_cp:hex1|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[3]                                                             ; |lsu|reg32_cp:hex1|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[2]                                                             ; |lsu|reg32_cp:hex1|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex1|outs[1]                                                             ; |lsu|reg32_cp:hex1|outs[1]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[0]                                                             ; |lsu|reg32_cp:hex0|outs[0]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[31]                                                            ; |lsu|reg32_cp:hex0|outs[31]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[30]                                                            ; |lsu|reg32_cp:hex0|outs[30]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[29]                                                            ; |lsu|reg32_cp:hex0|outs[29]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[28]                                                            ; |lsu|reg32_cp:hex0|outs[28]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[27]                                                            ; |lsu|reg32_cp:hex0|outs[27]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[26]                                                            ; |lsu|reg32_cp:hex0|outs[26]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[25]                                                            ; |lsu|reg32_cp:hex0|outs[25]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[24]                                                            ; |lsu|reg32_cp:hex0|outs[24]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[23]                                                            ; |lsu|reg32_cp:hex0|outs[23]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[22]                                                            ; |lsu|reg32_cp:hex0|outs[22]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[21]                                                            ; |lsu|reg32_cp:hex0|outs[21]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[20]                                                            ; |lsu|reg32_cp:hex0|outs[20]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[19]                                                            ; |lsu|reg32_cp:hex0|outs[19]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[18]                                                            ; |lsu|reg32_cp:hex0|outs[18]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[17]                                                            ; |lsu|reg32_cp:hex0|outs[17]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[16]                                                            ; |lsu|reg32_cp:hex0|outs[16]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[15]                                                            ; |lsu|reg32_cp:hex0|outs[15]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[14]                                                            ; |lsu|reg32_cp:hex0|outs[14]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[13]                                                            ; |lsu|reg32_cp:hex0|outs[13]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[12]                                                            ; |lsu|reg32_cp:hex0|outs[12]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[11]                                                            ; |lsu|reg32_cp:hex0|outs[11]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[10]                                                            ; |lsu|reg32_cp:hex0|outs[10]                                                            ; regout           ;
; |lsu|reg32_cp:hex0|outs[9]                                                             ; |lsu|reg32_cp:hex0|outs[9]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[8]                                                             ; |lsu|reg32_cp:hex0|outs[8]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[7]                                                             ; |lsu|reg32_cp:hex0|outs[7]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[6]                                                             ; |lsu|reg32_cp:hex0|outs[6]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[5]                                                             ; |lsu|reg32_cp:hex0|outs[5]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[4]                                                             ; |lsu|reg32_cp:hex0|outs[4]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[3]                                                             ; |lsu|reg32_cp:hex0|outs[3]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[2]                                                             ; |lsu|reg32_cp:hex0|outs[2]                                                             ; regout           ;
; |lsu|reg32_cp:hex0|outs[1]                                                             ; |lsu|reg32_cp:hex0|outs[1]                                                             ; regout           ;
; |lsu|latch32_cp:sw|outs[31]                                                            ; |lsu|latch32_cp:sw|outs[31]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[30]                                                            ; |lsu|latch32_cp:sw|outs[30]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[29]                                                            ; |lsu|latch32_cp:sw|outs[29]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[28]                                                            ; |lsu|latch32_cp:sw|outs[28]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[27]                                                            ; |lsu|latch32_cp:sw|outs[27]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[26]                                                            ; |lsu|latch32_cp:sw|outs[26]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[25]                                                            ; |lsu|latch32_cp:sw|outs[25]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[24]                                                            ; |lsu|latch32_cp:sw|outs[24]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[23]                                                            ; |lsu|latch32_cp:sw|outs[23]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[22]                                                            ; |lsu|latch32_cp:sw|outs[22]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[21]                                                            ; |lsu|latch32_cp:sw|outs[21]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[20]                                                            ; |lsu|latch32_cp:sw|outs[20]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[19]                                                            ; |lsu|latch32_cp:sw|outs[19]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[18]                                                            ; |lsu|latch32_cp:sw|outs[18]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[17]                                                            ; |lsu|latch32_cp:sw|outs[17]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[16]                                                            ; |lsu|latch32_cp:sw|outs[16]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[15]                                                            ; |lsu|latch32_cp:sw|outs[15]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[14]                                                            ; |lsu|latch32_cp:sw|outs[14]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[13]                                                            ; |lsu|latch32_cp:sw|outs[13]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[12]                                                            ; |lsu|latch32_cp:sw|outs[12]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[11]                                                            ; |lsu|latch32_cp:sw|outs[11]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[10]                                                            ; |lsu|latch32_cp:sw|outs[10]                                                            ; out              ;
; |lsu|latch32_cp:sw|outs[9]                                                             ; |lsu|latch32_cp:sw|outs[9]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[8]                                                             ; |lsu|latch32_cp:sw|outs[8]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[7]                                                             ; |lsu|latch32_cp:sw|outs[7]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[6]                                                             ; |lsu|latch32_cp:sw|outs[6]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[5]                                                             ; |lsu|latch32_cp:sw|outs[5]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[4]                                                             ; |lsu|latch32_cp:sw|outs[4]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[3]                                                             ; |lsu|latch32_cp:sw|outs[3]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[2]                                                             ; |lsu|latch32_cp:sw|outs[2]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[1]                                                             ; |lsu|latch32_cp:sw|outs[1]                                                             ; out              ;
; |lsu|latch32_cp:sw|outs[0]                                                             ; |lsu|latch32_cp:sw|outs[0]                                                             ; out              ;
; |lsu|addr_dec:ad|data_en                                                               ; |lsu|addr_dec:ad|data_en                                                               ; out0             ;
; |lsu|addr_dec:ad|in_en~0                                                               ; |lsu|addr_dec:ad|in_en~0                                                               ; out0             ;
; |lsu|addr_dec:ad|in_en                                                                 ; |lsu|addr_dec:ad|in_en                                                                 ; out0             ;
; |lsu|ld_mux:loader|LessThan2~0                                                         ; |lsu|ld_mux:loader|LessThan2~0                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan2~1                                                         ; |lsu|ld_mux:loader|LessThan2~1                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan2~2                                                         ; |lsu|ld_mux:loader|LessThan2~2                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan2~3                                                         ; |lsu|ld_mux:loader|LessThan2~3                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~0                                                         ; |lsu|ld_mux:loader|LessThan3~0                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~1                                                         ; |lsu|ld_mux:loader|LessThan3~1                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~2                                                         ; |lsu|ld_mux:loader|LessThan3~2                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~3                                                         ; |lsu|ld_mux:loader|LessThan3~3                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan3~4                                                         ; |lsu|ld_mux:loader|LessThan3~4                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan4~0                                                         ; |lsu|ld_mux:loader|LessThan4~0                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan4~1                                                         ; |lsu|ld_mux:loader|LessThan4~1                                                         ; out0             ;
; |lsu|ld_mux:loader|LessThan4~2                                                         ; |lsu|ld_mux:loader|LessThan4~2                                                         ; out0             ;
; |lsu|addr_dec:ad|LessThan2~0                                                           ; |lsu|addr_dec:ad|LessThan2~0                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan2~1                                                           ; |lsu|addr_dec:ad|LessThan2~1                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan2~2                                                           ; |lsu|addr_dec:ad|LessThan2~2                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan2~3                                                           ; |lsu|addr_dec:ad|LessThan2~3                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~0                                                           ; |lsu|addr_dec:ad|LessThan3~0                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~1                                                           ; |lsu|addr_dec:ad|LessThan3~1                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~2                                                           ; |lsu|addr_dec:ad|LessThan3~2                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~3                                                           ; |lsu|addr_dec:ad|LessThan3~3                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan3~4                                                           ; |lsu|addr_dec:ad|LessThan3~4                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan4~0                                                           ; |lsu|addr_dec:ad|LessThan4~0                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan4~1                                                           ; |lsu|addr_dec:ad|LessThan4~1                                                           ; out0             ;
; |lsu|addr_dec:ad|LessThan4~2                                                           ; |lsu|addr_dec:ad|LessThan4~2                                                           ; out0             ;
; |lsu|reg32_cp:lcd|Equal0~0                                                             ; |lsu|reg32_cp:lcd|Equal0~0                                                             ; out0             ;
; |lsu|reg32_cp:ledg|Equal0~0                                                            ; |lsu|reg32_cp:ledg|Equal0~0                                                            ; out0             ;
; |lsu|reg32_cp:ledr|Equal0~0                                                            ; |lsu|reg32_cp:ledr|Equal0~0                                                            ; out0             ;
; |lsu|latch32_cp:sw|Equal0~0                                                            ; |lsu|latch32_cp:sw|Equal0~0                                                            ; out0             ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a1  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a1  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a2  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a2  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a3  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a3  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a4  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a4  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a5  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a5  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a6  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a6  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a7  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a7  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a8  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a8  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a9  ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a9  ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a10 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a10 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a11 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a11 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a12 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a12 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a13 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a13 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a14 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a14 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a15 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a15 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a16 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a16 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a17 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a17 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a18 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a18 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a19 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a19 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a20 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a20 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a21 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a21 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a22 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a22 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a23 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a23 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a24 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a24 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a25 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a25 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a26 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a26 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a27 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a27 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a28 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a28 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a29 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a29 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a30 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a30 ; portadataout0    ;
; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a31 ; |lsu|datamem:dmem|altsyncram:memory_rtl_0|altsyncram_ld41:auto_generated|ram_block1a31 ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a0   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a0   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a1   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a1   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a2   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a2   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a3   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a3   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a4   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a4   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a5   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a5   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a6   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a6   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a7   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a7   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a8   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a8   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a9   ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a9   ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a10  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a10  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a11  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a11  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a12  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a12  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a13  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a13  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a14  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a14  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a15  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a15  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a16  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a16  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a17  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a17  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a18  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a18  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a19  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a19  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a20  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a20  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a21  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a21  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a22  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a22  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a23  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a23  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a24  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a24  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a25  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a25  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a26  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a26  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a27  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a27  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a28  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a28  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a29  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a29  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a30  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a30  ; portadataout0    ;
; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a31  ; |lsu|outmem:omem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a31  ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a0    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a0    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a1    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a1    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a2    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a2    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a3    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a3    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a4    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a4    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a5    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a5    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a6    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a6    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a7    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a7    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a8    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a8    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a9    ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a9    ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a10   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a10   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a11   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a11   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a12   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a12   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a13   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a13   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a14   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a14   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a15   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a15   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a16   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a16   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a17   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a17   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a18   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a18   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a19   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a19   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a20   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a20   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a21   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a21   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a22   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a22   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a23   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a23   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a24   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a24   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a25   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a25   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a26   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a26   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a27   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a27   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a28   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a28   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a29   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a29   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a30   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a30   ; portadataout0    ;
; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a31   ; |lsu|inmem:imem|altsyncram:memory_rtl_0|altsyncram_qa41:auto_generated|ram_block1a31   ; portadataout0    ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 24 15:59:51 2023
Info: Command: quartus_sim --simulation_results_format=VWF singlecycle -c singlecycle
Info (324025): Using vector source file "/home/ntphu/test_site/CA/MS2/tb/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       1.01 %
Info (328052): Number of transitions in simulation is 335
Info (324045): Vector file singlecycle.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 641 megabytes
    Info: Processing ended: Tue Oct 24 15:59:52 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


