# NMOS 6510 - Zeropage Indirect Y Indexed (normal, non-RMW) per-cycle behaviour for ADC/STA/AND/CMP/EOR/LDA/ORA/SBC/LAX and related instructions: shows the sequence PC, PC+1 (offset), DO, DO+1 (abs high), dummy/corrected read <AAH,AAL+Y>, and the data cycle with note to add a cycle for page-cross or write.

STX zp, y

Cycle

LDA zp, x

LDY zp, x

Address-Bus

Data-Bus

ORA zp, x

SBC zp, x

STA zp, x

Read/Write

1

PC

Opcode fetch

R

2

PC + 1

Direct Offset

R

3 (*)

DO

Byte at direct offset

R

4

AA

Data

R/W

(*) Dummy fetch from direct offset, before the index was added

- 85 -

Zeropage X Indexed Indirect
ADC (zp, x)
STA (zp, x)

AND (zp, x)
LAX (zp, x)

Cycle

CMP (zp, x)
SAX (zp, x)

EOR (zp, x)

LDA (zp, x)


---
Additional information can be found by searching:
- "zeropage_indirect_y_indexed_rmw_unintended" which expands on unintended R-M-W variants and their similar cycles
