INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tfowler6/riscv32/src/fpu_src/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tfowler6/riscv32/src/fpu_src/FPU/FPU.srcs/sim_1/new/adder_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_sim
