INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 06:10:29 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 oehb6/data_reg_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller0/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.463ns (32.296%)  route 3.067ns (67.704%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=752, unset)          0.537     0.537    oehb6/clk
                         FDPE                                         r  oehb6/data_reg_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 r  oehb6/data_reg_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.668     1.380    cmpi3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.683 f  cmpi3/dataOutArray[0]0_carry/CO[3]
                         net (fo=15, unplaced)        0.681     2.364    control_merge4/oehb1/CO[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     2.407 r  control_merge4/oehb1/reg_value_i_3__3/O
                         net (fo=13, unplaced)        0.320     2.727    fork2/generateBlocks[0].regblock/reg_value_reg_4
                         LUT2 (Prop_lut2_I1_O)        0.043     2.770 f  fork2/generateBlocks[0].regblock/a_address0[12]_INST_0_i_5/O
                         net (fo=3, unplaced)         0.425     3.195    control_merge5/oehb1/Empty_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.238 f  control_merge5/oehb1/a_address0[12]_INST_0_i_4/O
                         net (fo=4, unplaced)         0.294     3.532    mc_load0/Buffer_2/full_reg_reg_7
                         LUT6 (Prop_lut6_I4_O)        0.043     3.575 r  mc_load0/Buffer_2/a_address0[12]_INST_0_i_1/O
                         net (fo=68, unplaced)        0.360     3.935    mc_load0/Buffer_2/full_reg_reg_2
                         LUT4 (Prop_lut4_I0_O)        0.051     3.986 r  mc_load0/Buffer_2/minusOp__0_carry_i_1/O
                         net (fo=1, unplaced)         0.000     3.986    mem_controller0/DI[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.265     4.251 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.258    mem_controller0/minusOp__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.312 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.312    mem_controller0/minusOp__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.366 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.366    mem_controller0/minusOp__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.420 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.420    mem_controller0/minusOp__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.474 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.474    mem_controller0/minusOp__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.528 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.528    mem_controller0/minusOp__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.582 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.582    mem_controller0/minusOp__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.755 r  mem_controller0/minusOp__0_carry__6/O[1]
                         net (fo=2, unplaced)         0.312     5.067    mem_controller0/counter[29]
                         FDCE                                         r  mem_controller0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=752, unset)          0.510     6.510    mem_controller0/clk
                         FDCE                                         r  mem_controller0/counter_reg[29]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_D)       -0.141     6.334    mem_controller0/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          6.334    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  1.267    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2472.008 ; gain = 220.887 ; free physical = 187906 ; free virtual = 249411
