// Seed: 1402639328
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7, id_8;
  always @(posedge 1, posedge id_2) id_6 = 1;
  module_0();
endmodule
module module_2;
  always @(negedge 1'b0 or negedge 1'b0) begin
    {1, 1} <= 1;
    $display(1, 1'b0, id_1, id_1, id_1 + "" + 1 - id_1, 1, 1, 1, 1, !id_1, id_1, 1'b0);
    if (1) id_1 <= id_1;
    else begin
      id_1 = 1;
    end
  end
  module_0();
endmodule
