
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.040951                       # Number of seconds simulated
sim_ticks                                4040951117000                       # Number of ticks simulated
final_tick                               4040951117000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133272                       # Simulator instruction rate (inst/s)
host_op_rate                                   150521                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              957853229                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658728                       # Number of bytes of host memory used
host_seconds                                  4218.76                       # Real time elapsed on the host
sim_insts                                   562241698                       # Number of instructions simulated
sim_ops                                     635013051                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst        5527829824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data        1901957504                       # Number of bytes read from this memory
system.physmem.bytes_read::total           7429787328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst   5527829824                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total      5527829824                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks   1044607680                       # Number of bytes written to this memory
system.physmem.bytes_written::total        1044607680                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst           86372341                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data           29718086                       # Number of read requests responded to by this memory
system.physmem.num_reads::total             116090427                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks        16321995                       # Number of write requests responded to by this memory
system.physmem.num_writes::total             16321995                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst           1367952659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            470670753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1838623411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst      1367952659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total         1367952659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         258505399                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              258505399                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         258505399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst          1367952659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           470670753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2097128810                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                99053829                       # Number of BP lookups
system.cpu.branchPred.condPredicted          55338090                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2842547                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             55744196                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                48218503                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.499594                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                13610001                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             258980                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3349840                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3347126                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2714                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27185                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4040951118                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles         1867455943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      573553337                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    99053829                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           65175630                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     248585457                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5695457                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingTrapStallCycles           471                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  89340103                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2698824                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         2118889599                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.305318                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.871049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               1870315681     88.27%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 30970813      1.46%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 36844005      1.74%     91.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                180759100      8.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           2118889599                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.024513                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.141935                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles               1862238199                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5535773                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 248394709                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                127159                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2593759                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             31038203                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                253979                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              646034014                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                561390                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2593759                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles               1862552557                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  691365                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        4766890                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 248193226                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 91802                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              645977661                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  25747                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     87                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    153                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           811159901                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3001084301                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        834472702                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790308                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 15369593                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              50545                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3264                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    255009                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             81889288                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            50317739                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1735485                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4116378                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  645626709                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                5805                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 642902240                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            405359                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10619463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14300439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            407                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    2118889599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.303415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.672656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1696346915     80.06%     80.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           237268671     11.20%     91.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           150188470      7.09%     98.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            35085543      1.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2118889599                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                47580103     48.78%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    407      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               37801565     38.75%     87.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              12161896     12.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             507055322     78.87%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3665832      0.57%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             81860365     12.73%     92.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50273357      7.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              642902240                       # Type of FU issued
system.cpu.iq.rate                           0.159097                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    97543971                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.151724                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         3502643377                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         656257624                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    640462555                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              740446195                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4027062                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       497939                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5689                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       391337                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        26986                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         39627                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2593759                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  607834                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 46390                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           645632546                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            115811                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              81889288                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             50317739                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3240                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    474                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5689                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1235750                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1443198                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2678948                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             640759568                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              81823233                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2142672                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            32                       # number of nop insts executed
system.cpu.iew.exec_refs                    132057935                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98087319                       # Number of branches executed
system.cpu.iew.exec_stores                   50234702                       # Number of stores executed
system.cpu.iew.exec_rate                     0.158567                       # Inst execution rate
system.cpu.iew.wb_sent                      640472441                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     640462571                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 334935069                       # num instructions producing a value
system.cpu.iew.wb_consumers                 690664532                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.158493                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.484946                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        10619496                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2588578                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   2115816657                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.300127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.801547                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1721269309     81.35%     81.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    252809977     11.95%     93.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     95975630      4.54%     97.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     25415817      1.20%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6095876      0.29%     99.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6542358      0.31%     99.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       697589      0.03%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3357273      0.16%     99.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3652828      0.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   2115816657                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241698                       # Number of instructions committed
system.cpu.commit.committedOps              635013051                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131317751                       # Number of memory references committed
system.cpu.commit.loads                      81391349                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97381880                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172469                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857412                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500048918     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599034      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81391349     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926386      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013051                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3652828                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   2757793418                       # The number of ROB reads
system.cpu.rob.rob_writes                  1294338057                       # The number of ROB writes
system.cpu.timesIdled                        85208828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      1922061519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241698                       # Number of Instructions Simulated
system.cpu.committedOps                     635013051                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.187213                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.187213                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.139136                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.139136                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                761148453                       # number of integer regfile reads
system.cpu.int_regfile_writes               457462398                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2193270189                       # number of cc regfile reads
system.cpu.cc_regfile_writes                333587899                       # number of cc regfile writes
system.cpu.misc_regfile_reads               129582366                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5175                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          29718085                       # number of replacements
system.cpu.dcache.tags.tagsinuse             1.000000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            80599489                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          29718086                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.712136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     1.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         154714319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        154714319                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     54726151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        54726151                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     25868123                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25868123                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2652                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2652                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      80594274                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         80594274                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     80594274                       # number of overall hits
system.cpu.dcache.overall_hits::total        80594274                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     20498448                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20498448                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     23898293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     23898293                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data     44396741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       44396741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     44396741                       # number of overall misses
system.cpu.dcache.overall_misses::total      44396741                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 920937474000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 920937474000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1111251631295                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1111251631295                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        81000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        81000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 2032189105295                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2032189105295                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 2032189105295                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2032189105295                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     75224599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     75224599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2564                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2564                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    124991015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    124991015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    124991015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    124991015                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.272497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.272497                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.480209                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.480209                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000754                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000754                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000390                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000390                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.355199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.355199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.355199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.355199                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44927.180536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44927.180536                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46499.205248                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46499.205248                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        40500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        40500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45773.384702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45773.384702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45773.384702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45773.384702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1021714                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             66213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.430716                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     16321995                       # number of writebacks
system.cpu.dcache.writebacks::total          16321995                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2987155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2987155                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data     11691501                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     11691501                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     14678656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14678656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     14678656                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14678656                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     17511293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     17511293                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     12206792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     12206792                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     29718085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     29718085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     29718085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     29718085                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 775073375000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 775073375000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 531009588995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 531009588995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1306082963995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1306082963995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1306082963995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1306082963995                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.232787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.232787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.245282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.245282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000377                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.237762                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.237762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.237762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.237762                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 44261.344665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44261.344665                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43501.158125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43501.158125                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43949.095778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43949.095778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43949.095778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43949.095778                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          86372339                       # number of replacements
system.cpu.icache.tags.tagsinuse             1.000000                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1471741                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          86372340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              0.017039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             42000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     1.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         175712443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        175712443                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1471741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1471741                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1471741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1471741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1471741                       # number of overall hits
system.cpu.icache.overall_hits::total         1471741                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     87868362                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      87868362                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     87868362                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       87868362                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     87868362                       # number of overall misses
system.cpu.icache.overall_misses::total      87868362                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 3967771812000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 3967771812000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 3967771812000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 3967771812000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 3967771812000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 3967771812000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     89340103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     89340103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     89340103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     89340103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     89340103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     89340103                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.983527                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.983527                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.983527                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.983527                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.983527                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.983527                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45155.864087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45155.864087                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45155.864087                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45155.864087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45155.864087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45155.864087                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     86372339                       # number of writebacks
system.cpu.icache.writebacks::total          86372339                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst      1496021                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1496021                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst      1496021                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1496021                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst      1496021                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1496021                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     86372341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     86372341                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     86372341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     86372341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     86372341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     86372341                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 3745148049000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 3745148049000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 3745148049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 3745148049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 3745148049000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 3745148049000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.966781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.966781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.966781                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.966781                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.966781                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.966781                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 43360.501819                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43360.501819                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 43360.501819                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43360.501819                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 43360.501819                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43360.501819                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests     261264460                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests    131713705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        18234                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4040951117000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          103749078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16321995                       # Transaction distribution
system.membus.trans_dist::WritebackClean     86372339                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13396090                       # Transaction distribution
system.membus.trans_dist::ReadExReq          12341348                       # Transaction distribution
system.membus.trans_dist::ReadExResp         12341348                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       86372341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17376738                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port    259117020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port     89154257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              348271277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port  11055659456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port   2946565184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             14002224640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         129566652                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000263                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016228                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               129532521     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                   34131      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           129566652                       # Request fanout histogram
system.membus.reqLayer0.occupancy        682702652144                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy       431861700000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy       148590430000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
