
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jieliu15' on host 'u11-jieliu15' (Linux_x86_64 version 4.4.0-124-generic) on Fri Sep 28 05:08:53 PDT 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/curr/jieliu15/HLS_design/QR/qrf/8x8'
INFO: [HLS 200-10] Creating and opening project '/curr/jieliu15/HLS_design/QR/qrf/8x8/qr'.
INFO: [HLS 200-10] Adding design file 'qrf.cpp' to the project
INFO: [HLS 200-10] Adding design file 'qrf.h' to the project
INFO: [HLS 200-10] Adding test bench file 'qrf_tb.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1'.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../qrf_tb.cpp in debug mode
   Compiling ../../../../qrf.cpp in debug mode
   Generating csim.exe
A = 
   |(82.0000000000)    (41.0000000000)    (62.0000000000)    (23.0000000000)    (26.0000000000)    (61.0000000000)    (54.0000000000)    (57.0000000000) |
   |(23.0000000000)    (20.0000000000)    (52.0000000000)    (26.0000000000)    (61.0000000000)     (7.0000000000)    (64.0000000000)    (14.0000000000) |
   |(46.0000000000)    (28.0000000000)    (25.0000000000)    (86.0000000000)    (60.0000000000)    (56.0000000000)    (21.0000000000)    (85.0000000000) |
   |(61.0000000000)    (79.0000000000)    (17.0000000000)    (11.0000000000)    (54.0000000000)    (83.0000000000)    (54.0000000000)    (75.0000000000) |
   |(15.0000000000)    (15.0000000000)    (93.0000000000)    (66.0000000000)    (89.0000000000)    (53.0000000000)    (41.0000000000)    (83.0000000000) |
   |(29.0000000000)    (17.0000000000)    (47.0000000000)    (61.0000000000)     (3.0000000000)    (90.0000000000)    (11.0000000000)    (45.0000000000) |
   |(17.0000000000)    (85.0000000000)    (60.0000000000)    (34.0000000000)    (29.0000000000)    (51.0000000000)    (49.0000000000)    (86.0000000000) |
   |(31.0000000000)    (99.0000000000)    (54.0000000000)    (50.0000000000)    (73.0000000000)    (19.0000000000)    (89.0000000000)    (69.0000000000) |
Q = 
   | (0.6606462002)    (-0.3665806055)     (0.0329794474)     (0.4390668571)    (-0.2503126860)     (0.3353572190)    (-0.2287341505)    (-0.0886450186) |
   | (0.1853032261)    (-0.0243263971)     (0.3149668574)     (0.1645996720)     (0.3714588881)     (0.2074687183)     (0.6403692365)     (0.4976706505) |
   | (0.3706064522)    (-0.1594692767)    (-0.0960540697)    (-0.7941579819)     (0.1600795984)     (0.1788422763)    (-0.2372042835)     (0.2888444066) |
   | (0.4914563596)     (0.1751830727)    (-0.4444378018)     (0.1430742443)     (0.3274949789)    (-0.6297702789)     (0.0747037530)    (-0.0184961241) |
   | (0.1208499223)     (0.0022028387)     (0.7751086354)    (-0.0234854743)     (0.3526953459)    (-0.3062295914)    (-0.3305340409)    (-0.2379547358) |
   | (0.2336431891)    (-0.1065576375)     (0.2470574081)    (-0.3193358183)    (-0.6028121114)    (-0.3423852921)     (0.5019531250)    (-0.1961548328) |
   | (0.1369632334)     (0.6304566860)     (0.1762991995)     (0.0976088196)    (-0.4053211808)    (-0.0804645568)    (-0.2854684293)     (0.5393556952) |
   | (0.2497564852)     (0.6325127482)    (-0.0067013055)    (-0.1300600022)     (0.1200907528)     (0.4454416931)     (0.1818228811)    (-0.5241080523) |
R = 
   |(124.1208953857)    (122.1470413208)    (112.1406555176)     (96.6638183594)    (110.9160537720)    (142.3048095703)    (118.3201293945)    (158.1683807373) |
   |  (0.0000000000)    (108.2871475220)     (42.1781578064)     (25.8553524017)     (53.2097702026)     (17.7758159637)     (70.8629760742)     (71.5985794067) |
   |  (0.0000000000)      (0.0000000000)    (102.3790817261)     (67.6849670410)     (64.6568832397)     (34.1290168762)     (38.4613189697)     (54.9428825378) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)    (-76.5594711304)    (-28.1790866852)    (-32.1404533386)     (14.0245723724)    (-46.3408508301) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)     (70.0341262817)    (-30.4722270966)     (29.9597988129)      (4.6772999763) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)    (-63.0318336487)     (20.5152721405)    (-27.0201244354) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)     (21.8485717773)    (-35.4832038879) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (6.7231140137) |
A reconstructed = 
   |(82.0000000000)    (41.0000076294)    (62.0000076294)    (23.0000000000)    (26.0000114441)    (61.0000190735)    (54.0000228882)    (57.0000152588) |
   |(23.0000019073)    (20.0000057220)    (52.0000000000)    (26.0000057220)    (61.0000076294)     (7.0000085831)    (64.0000000000)    (14.0000085831) |
   |(46.0000038147)    (28.0000095367)    (25.0000038147)    (86.0000000000)    (60.0000076294)    (56.0000076294)    (21.0000190735)    (85.0000152588) |
   |(61.0000038147)    (79.0000152588)    (17.0000076294)    (11.0000219345)    (54.0000076294)    (83.0000000000)    (54.0000076294)    (75.0000305176) |
   |(15.0000009537)    (14.9999990463)    (93.0000152588)    (66.0000076294)    (89.0000305176)    (53.0000076294)    (41.0000076294)    (83.0000305176) |
   |(29.0000019073)    (17.0000019073)    (47.0000076294)    (61.0000114441)     (3.0000076294)    (90.0000305176)    (11.0000076294)    (45.0000076294) |
   |(17.0000000000)    (85.0000076294)    (60.0000000000)    (33.9999923706)    (28.9999923706)    (51.0000000000)    (48.9999961853)    (86.0000076294) |
   |(30.9999980927)    (99.0000152588)    (54.0000076294)    (50.0000000000)    (73.0000000000)    (19.0000190735)    (89.0000000000)    (69.0000076294) |
I reconstructed = 
   | (1.0000003576)     (0.0000000708)     (0.0000000205)     (0.0000000555)    (-0.0000000075)    (-0.0000000540)    (-0.0000000596)     (0.0000000335) |
   | (0.0000000708)     (1.0000000000)     (0.0000001192)    (-0.0000000354)    (-0.0000000298)     (0.0000000000)     (0.0000000298)    (-0.0000000298) |
   | (0.0000000205)     (0.0000001192)     (0.9999998808)     (0.0000002570)     (0.0000000373)    (-0.0000000037)     (0.0000000000)    (-0.0000000596) |
   | (0.0000000555)    (-0.0000000354)     (0.0000002570)     (1.0000000000)     (0.0000000037)    (-0.0000000231)     (0.0000000503)    (-0.0000000168) |
   |(-0.0000000075)    (-0.0000000298)     (0.0000000373)     (0.0000000037)     (1.0000003576)    (-0.0000000298)    (-0.0000000447)     (0.0000000075) |
   |(-0.0000000540)     (0.0000000000)    (-0.0000000037)    (-0.0000000231)    (-0.0000000298)     (1.0000001192)    (-0.0000000075)     (0.0000000969) |
   |(-0.0000000596)     (0.0000000298)     (0.0000000000)     (0.0000000503)    (-0.0000000447)    (-0.0000000075)     (1.0000000000)    (-0.0000000298) |
   | (0.0000000335)    (-0.0000000298)    (-0.0000000596)    (-0.0000000168)     (0.0000000075)     (0.0000000969)    (-0.0000000298)     (1.0000000000) |
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'qrf.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:47 ; elapsed = 00:00:34 . Memory (MB): peak = 359.945 ; gain = 13.375 ; free physical = 124082 ; free virtual = 128736
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:32 ; elapsed = 00:01:24 . Memory (MB): peak = 359.945 ; gain = 13.375 ; free physical = 123851 ; free virtual = 128734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:57 ; elapsed = 00:01:55 . Memory (MB): peak = 1319.953 ; gain = 973.383 ; free physical = 122727 ; free virtual = 127928
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:349) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:370) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::generic_copysign<float>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_basic_math.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_copysign<float>' into 'hls::generic_fabs<float>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_basic_math.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_fabs<float>' into 'hls::abs' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part1.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hls_rsr::generic_sqrt' into 'hls::sqrtf' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part2.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::qrf_magnitude<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:147) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_sqrt' into 'hls::qrf_magnitude<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_copysign<float>' into 'hls::copysignf' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part1.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:124) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::qrf_givens<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_copysign' into 'hls::qrf_givens<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_vm<float>' into 'hls::qrf_mm_or_mag<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float const>' into 'hls::qrf_mm_or_mag<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:132) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_vm<float>' into 'hls::qrf_mm<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:113) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_mm_or_mag<float>' into 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:667) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_mm<float>' into 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:672) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:690) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_top<false, 8, 8, MY_CONFIG, float, float>' into 'qrf_top' (qrf.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:04 ; elapsed = 00:02:04 . Memory (MB): peak = 1809.168 ; gain = 1462.598 ; free physical = 122130 ; free virtual = 127382
INFO: [XFORM 203-501] Unrolling loop 'update_r' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:660) in function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'update_q' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:669) in function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'G.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'G.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'G.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'G.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'G_delay' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:594) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'G_delay.0' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:594) automatically.
INFO: [XFORM 203-102] Partitioning array 'G_delay.1' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:594) automatically.
INFO: [XFORM 203-102] Partitioning array 'CONFIG.SEQUENCE' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'to_rot.V' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:583) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rotations.V' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:592) .
INFO: [XFORM 203-101] Partitioning array 'q_i' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:577) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'r_i' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:578) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'to_rot.V' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:583) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rotations.V' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:592) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:349) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:370) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::generic_copysign<float>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_basic_math.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_copysign<float>' into 'hls::generic_fabs<float>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_basic_math.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_fabs<float>' into 'hls::abs' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part1.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hls_rsr::generic_sqrt' into 'hls::sqrtf' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part2.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::qrf_magnitude<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:147) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_sqrt' into 'hls::qrf_magnitude<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_copysign<float>' into 'hls::copysignf' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part1.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:124) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_magnitude<float>' into 'hls::qrf_givens<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::qrf_givens<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_copysign' into 'hls::qrf_givens<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_vm<float>' into 'hls::qrf_mm_or_mag<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:122) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float const>' into 'hls::qrf_mm_or_mag<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:132) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_vm<float>' into 'hls::qrf_mm<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:113) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_mm_or_mag<float>' into 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:667) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_mm<float>' into 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:672) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:690) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::qrf_top<false, 8, 8, MY_CONFIG, float, float>' into 'qrf_top' (qrf.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:618:93) to (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:618:82) in function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:681:49) to (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:681:43) in function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:685:54) to (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:685:48) in function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:15 ; elapsed = 00:02:21 . Memory (MB): peak = 2449.168 ; gain = 2102.598 ; free physical = 121193 ; free virtual = 126760
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'row_copy' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:598:43) in function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'rotate' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:641:85) in function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'px' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:616:79) in function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'row_assign_loop' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:678:50) in function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'hls::qrf_givens<float>' to 'qrf_givens<float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:226)
WARNING: [XFORM 203-631] Renaming function 'hls::qrf_alt<false, 8, 8, MY_CONFIG, float, float>' to 'qrf_alt' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:107:42)
INFO: [XFORM 203-521] Merging 2 loops (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:601, /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:609) in function 'qrf_alt'.
INFO: [XFORM 203-521] Merging 2 loops (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:660, /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:669) in function 'qrf_alt'.
INFO: [XFORM 203-521] Merging 2 loops (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:681, /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:685) in function 'qrf_alt'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'col_copy_r_i' in function 'qrf_alt'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'update_r' in function 'qrf_alt'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'col_r_assign_loop' in function 'qrf_alt'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:18 ; elapsed = 00:02:24 . Memory (MB): peak = 2634.758 ; gain = 2288.188 ; free physical = 121044 ; free virtual = 126614
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'qrf_top' ...
WARNING: [SYN 201-103] Legalizing function name 'qrf_givens<float>' to 'qrf_givens_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrf_givens_float_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'qrf_givens<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 144.62 seconds; current allocated memory: 1.925 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrf_alt'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col_copy_q_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'calc_rotations'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 79.
INFO: [SCHED 204-61] Pipelining loop 'update_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:667) of variable 'a', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:124->/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:667 on array 'r_i[0]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_qrf.h:578 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'r_i_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'col_r_assign_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrf_top'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrf_givens_float_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'qrf_top_fadd_32ns_32ns_32_9_full_dsp_0' to 'qrf_top_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_top_fmul_32ns_32ns_32_5_max_dsp_0' to 'qrf_top_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_top_fdiv_32ns_32ns_32_17_0' to 'qrf_top_fdiv_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_top_fcmp_32ns_32ns_1_2_0' to 'qrf_top_fcmp_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_top_fsqrt_32ns_32ns_32_17_0' to 'qrf_top_fsqrt_32nfYi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'qrf_givens_float_s' is 10943 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'qrf_top_fadd_32nsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'qrf_top_fcmp_32nseOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'qrf_top_fdiv_32nsdEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'qrf_top_fmul_32nscud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'qrf_top_fsqrt_32nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrf_givens_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrf_alt'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'qrf_alt_CONFIG_BATCH_CNTS' to 'qrf_alt_CONFIG_BAg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_alt_CONFIG_SEQUENCE_0' to 'qrf_alt_CONFIG_SEhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_alt_CONFIG_SEQUENCE_1' to 'qrf_alt_CONFIG_SEibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'qrf_alt_CONFIG_SEQUENCE_2' to 'qrf_alt_CONFIG_SEjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'qrf_top_fadd_32nsbkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'qrf_top_fmul_32nscud': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrf_alt'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrf_top'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'qrf_top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qrf_top/Q' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qrf_top/R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'qrf_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrf_top'.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 1.944 GB.
INFO: [RTMG 210-279] Implementing memory 'qrf_alt_CONFIG_BAg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'qrf_alt_CONFIG_SEhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'qrf_alt_CONFIG_SEibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'qrf_alt_CONFIG_SEjbC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'qrf_alt_q_i_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d4_A' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'qrf_top_a_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:26 ; elapsed = 00:02:38 . Memory (MB): peak = 2634.758 ; gain = 2288.188 ; free physical = 121014 ; free virtual = 126595
INFO: [SYSC 207-301] Generating SystemC RTL for qrf_top.
INFO: [VHDL 208-304] Generating VHDL RTL for qrf_top.
INFO: [VLOG 209-307] Generating Verilog RTL for qrf_top.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/tools/xilinx/Vivado/2017.4/lnx64/tools/gcc/bin/g++"
   Compiling qrf_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_qrf_top.cpp
   Compiling qrf.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
A = 
   |(82.0000000000)    (41.0000000000)    (62.0000000000)    (23.0000000000)    (26.0000000000)    (61.0000000000)    (54.0000000000)    (57.0000000000) |
   |(23.0000000000)    (20.0000000000)    (52.0000000000)    (26.0000000000)    (61.0000000000)     (7.0000000000)    (64.0000000000)    (14.0000000000) |
   |(46.0000000000)    (28.0000000000)    (25.0000000000)    (86.0000000000)    (60.0000000000)    (56.0000000000)    (21.0000000000)    (85.0000000000) |
   |(61.0000000000)    (79.0000000000)    (17.0000000000)    (11.0000000000)    (54.0000000000)    (83.0000000000)    (54.0000000000)    (75.0000000000) |
   |(15.0000000000)    (15.0000000000)    (93.0000000000)    (66.0000000000)    (89.0000000000)    (53.0000000000)    (41.0000000000)    (83.0000000000) |
   |(29.0000000000)    (17.0000000000)    (47.0000000000)    (61.0000000000)     (3.0000000000)    (90.0000000000)    (11.0000000000)    (45.0000000000) |
   |(17.0000000000)    (85.0000000000)    (60.0000000000)    (34.0000000000)    (29.0000000000)    (51.0000000000)    (49.0000000000)    (86.0000000000) |
   |(31.0000000000)    (99.0000000000)    (54.0000000000)    (50.0000000000)    (73.0000000000)    (19.0000000000)    (89.0000000000)    (69.0000000000) |
Q = 
   | (0.6606462002)    (-0.3665806055)     (0.0329794474)     (0.4390668571)    (-0.2503126860)     (0.3353572190)    (-0.2287341505)    (-0.0886450186) |
   | (0.1853032261)    (-0.0243263971)     (0.3149668574)     (0.1645996720)     (0.3714588881)     (0.2074687183)     (0.6403692365)     (0.4976706505) |
   | (0.3706064522)    (-0.1594692767)    (-0.0960540697)    (-0.7941579819)     (0.1600795984)     (0.1788422763)    (-0.2372042835)     (0.2888444066) |
   | (0.4914563596)     (0.1751830727)    (-0.4444378018)     (0.1430742443)     (0.3274949789)    (-0.6297702789)     (0.0747037530)    (-0.0184961241) |
   | (0.1208499223)     (0.0022028387)     (0.7751086354)    (-0.0234854743)     (0.3526953459)    (-0.3062295914)    (-0.3305340409)    (-0.2379547358) |
   | (0.2336431891)    (-0.1065576375)     (0.2470574081)    (-0.3193358183)    (-0.6028121114)    (-0.3423852921)     (0.5019531250)    (-0.1961548328) |
   | (0.1369632334)     (0.6304566860)     (0.1762991995)     (0.0976088196)    (-0.4053211808)    (-0.0804645568)    (-0.2854684293)     (0.5393556952) |
   | (0.2497564852)     (0.6325127482)    (-0.0067013055)    (-0.1300600022)     (0.1200907528)     (0.4454416931)     (0.1818228811)    (-0.5241080523) |
R = 
   |(124.1208953857)    (122.1470413208)    (112.1406555176)     (96.6638183594)    (110.9160537720)    (142.3048095703)    (118.3201293945)    (158.1683807373) |
   |  (0.0000000000)    (108.2871475220)     (42.1781578064)     (25.8553524017)     (53.2097702026)     (17.7758159637)     (70.8629760742)     (71.5985794067) |
   |  (0.0000000000)      (0.0000000000)    (102.3790817261)     (67.6849670410)     (64.6568832397)     (34.1290168762)     (38.4613189697)     (54.9428825378) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)    (-76.5594711304)    (-28.1790866852)    (-32.1404533386)     (14.0245723724)    (-46.3408508301) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)     (70.0341262817)    (-30.4722270966)     (29.9597988129)      (4.6772999763) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)    (-63.0318336487)     (20.5152721405)    (-27.0201244354) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)     (21.8485717773)    (-35.4832038879) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (6.7231140137) |
A reconstructed = 
   |(82.0000000000)    (41.0000076294)    (62.0000076294)    (23.0000000000)    (26.0000114441)    (61.0000190735)    (54.0000228882)    (57.0000152588) |
   |(23.0000019073)    (20.0000057220)    (52.0000000000)    (26.0000057220)    (61.0000076294)     (7.0000085831)    (64.0000000000)    (14.0000085831) |
   |(46.0000038147)    (28.0000095367)    (25.0000038147)    (86.0000000000)    (60.0000076294)    (56.0000076294)    (21.0000190735)    (85.0000152588) |
   |(61.0000038147)    (79.0000152588)    (17.0000076294)    (11.0000219345)    (54.0000076294)    (83.0000000000)    (54.0000076294)    (75.0000305176) |
   |(15.0000009537)    (14.9999990463)    (93.0000152588)    (66.0000076294)    (89.0000305176)    (53.0000076294)    (41.0000076294)    (83.0000305176) |
   |(29.0000019073)    (17.0000019073)    (47.0000076294)    (61.0000114441)     (3.0000076294)    (90.0000305176)    (11.0000076294)    (45.0000076294) |
   |(17.0000000000)    (85.0000076294)    (60.0000000000)    (33.9999923706)    (28.9999923706)    (51.0000000000)    (48.9999961853)    (86.0000076294) |
   |(30.9999980927)    (99.0000152588)    (54.0000076294)    (50.0000000000)    (73.0000000000)    (19.0000190735)    (89.0000000000)    (69.0000076294) |
I reconstructed = 
   | (1.0000003576)     (0.0000000708)     (0.0000000205)     (0.0000000555)    (-0.0000000075)    (-0.0000000540)    (-0.0000000596)     (0.0000000335) |
   | (0.0000000708)     (1.0000000000)     (0.0000001192)    (-0.0000000354)    (-0.0000000298)     (0.0000000000)     (0.0000000298)    (-0.0000000298) |
   | (0.0000000205)     (0.0000001192)     (0.9999998808)     (0.0000002570)     (0.0000000373)    (-0.0000000037)     (0.0000000000)    (-0.0000000596) |
   | (0.0000000555)    (-0.0000000354)     (0.0000002570)     (1.0000000000)     (0.0000000037)    (-0.0000000231)     (0.0000000503)    (-0.0000000168) |
   |(-0.0000000075)    (-0.0000000298)     (0.0000000373)     (0.0000000037)     (1.0000003576)    (-0.0000000298)    (-0.0000000447)     (0.0000000075) |
   |(-0.0000000540)     (0.0000000000)    (-0.0000000037)    (-0.0000000231)    (-0.0000000298)     (1.0000001192)    (-0.0000000075)     (0.0000000969) |
   |(-0.0000000596)     (0.0000000298)     (0.0000000000)     (0.0000000503)    (-0.0000000447)    (-0.0000000075)     (1.0000000000)    (-0.0000000298) |
   | (0.0000000335)    (-0.0000000298)    (-0.0000000596)    (-0.0000000168)     (0.0000000075)     (0.0000000969)    (-0.0000000298)     (1.0000000000) |
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/tools/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/tools/xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_qrf_top_top glbl -prj qrf_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile /opt/tools/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s qrf_top -debug wave 
Multi-threading is on. Using 70 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_top_fmul_32nscud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_top_fmul_32nscud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_alt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_alt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_alt_CONFIG_SEibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_alt_CONFIG_SEibs_rom
INFO: [VRFC 10-311] analyzing module qrf_alt_CONFIG_SEibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_alt_CONFIG_SEjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_alt_CONFIG_SEjbC_rom
INFO: [VRFC 10-311] analyzing module qrf_alt_CONFIG_SEjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_alt_CONFIG_BAg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_alt_CONFIG_BAg8j_rom
INFO: [VRFC 10-311] analyzing module qrf_alt_CONFIG_BAg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_top_fcmp_32nseOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_top_fcmp_32nseOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_givens_float_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_givens_float_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_top_fdiv_32nsdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_top_fdiv_32nsdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_top_a_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_top_a_i_ram
INFO: [VRFC 10-311] analyzing module qrf_top_a_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_top_fadd_32nsbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_top_fadd_32nsbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/AESL_automem_Q.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Q
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_top_fsqrt_32nfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_top_fsqrt_32nfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_alt_q_i_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_alt_q_i_0_ram
INFO: [VRFC 10-311] analyzing module qrf_alt_q_i_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/AESL_automem_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/fifo_w32_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_qrf_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_alt_CONFIG_SEhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qrf_alt_CONFIG_SEhbi_rom
INFO: [VRFC 10-311] analyzing module qrf_alt_CONFIG_SEhbi
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/ip/xil_defaultlib/qrf_top_ap_fsqrt_15_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qrf_top_ap_fsqrt_15_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/ip/xil_defaultlib/qrf_top_ap_fadd_7_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qrf_top_ap_fadd_7_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/ip/xil_defaultlib/qrf_top_ap_fdiv_15_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qrf_top_ap_fdiv_15_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/ip/xil_defaultlib/qrf_top_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qrf_top_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/ip/xil_defaultlib/qrf_top_ap_fmul_3_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qrf_top_ap_fmul_3_max_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/qrf_top_ap_fadd_7_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/qrf_top_ap_fmul_3_max_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/qrf_top_ap_fdiv_15_no_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/qrf_top_ap_fcmp_0_no_dsp_32.vhd:194]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/qrf_top_ap_fsqrt_15_no_dsp_32.vhd:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_exp_table_...
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_pkg
Compiling package floating_point_v7_1_5.flt_utils
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.qrf_top_a_i_ram
Compiling module xil_defaultlib.qrf_top_a_i(DataWidth=32,Address...
Compiling module xil_defaultlib.qrf_alt_CONFIG_BAg8j_rom
Compiling module xil_defaultlib.qrf_alt_CONFIG_BAg8j(DataWidth=3...
Compiling module xil_defaultlib.qrf_alt_CONFIG_SEhbi_rom
Compiling module xil_defaultlib.qrf_alt_CONFIG_SEhbi(DataWidth=3...
Compiling module xil_defaultlib.qrf_alt_CONFIG_SEibs_rom
Compiling module xil_defaultlib.qrf_alt_CONFIG_SEibs(DataWidth=3...
Compiling module xil_defaultlib.qrf_alt_CONFIG_SEjbC_rom
Compiling module xil_defaultlib.qrf_alt_CONFIG_SEjbC(DataWidth=3...
Compiling module xil_defaultlib.qrf_alt_q_i_0_ram
Compiling module xil_defaultlib.qrf_alt_q_i_0(DataWidth=32,Addre...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,areg=0,dreg=...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_5.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_5.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_5.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,fast_input=true)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_5.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture qrf_top_ap_fadd_7_full_dsp_32_arch of entity xil_defaultlib.qrf_top_ap_fadd_7_full_dsp_32 [qrf_top_ap_fadd_7_full_dsp_32_de...]
Compiling module xil_defaultlib.qrf_top_fadd_32nsbkb
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_5.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture qrf_top_ap_fmul_3_max_dsp_32_arch of entity xil_defaultlib.qrf_top_ap_fmul_3_max_dsp_32 [qrf_top_ap_fmul_3_max_dsp_32_def...]
Compiling module xil_defaultlib.qrf_top_fmul_32nscud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_5.flt_div_mant [\flt_div_mant(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=14,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=13,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=13,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_5.flt_div [\flt_div(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture qrf_top_ap_fdiv_15_no_dsp_32_arch of entity xil_defaultlib.qrf_top_ap_fdiv_15_no_dsp_32 [qrf_top_ap_fdiv_15_no_dsp_32_def...]
Compiling module xil_defaultlib.qrf_top_fdiv_32nsdEe(ID=1)
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_5.fp_cmp [\fp_cmp(c_xdevicefamily="virtex7...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture qrf_top_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.qrf_top_ap_fcmp_0_no_dsp_32 [qrf_top_ap_fcmp_0_no_dsp_32_defa...]
Compiling module xil_defaultlib.qrf_top_fcmp_32nseOg(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=14,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=14,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_5.flt_sqrt [\flt_sqrt(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture qrf_top_ap_fsqrt_15_no_dsp_32_arch of entity xil_defaultlib.qrf_top_ap_fsqrt_15_no_dsp_32 [qrf_top_ap_fsqrt_15_no_dsp_32_de...]
Compiling module xil_defaultlib.qrf_top_fsqrt_32nfYi(ID=1)
Compiling module xil_defaultlib.qrf_givens_float_s
Compiling module xil_defaultlib.fifo_w32_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d4_A
Compiling module xil_defaultlib.qrf_alt
Compiling module xil_defaultlib.qrf_top
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_Q
Compiling module xil_defaultlib.AESL_automem_R
Compiling module xil_defaultlib.apatb_qrf_top_top
Compiling module work.glbl
Built simulation snapshot qrf_top

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/xsim.dir/qrf_top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 28 05:13:06 2018...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/qrf_top/xsim_script.tcl
# xsim {qrf_top} -autoloadwcfg -tclbatch {qrf_top.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source qrf_top.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set R_group [add_wave_group R(memory) -into $coutputgroup]
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/R_d0 -into $R_group -radix hex
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/R_we0 -into $R_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/R_ce0 -into $R_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/R_address0 -into $R_group -radix hex
## set Q_group [add_wave_group Q(memory) -into $coutputgroup]
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/Q_d0 -into $Q_group -radix hex
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/Q_we0 -into $Q_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/Q_ce0 -into $Q_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/Q_address0 -into $Q_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set A_group [add_wave_group A(memory) -into $cinputgroup]
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/A_q0 -into $A_group -radix hex
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/A_ce0 -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/A_address0 -into $A_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/ap_start -into $blocksiggroup
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/ap_done -into $blocksiggroup
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/ap_idle -into $blocksiggroup
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_qrf_top_top/AESL_inst_qrf_top/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_qrf_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_qrf_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_qrf_top_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_qrf_top_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_qrf_top_top/LENGTH_Q -into $tb_portdepth_group -radix hex
## add_wave /apatb_qrf_top_top/LENGTH_R -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_R_group [add_wave_group R(memory) -into $tbcoutputgroup]
## add_wave /apatb_qrf_top_top/R_d0 -into $tb_R_group -radix hex
## add_wave /apatb_qrf_top_top/R_we0 -into $tb_R_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/R_ce0 -into $tb_R_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/R_address0 -into $tb_R_group -radix hex
## set tb_Q_group [add_wave_group Q(memory) -into $tbcoutputgroup]
## add_wave /apatb_qrf_top_top/Q_d0 -into $tb_Q_group -radix hex
## add_wave /apatb_qrf_top_top/Q_we0 -into $tb_Q_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/Q_ce0 -into $tb_Q_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/Q_address0 -into $tb_Q_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_A_group [add_wave_group A(memory) -into $tbcinputgroup]
## add_wave /apatb_qrf_top_top/A_q0 -into $tb_A_group -radix hex
## add_wave /apatb_qrf_top_top/A_ce0 -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_qrf_top_top/A_address0 -into $tb_A_group -radix hex
## save_wave_config qrf_top.wcfg
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "110000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1658 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/grp_qrf_givens_float_s_fu_784/qrf_top_fadd_32nsbkb_U1/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1658 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/grp_qrf_givens_float_s_fu_784/qrf_top_fadd_32nsbkb_U2/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2058 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2058 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2058 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2058 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2174 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2174 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2174 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2174 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2290 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2290 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2290 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2290 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2406 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2406 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2406 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2406 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2866 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2866 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2866 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2866 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2982 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2982 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2982 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2982 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3098 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3098 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3098 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3098 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3214 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3214 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3214 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3214 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3674 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3674 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3674 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3674 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3790 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3790 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3790 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3790 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3906 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3906 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3906 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3906 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4022 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4022 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4022 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4022 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4474 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4474 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4474 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4474 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4590 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4590 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4590 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4590 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5046 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5046 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5046 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5046 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5162 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5162 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5162 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5162 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5278 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5278 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5278 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5278 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5730 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5730 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5730 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5730 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5846 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5846 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5846 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5846 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6302 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6302 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6302 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6302 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6418 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6418 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6418 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6418 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6534 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6534 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6534 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6534 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6986 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6986 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6986 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6986 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7102 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7102 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7102 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7102 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7554 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7554 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7554 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7554 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7670 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7670 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7670 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7670 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8118 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8118 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8118 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8118 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8566 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8566 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8566 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8566 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 2 [100.00%] @ "11178000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13122 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13122 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13122 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13122 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13238 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13238 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13238 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13238 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13354 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13354 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13354 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13354 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13470 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13470 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13470 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13470 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13930 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13930 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13930 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13930 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14046 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14046 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14046 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14046 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14162 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14162 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14162 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14162 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14278 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14278 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14278 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14278 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14738 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14738 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14738 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14738 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14854 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14854 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14854 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14854 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14970 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14970 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14970 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14970 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15086 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15086 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15086 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15086 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15538 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15538 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15538 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15538 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15654 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15654 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15654 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15654 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16110 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16110 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16110 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16110 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16226 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16226 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16226 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16226 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16342 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16342 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16342 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16342 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16794 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16794 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16794 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16794 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16910 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16910 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16910 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16910 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17366 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17366 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17366 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17366 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17482 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17482 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17482 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17482 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17598 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17598 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17598 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17598 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18050 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18050 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18050 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18050 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18166 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18166 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18166 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18166 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18618 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18618 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18618 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18618 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18734 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18734 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18734 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18734 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19182 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19182 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19182 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19182 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19630 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U24/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19630 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U25/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19630 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U26/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19630 ns  Iteration: 4  Process: /apatb_qrf_top_top/AESL_inst_qrf_top/grp_qrf_alt_fu_205/qrf_top_fadd_32nsbkb_U27/qrf_top_ap_fadd_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 2 [100.00%] @ "22242000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 22258 ns : File "/curr/jieliu15/HLS_design/QR/qrf/8x8/qr/solution1/sim/verilog/qrf_top.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Fri Sep 28 05:13:22 2018...
INFO: [COSIM 212-316] Starting C post checking ...
A = 
   |(82.0000000000)    (41.0000000000)    (62.0000000000)    (23.0000000000)    (26.0000000000)    (61.0000000000)    (54.0000000000)    (57.0000000000) |
   |(23.0000000000)    (20.0000000000)    (52.0000000000)    (26.0000000000)    (61.0000000000)     (7.0000000000)    (64.0000000000)    (14.0000000000) |
   |(46.0000000000)    (28.0000000000)    (25.0000000000)    (86.0000000000)    (60.0000000000)    (56.0000000000)    (21.0000000000)    (85.0000000000) |
   |(61.0000000000)    (79.0000000000)    (17.0000000000)    (11.0000000000)    (54.0000000000)    (83.0000000000)    (54.0000000000)    (75.0000000000) |
   |(15.0000000000)    (15.0000000000)    (93.0000000000)    (66.0000000000)    (89.0000000000)    (53.0000000000)    (41.0000000000)    (83.0000000000) |
   |(29.0000000000)    (17.0000000000)    (47.0000000000)    (61.0000000000)     (3.0000000000)    (90.0000000000)    (11.0000000000)    (45.0000000000) |
   |(17.0000000000)    (85.0000000000)    (60.0000000000)    (34.0000000000)    (29.0000000000)    (51.0000000000)    (49.0000000000)    (86.0000000000) |
   |(31.0000000000)    (99.0000000000)    (54.0000000000)    (50.0000000000)    (73.0000000000)    (19.0000000000)    (89.0000000000)    (69.0000000000) |
Q = 
   | (0.6606462002)    (-0.3665806055)     (0.0329794474)     (0.4390668571)    (-0.2503126860)     (0.3353572190)    (-0.2287341505)    (-0.0886450186) |
   | (0.1853032261)    (-0.0243263971)     (0.3149668574)     (0.1645996720)     (0.3714588881)     (0.2074687183)     (0.6403692365)     (0.4976706505) |
   | (0.3706064522)    (-0.1594692767)    (-0.0960540697)    (-0.7941579819)     (0.1600795984)     (0.1788422763)    (-0.2372042835)     (0.2888444066) |
   | (0.4914563596)     (0.1751830727)    (-0.4444378018)     (0.1430742443)     (0.3274949789)    (-0.6297702789)     (0.0747037530)    (-0.0184961241) |
   | (0.1208499223)     (0.0022028387)     (0.7751086354)    (-0.0234854743)     (0.3526953459)    (-0.3062295914)    (-0.3305340409)    (-0.2379547358) |
   | (0.2336431891)    (-0.1065576375)     (0.2470574081)    (-0.3193358183)    (-0.6028121114)    (-0.3423852921)     (0.5019531250)    (-0.1961548328) |
   | (0.1369632334)     (0.6304566860)     (0.1762991995)     (0.0976088196)    (-0.4053211808)    (-0.0804645568)    (-0.2854684293)     (0.5393556952) |
   | (0.2497564852)     (0.6325127482)    (-0.0067013055)    (-0.1300600022)     (0.1200907528)     (0.4454416931)     (0.1818228811)    (-0.5241080523) |
R = 
   |(124.1208953857)    (122.1470413208)    (112.1406555176)     (96.6638183594)    (110.9160537720)    (142.3048095703)    (118.3201293945)    (158.1683807373) |
   |  (0.0000000000)    (108.2871475220)     (42.1781578064)     (25.8553524017)     (53.2097702026)     (17.7758159637)     (70.8629760742)     (71.5985794067) |
   |  (0.0000000000)      (0.0000000000)    (102.3790817261)     (67.6849670410)     (64.6568832397)     (34.1290168762)     (38.4613189697)     (54.9428825378) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)    (-76.5594711304)    (-28.1790866852)    (-32.1404533386)     (14.0245723724)    (-46.3408508301) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)     (70.0341262817)    (-30.4722270966)     (29.9597988129)      (4.6772999763) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)    (-63.0318336487)     (20.5152721405)    (-27.0201244354) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)     (21.8485717773)    (-35.4832038879) |
   |  (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (0.0000000000)      (6.7231140137) |
A reconstructed = 
   |(82.0000000000)    (41.0000076294)    (62.0000076294)    (23.0000000000)    (26.0000114441)    (61.0000190735)    (54.0000228882)    (57.0000152588) |
   |(23.0000019073)    (20.0000057220)    (52.0000000000)    (26.0000057220)    (61.0000076294)     (7.0000085831)    (64.0000000000)    (14.0000085831) |
   |(46.0000038147)    (28.0000095367)    (25.0000038147)    (86.0000000000)    (60.0000076294)    (56.0000076294)    (21.0000190735)    (85.0000152588) |
   |(61.0000038147)    (79.0000152588)    (17.0000076294)    (11.0000219345)    (54.0000076294)    (83.0000000000)    (54.0000076294)    (75.0000305176) |
   |(15.0000009537)    (14.9999990463)    (93.0000152588)    (66.0000076294)    (89.0000305176)    (53.0000076294)    (41.0000076294)    (83.0000305176) |
   |(29.0000019073)    (17.0000019073)    (47.0000076294)    (61.0000114441)     (3.0000076294)    (90.0000305176)    (11.0000076294)    (45.0000076294) |
   |(17.0000000000)    (85.0000076294)    (60.0000000000)    (33.9999923706)    (28.9999923706)    (51.0000000000)    (48.9999961853)    (86.0000076294) |
   |(30.9999980927)    (99.0000152588)    (54.0000076294)    (50.0000000000)    (73.0000000000)    (19.0000190735)    (89.0000000000)    (69.0000076294) |
I reconstructed = 
   | (1.0000003576)     (0.0000000708)     (0.0000000205)     (0.0000000555)    (-0.0000000075)    (-0.0000000540)    (-0.0000000596)     (0.0000000335) |
   | (0.0000000708)     (1.0000000000)     (0.0000001192)    (-0.0000000354)    (-0.0000000298)     (0.0000000000)     (0.0000000298)    (-0.0000000298) |
   | (0.0000000205)     (0.0000001192)     (0.9999998808)     (0.0000002570)     (0.0000000373)    (-0.0000000037)     (0.0000000000)    (-0.0000000596) |
   | (0.0000000555)    (-0.0000000354)     (0.0000002570)     (1.0000000000)     (0.0000000037)    (-0.0000000231)     (0.0000000503)    (-0.0000000168) |
   |(-0.0000000075)    (-0.0000000298)     (0.0000000373)     (0.0000000037)     (1.0000003576)    (-0.0000000298)    (-0.0000000447)     (0.0000000075) |
   |(-0.0000000540)     (0.0000000000)    (-0.0000000037)    (-0.0000000231)    (-0.0000000298)     (1.0000001192)    (-0.0000000075)     (0.0000000969) |
   |(-0.0000000596)     (0.0000000298)     (0.0000000000)     (0.0000000503)    (-0.0000000447)    (-0.0000000075)     (1.0000000000)    (-0.0000000298) |
   | (0.0000000335)    (-0.0000000298)    (-0.0000000596)    (-0.0000000168)     (0.0000000075)     (0.0000000969)    (-0.0000000298)     (1.0000000000) |
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total elapsed time: 272.02 seconds; peak allocated memory: 1.944 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Sep 28 05:13:24 2018...
