# FIR_Filter_Implementation
This project implements a Finite Impulse Response (FIR) filter with configurable parameters using Verilog.
