/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [22:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_2z : in_data[7];
  assign celloutsig_1_9z = celloutsig_1_7z ? celloutsig_1_1z[4] : celloutsig_1_1z[5];
  assign celloutsig_0_6z = ~(celloutsig_0_2z & celloutsig_0_5z[6]);
  assign celloutsig_1_18z = ~(celloutsig_1_15z | celloutsig_1_1z[4]);
  assign celloutsig_0_18z = ~(in_data[85] | celloutsig_0_11z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z | celloutsig_1_2z);
  assign celloutsig_1_19z = celloutsig_1_9z | celloutsig_1_18z;
  assign celloutsig_1_10z = celloutsig_1_3z | celloutsig_1_1z[4];
  assign celloutsig_1_15z = ~(celloutsig_1_2z ^ celloutsig_1_11z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z[3] ^ _00_);
  assign celloutsig_0_17z = ~(celloutsig_0_14z ^ _01_);
  reg [12:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _14_ <= 13'h0000;
    else _14_ <= { celloutsig_0_4z[16:7], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z };
  assign { _02_[12:3], _00_, _02_[1], _01_ } = _14_;
  assign celloutsig_0_4z = { in_data[81:63], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, in_data[53:32] };
  assign celloutsig_0_5z = in_data[39:30] / { 1'h1, in_data[15:10], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[69:68], celloutsig_0_6z, celloutsig_0_2z } === celloutsig_0_5z[4:1];
  assign celloutsig_0_1z = { in_data[73:72], celloutsig_0_0z } >= { in_data[88:87], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_4z[3:1], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_2z } >= { _02_[6:4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_10z = celloutsig_0_7z[2:0] != _02_[6:4];
  assign celloutsig_0_11z = celloutsig_0_4z[14:9] != { celloutsig_0_5z[7:3], celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_0z[6:1] != celloutsig_1_1z[6:1];
  assign celloutsig_0_2z = ~^ in_data[94:86];
  assign celloutsig_1_7z = ~^ in_data[175:170];
  assign celloutsig_0_0z = ^ in_data[89:83];
  assign celloutsig_1_2z = ^ celloutsig_1_1z[4:1];
  assign celloutsig_1_11z = ^ { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_7z = in_data[58:55] ^ { celloutsig_0_5z[3:1], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[137:126] ^ in_data[151:140];
  assign celloutsig_1_1z = celloutsig_1_0z[8:2] ^ celloutsig_1_0z[10:4];
  assign { _02_[2], _02_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
