read -sv run_verilog_mid/adder_32b_13_71_8fca3834d40f502fbde61d5530f43be8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_13_71_8fca3834d40f502fbde61d5530f43be8_yosys.v
