

================================================================
== Vitis HLS Report for 'trainPipelineBody'
================================================================
* Date:           Wed Oct 19 19:20:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min    |    max    | min |  max |   Type   |
    +---------+---------+-----------+-----------+-----+------+----------+
    |        2|     1278|  36.000 ns|  23.004 us|    3|  1279|  dataflow|
    +---------+---------+-----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 3 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 4 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read818 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 5 'read' 'p_read818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read717 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 6 'read' 'p_read717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read616 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 7 'read' 'p_read616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read515 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 8 'read' 'p_read515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read414 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 9 'read' 'p_read414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read313 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 10 'read' 'p_read313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read212 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 11 'read' 'p_read212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read111 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 12 'read' 'p_read111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_19 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 13 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (13.1ns)   --->   "%call_ln680 = call void @read_data.1, i1 %bubblePong, i8 %data_in_vld_in, i8 %data_in_vld_out, i6 %checkIdPong, i8 %taskIdPong, i8 %executionIdPong, i16 %uniIdPong, i32 %AOVPong_0, i32 %AOVPong_1, i32 %AOVPong_2, i32 %AOVPong_3, i32 %AOVPong_4, i32 %AOVPong_5, i32 %AOVPong_6, i32 %AOVPong_7, i512 %gmem, i64 %inputAOV_read" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 14 'call' 'call_ln680' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (4.84ns)   --->   "%call_ln680 = call void @trainPipelineBody_Block_.split174_proc, i6 %p_read111, i1 %p_read_19, i32 %p_read212, i32 %p_read313, i32 %p_read414, i32 %p_read515, i32 %p_read616, i32 %p_read717, i32 %p_read818, i32 %p_read_18, i8 %p_ZL9n_regions_63, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %p_ZL9n_regions_0, i8 %p_ZL9n_regions_1, i8 %p_ZL9n_regions_2, i8 %p_ZL9n_regions_3, i8 %p_ZL9n_regions_4, i8 %p_ZL9n_regions_5, i8 %p_ZL9n_regions_6, i8 %p_ZL9n_regions_7, i8 %p_ZL9n_regions_8, i8 %p_ZL9n_regions_9, i8 %p_ZL9n_regions_10, i8 %p_ZL9n_regions_11, i8 %p_ZL9n_regions_12, i8 %p_ZL9n_regions_13, i8 %p_ZL9n_regions_14, i8 %p_ZL9n_regions_15, i8 %p_ZL9n_regions_16, i8 %p_ZL9n_regions_17, i8 %p_ZL9n_regions_18, i8 %p_ZL9n_regions_19, i8 %p_ZL9n_regions_20, i8 %p_ZL9n_regions_21, i8 %p_ZL9n_regions_22, i8 %p_ZL9n_regions_23, i8 %p_ZL9n_regions_24, i8 %p_ZL9n_regions_25, i8 %p_ZL9n_regions_26, i8 %p_ZL9n_regions_27, i8 %p_ZL9n_regions_28, i8 %p_ZL9n_regions_29, i8 %p_ZL9n_regions_30, i8 %p_ZL9n_regions_31, i8 %p_ZL9n_regions_32, i8 %p_ZL9n_regions_33, i8 %p_ZL9n_regions_34, i8 %p_ZL9n_regions_35, i8 %p_ZL9n_regions_36, i8 %p_ZL9n_regions_37, i8 %p_ZL9n_regions_38, i8 %p_ZL9n_regions_39, i8 %p_ZL9n_regions_40, i8 %p_ZL9n_regions_41, i8 %p_ZL9n_regions_42, i8 %p_ZL9n_regions_43, i8 %p_ZL9n_regions_44, i8 %p_ZL9n_regions_45, i8 %p_ZL9n_regions_46, i8 %p_ZL9n_regions_47, i8 %p_ZL9n_regions_48, i8 %p_ZL9n_regions_49, i8 %p_ZL9n_regions_50, i8 %p_ZL9n_regions_51, i8 %p_ZL9n_regions_52, i8 %p_ZL9n_regions_53, i8 %p_ZL9n_regions_54, i8 %p_ZL9n_regions_55, i8 %p_ZL9n_regions_56, i8 %p_ZL9n_regions_57, i8 %p_ZL9n_regions_58, i8 %p_ZL9n_regions_59, i8 %p_ZL9n_regions_60, i8 %p_ZL9n_regions_61, i8 %p_ZL9n_regions_62" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 15 'call' 'call_ln680' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln680 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_18" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 16 'specdataflowpipeline' 'specdataflowpipeline_ln680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 64, i32 0, void @empty_19, void @empty_7, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%call_ln680 = call void @read_data.1, i1 %bubblePong, i8 %data_in_vld_in, i8 %data_in_vld_out, i6 %checkIdPong, i8 %taskIdPong, i8 %executionIdPong, i16 %uniIdPong, i32 %AOVPong_0, i32 %AOVPong_1, i32 %AOVPong_2, i32 %AOVPong_3, i32 %AOVPong_4, i32 %AOVPong_5, i32 %AOVPong_6, i32 %AOVPong_7, i512 %gmem, i64 %inputAOV_read" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 18 'call' 'call_ln680' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln680 = call void @trainPipelineBody_Block_.split174_proc, i6 %p_read111, i1 %p_read_19, i32 %p_read212, i32 %p_read313, i32 %p_read414, i32 %p_read515, i32 %p_read616, i32 %p_read717, i32 %p_read818, i32 %p_read_18, i8 %p_ZL9n_regions_63, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %p_ZL9n_regions_0, i8 %p_ZL9n_regions_1, i8 %p_ZL9n_regions_2, i8 %p_ZL9n_regions_3, i8 %p_ZL9n_regions_4, i8 %p_ZL9n_regions_5, i8 %p_ZL9n_regions_6, i8 %p_ZL9n_regions_7, i8 %p_ZL9n_regions_8, i8 %p_ZL9n_regions_9, i8 %p_ZL9n_regions_10, i8 %p_ZL9n_regions_11, i8 %p_ZL9n_regions_12, i8 %p_ZL9n_regions_13, i8 %p_ZL9n_regions_14, i8 %p_ZL9n_regions_15, i8 %p_ZL9n_regions_16, i8 %p_ZL9n_regions_17, i8 %p_ZL9n_regions_18, i8 %p_ZL9n_regions_19, i8 %p_ZL9n_regions_20, i8 %p_ZL9n_regions_21, i8 %p_ZL9n_regions_22, i8 %p_ZL9n_regions_23, i8 %p_ZL9n_regions_24, i8 %p_ZL9n_regions_25, i8 %p_ZL9n_regions_26, i8 %p_ZL9n_regions_27, i8 %p_ZL9n_regions_28, i8 %p_ZL9n_regions_29, i8 %p_ZL9n_regions_30, i8 %p_ZL9n_regions_31, i8 %p_ZL9n_regions_32, i8 %p_ZL9n_regions_33, i8 %p_ZL9n_regions_34, i8 %p_ZL9n_regions_35, i8 %p_ZL9n_regions_36, i8 %p_ZL9n_regions_37, i8 %p_ZL9n_regions_38, i8 %p_ZL9n_regions_39, i8 %p_ZL9n_regions_40, i8 %p_ZL9n_regions_41, i8 %p_ZL9n_regions_42, i8 %p_ZL9n_regions_43, i8 %p_ZL9n_regions_44, i8 %p_ZL9n_regions_45, i8 %p_ZL9n_regions_46, i8 %p_ZL9n_regions_47, i8 %p_ZL9n_regions_48, i8 %p_ZL9n_regions_49, i8 %p_ZL9n_regions_50, i8 %p_ZL9n_regions_51, i8 %p_ZL9n_regions_52, i8 %p_ZL9n_regions_53, i8 %p_ZL9n_regions_54, i8 %p_ZL9n_regions_55, i8 %p_ZL9n_regions_56, i8 %p_ZL9n_regions_57, i8 %p_ZL9n_regions_58, i8 %p_ZL9n_regions_59, i8 %p_ZL9n_regions_60, i8 %p_ZL9n_regions_61, i8 %p_ZL9n_regions_62" [detector_solid/abs_solid_detector.cpp:680]   --->   Operation 19 'call' 'call_ln680' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln682 = ret" [detector_solid/abs_solid_detector.cpp:682]   --->   Operation 20 'ret' 'ret_ln682' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 13.1ns
The critical path consists of the following:
	wire read operation ('inputAOV_read', detector_solid/abs_solid_detector.cpp:680) on port 'inputAOV' (detector_solid/abs_solid_detector.cpp:680) [100]  (0 ns)
	'call' operation ('call_ln680', detector_solid/abs_solid_detector.cpp:680) to 'read_data.1' [111]  (13.1 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln680', detector_solid/abs_solid_detector.cpp:680) to 'read_data.1' [111]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
