[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:1:1: No timescale set for "dm".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: No timescale set for "dm_top".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PortPackage/dut.sv:1:1: Compile package "dm".
[INF:CP0303] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: Compile module "work@dm_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               5
design                                                 1
int_typespec                                           1
logic_net                                              1
logic_typespec                                         2
module_inst                                            2
operation                                              1
package                                                1
packed_array_typespec                                  1
param_assign                                           1
parameter                                              1
port                                                   1
range                                                  2
ref_obj                                                2
ref_typespec                                           6
struct_typespec                                        1
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:6:6
    |vpiParent:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (zero1), line:4:23, endln:4:28
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:6:6
      |vpiName:zero1
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::zero1)
        |vpiParent:
        \_typespec_member: (zero1), line:4:23, endln:4:28
        |vpiFullName:dm::dm::hartinfo_t::zero1
        |vpiActual:
        \_logic_typespec: , line:4:9, endln:4:22
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_typespec_member: (dataaccess), line:5:23, endln:5:33
      |vpiParent:
      \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:6:6
      |vpiName:dataaccess
      |vpiTypespec:
      \_ref_typespec: (dm::dm::hartinfo_t::dataaccess)
        |vpiParent:
        \_typespec_member: (dataaccess), line:5:23, endln:5:33
        |vpiFullName:dm::dm::hartinfo_t::dataaccess
        |vpiActual:
        \_logic_typespec: , line:5:9, endln:5:14
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:14
  |vpiDefName:dm
|uhdmallModules:
\_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@dm_top
  |vpiParameter:
  \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@dm_top.NrHarts)
      |vpiParent:
      \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
      |vpiFullName:work@dm_top.NrHarts
      |vpiActual:
      \_int_typespec: , line:11:15, endln:11:18
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@dm_top.NrHarts
  |vpiParamAssign:
  \_param_assign: , line:11:35, endln:11:55
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiRhs:
    \_constant: , line:11:54, endln:11:55
      |vpiParent:
      \_param_assign: , line:11:35, endln:11:55
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@dm_top)
        |vpiParent:
        \_constant: , line:11:54, endln:11:55
        |vpiFullName:work@dm_top
        |vpiActual:
        \_int_typespec: , line:11:15, endln:11:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
  |vpiDefName:work@dm_top
  |vpiNet:
  \_logic_net: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiFullName:work@dm_top.hartinfo_i
  |vpiPort:
  \_port: (hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_module_inst: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@dm_top.hartinfo_i.hartinfo_i), line:13:35, endln:13:45
      |vpiParent:
      \_port: (hartinfo_i), line:13:35, endln:13:45
      |vpiName:hartinfo_i
      |vpiFullName:work@dm_top.hartinfo_i.hartinfo_i
      |vpiActual:
      \_logic_net: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiTypedef:
    \_ref_typespec: (work@dm_top.hartinfo_i)
      |vpiParent:
      \_port: (hartinfo_i), line:13:35, endln:13:45
      |vpiFullName:work@dm_top.hartinfo_i
      |vpiActual:
      \_packed_array_typespec: 
\_weaklyReferenced:
\_logic_typespec: , line:4:9, endln:4:22
  |vpiParent:
  \_typespec_member: (zero1), line:4:23, endln:4:28
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiRange:
  \_range: , line:4:15, endln:4:22
    |vpiParent:
    \_logic_typespec: , line:4:9, endln:4:22
    |vpiLeftRange:
    \_constant: , line:4:16, endln:4:18
      |vpiParent:
      \_range: , line:4:15, endln:4:22
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:19, endln:4:21
      |vpiParent:
      \_range: , line:4:15, endln:4:22
      |vpiDecompile:24
      |vpiSize:64
      |UINT:24
      |vpiConstType:9
\_logic_typespec: , line:5:9, endln:5:14
  |vpiParent:
  \_typespec_member: (dataaccess), line:5:23, endln:5:33
  |vpiInstance:
  \_package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
\_int_typespec: , line:11:15, endln:11:18
  |vpiParent:
  \_parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
  |vpiSigned:1
\_packed_array_typespec: 
  |vpiRange:
  \_range: , line:13:20, endln:13:33
    |vpiParent:
    \_packed_array_typespec: 
    |vpiLeftRange:
    \_operation: , line:13:21, endln:13:30
      |vpiParent:
      \_range: , line:13:20, endln:13:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (NrHarts), line:13:21, endln:13:28
        |vpiParent:
        \_operation: , line:13:21, endln:13:30
        |vpiName:NrHarts
      |vpiOperand:
      \_constant: , line:13:29, endln:13:30
        |vpiParent:
        \_operation: , line:13:21, endln:13:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:31, endln:13:32
      |vpiParent:
      \_range: , line:13:20, endln:13:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_packed_array_typespec: 
    |vpiActual:
    \_struct_typespec: (dm::hartinfo_t), line:3:10, endln:6:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PortPackage/dut.sv | ${SURELOG_DIR}/build/regression/PortPackage/roundtrip/dut_000.sv | 4 | 17 |
============================== End RoundTrip Results ==============================
