// Seed: 769790833
module module_0;
  id_3(
      .id_0(1'b0), .id_1(1 | id_1), .id_2(id_2++), .id_3(1)
  );
  assign id_2 = 1;
  wire id_4;
  wire id_5;
  assign id_5 = id_5;
  supply0 id_6 = 1;
  uwire id_7 = 1'd0 + id_2;
  wire id_8;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output tri1  id_2,
    output wor   id_3
);
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
endmodule
