 
****************************************
Report : qor
Design : IP_DAEC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:42:41 2023
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          0.46
  Critical Path Slack:          -0.06
  Critical Path Clk Period:      0.40
  Total Negative Slack:         -3.34
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1086
  Buf/Inv Cell Count:             274
  Buf Cell Count:                  34
  Inv Cell Count:                 240
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1086
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1683.191985
  Noncombinational Area:     0.000000
  Buf/Inv Area:            291.143997
  Total Buffer Area:            80.98
  Total Inverter Area:         210.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1683.191985
  Design Area:            1683.191985


  Design Rules
  -----------------------------------
  Total Number of Nets:          1157
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.26
  Logic Optimization:                 36.68
  Mapping Optimization:              150.61
  -----------------------------------------
  Overall Compile Time:              213.83
  Overall Compile Wall Clock Time:   214.41

  --------------------------------------------------------------------

  Design  WNS: 0.06  TNS: 3.34  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
