K. J. Antreich , M. H. Schulz, Accelerated Fault Simulation and Fault Grading in Combinational Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.6 n.5, p.704-712, November 2006[doi>10.1109/TCAD.1987.1270316]
Bernd Becker , Martin Keim , Rolf Krieger, Hybrid Fault Simulation for Synchronous Sequential Circuits, Journal of Electronic Testing: Theory and Applications, v.15 n.3, p.219-238, Dec. 1999[doi>10.1023/A:1008376522451]
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
J. L. Carter, B. K. Rosen, G. L. Smith, and V. Pitchumani. 1989. Restricted symbolic evaluation is fast and useful. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'89). 38--41.
H. P. Chang and J. A. Abraham. 1987. The complexity of accurate logic simulation. In Proceedings of the IEEE International Conference on Computer Aided Design (ICCAD'87). 404--407.
Hong-Zu Chou , Kai-Hui Chang , Sy-Yen Kuo, Accurately handle don't-care conditions in high-level designs and application for reducing initialized registers, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.4, p.646-651, April 2010[doi>10.1109/TCAD.2010.2042905]
S. Hillebrecht, M. A. Kochte, H.-J. Wunderlich, and B. Becker. 2012. Exact stuck-at fault classification in presence of unknowns. In Proceedings of the 17<sup>th</sup> IEEE European Test Symposium (ETS'12). 98--103.
A. Jain , V. Boppana , R. Mukherjee , J. Jain , M. ~Fujita , M. Hsiao, Testing, Verification, and Diagnosis in the Presence of Unknowns, Proceedings of the 18th IEEE VLSI Test Symposium, p.263, April 30-May 04, 2000
Seiji Kajihara , Kewal K. Saluja , Sudhakar M. Reddy, Enhanced 3-Valued Logic/Fault Simulation for Full Scan Circuits using Implicit Logic Values, Proceedings of the European Test Symposium, Ninth IEEE, p.108-113, May 23-26, 2004
S. Kang and S. A. Szygenda. 2003. Accurate logic simulation by overcoming the unknown value propagation problem. Simul. 79, 2, 59--68.
M. Keim , B. Becker , B. Stenner, On the (non-)resetability of synchronous sequential circuits, Proceedings of the 14th IEEE VLSI Test Symposium, p.240, April 28-May 01, 1996
Michael A. Kochte , Sandip Kundu , Kohei Miyase , Xiaoqing Wen , Hans-Joachim Wunderlich, Efficient BDD-based Fault Simulation in Presence of Unknown Values, Proceedings of the 2011 Asian Test Symposium, p.383-388, November 20-23, 2011[doi>10.1109/ATS.2011.52]
M. A. Kochte and H.-J. Wunderlich. 2011. SAT-based fault coverage evaluation in the presence of unknown values. In Proceedings of the Design, Automation and Test in Europe Conference (DATE'11). IEEE Computer Society, 1--6.
S. Kundu , I. Nair , L. Huisman , V. Iyengar, Symbolic implication in test generation, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
Hyung Ki Lee , Dong Sam Ha, An Efficient, Forward Fault Simulation Algorithm Based on the Parallel Pattern Single Fault Propagation, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.946-955, October 26-30, 1991
S. Mitra , Kee Sup Kim, X-compact: an efficient response compaction technique, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.3, p.421-432, November 2006[doi>10.1109/TCAD.2004.823341]
M. Naruse, I. Pomeranz, S. M. Reddy, and S. Kundu. 2003. On-chip compression of output responses with unknown values using lfsr reseeding. In Proceedings of the IEEE International Test Conference (ITC'03). IEEE Computer Society, 1060--1068.
A. Ramdas and O. Sinanoglu. 2012. Toggle-masking scheme for x-filtering. In Proceedings of the IEEE European Test Symposium (ETS'12). IEEE Computer Society, 1--6.
Elizabeth M. Rudnick , Janak H. Patel , Irith Pomeranz, On Potential Fault Detection in Sequential Circuits, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.142-149, October 20-25, 1996
J. Savir , S. Patil, Scan-based transition test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.8, p.1232-1241, November 2006[doi>10.1109/43.238615]
Jacob Savir , Srinivas Patil, On broad-side delay test, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.3, p.368-372, September 1994[doi>10.1109/92.311647]
Christoph Scholl , Bernd Becker, Checking equivalence for partial implementations, Proceedings of the 38th annual Design Automation Conference, p.238-243, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378471]
T. Schubert, M. Lewis, and B. Becker. 2010. Antom—Solver description. SAT race. http://baldur.iti.uka.de/sat-race-2010/descriptions/solver_12.pdf.
Yuyi Tang , Hans-Joachim Wunderlich , Piet Engelke , Ilia Polian , Bernd Becker , Jürgen Schlöffel , Friedrich Hapke , Michael Wittke, X-masking during logic BIST and its impact on defect coverage, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.2, p.193-202, February 2006[doi>10.1109/TVLSI.2005.863742]
G. S. Tseitin. 1968. On the complexity of derivation in propositional calculus. http://www.decision-procedures.org/handouts/Tseitin70.pdf.
M. Turpin. 2003. The dangers of living with an x (bugs hidden in your verilog). http://www.arm.com/files/pdf/Verilog_X_Bugs.pdf.
E. G. Ulrich , T. Baker, The concurrent simulation of nearly identical digital networks, Papers on Twenty-five years of electronic design automation, p.318-323, June 1988[doi>10.1145/62882.62918]
J. A. Waicukauski, E. B. Eichelberger, D. O. Forlenza, E. Lindbloom, and T. Mccarthy. 1985. Fault simulation for structured VLSI. VLSI Syst. Des. 6, 12, 20--32.
Chris Wilson , David L. Dill , Randal E. Bryant, Symbolic Simulation with Approximate Values, Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, p.470-485, November 01-03, 2000
P. Wohl, J. A. Waicukauski, and F. Neuveux. 2008. Increasing scan compression by using x-chains. In Proceedings of the IEEE International Test Conference (ITC'08). IEEE Computer Society, 1--10.
