# Combinational Logic
The given equation is Y=A'B'C' + AB'C'
A VHDL testbench was written for each (all 8) condition and was simulated using Mentor Graphics Questa Simulator.
The autolayout is created using Mentor Graphics Pyxis.
