Fitter Status : Successful - Mon Mar 11 14:14:38 2024
Quartus Prime Version : 23.1std.0 Build 991 11/28/2023 SC Standard Edition
Revision Name : delay_line
Top-level Entity Name : delay_line
Family : MAX 10
Device : 10M08SAU169C8G
Timing Models : Final
Total logic elements : 10 / 8,064 ( < 1 % )
    Total combinational functions : 1 / 8,064 ( < 1 % )
    Dedicated logic registers : 9 / 8,064 ( < 1 % )
Total registers : 9
Total pins : 10 / 130 ( 8 % )
Total virtual pins : 0
Total memory bits : 0 / 387,072 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 48 ( 0 % )
Total PLLs : 0 / 1 ( 0 % )
UFM blocks : 0 / 1 ( 0 % )
ADC blocks : 0 / 1 ( 0 % )
