--- a/arch/x86/kernel/apic/io_apic.c	2025-03-19 18:17:51.940834562 +0100
+++ b/arch/x86/kernel/apic/io_apic.c	2025-03-23 10:11:07.145932001 +0100
@@ -1,34 +1,24 @@
 // SPDX-License-Identifier: GPL-2.0
 /*
- *	Intel IO-APIC support for multi-Pentium hosts.
+ *      Intel IO-APIC support for multi-Pentium hosts.
  *
- *	Copyright (C) 1997, 1998, 1999, 2000, 2009 Ingo Molnar, Hajnalka Szabo
+ *      Copyright (C) 1997, 1998, 1999, 2000, 2009 Ingo Molnar, Hajnalka Szabo
  *
- *	Many thanks to Stig Venaas for trying out countless experimental
- *	patches and reporting/debugging problems patiently!
+ *      Many thanks to Stig Venaas for trying out countless experimental
+ *      patches and reporting/debugging problems patiently!
  *
- *	(c) 1999, Multiple IO-APIC support, developed by
- *	Ken-ichi Yaku <yaku@css1.kbnes.nec.co.jp> and
+ *      (c) 1999, Multiple IO-APIC support, developed by
+ *      Ken-ichi Yaku <yaku@css1.kbnes.nec.co.jp> and
  *      Hidemi Kishimoto <kisimoto@css1.kbnes.nec.co.jp>,
- *	further tested and cleaned up by Zach Brown <zab@redhat.com>
- *	and Ingo Molnar <mingo@redhat.com>
+ *      further tested and cleaned up by Zach Brown <zab@redhat.com>
+ *      and Ingo Molnar <mingo@redhat.com>
  *
- *	Fixes
- *	Maciej W. Rozycki	:	Bits for genuine 82489DX APICs;
- *					thanks to Eric Gilmore
- *					and Rolf G. Tews
- *					for testing these extensively
- *	Paul Diefenbaugh	:	Added full ACPI support
- *
- * Historical information which is worth to be preserved:
- *
- * - SiS APIC rmw bug:
- *
- *	We used to have a workaround for a bug in SiS chips which
- *	required to rewrite the index register for a read-modify-write
- *	operation as the chip lost the index information which was
- *	setup for the read already. We cache the data now, so that
- *	workaround has been removed.
+ *      Fixes
+ *      Maciej W. Rozycki       :       Bits for genuine 82489DX APICs;
+ *                                      thanks to Eric Gilmore
+ *                                      and Rolf G. Tews
+ *                                      for testing these extensively
+ *      Paul Diefenbaugh        :       Added full ACPI support
  */
 
 #include <linux/mm.h>
@@ -45,7 +35,7 @@
 #include <linux/syscore_ops.h>
 #include <linux/freezer.h>
 #include <linux/kthread.h>
-#include <linux/jiffies.h>	/* time_after() */
+#include <linux/jiffies.h>      /* time_after() */
 #include <linux/slab.h>
 #include <linux/memblock.h>
 #include <linux/msi.h>
@@ -68,2884 +58,2902 @@
 #include <asm/pgtable.h>
 #include <asm/x86_init.h>
 
-#define	for_each_ioapic(idx)		\
-	for ((idx) = 0; (idx) < nr_ioapics; (idx)++)
-#define	for_each_ioapic_reverse(idx)	\
+#define for_each_ioapic(idx)            \
+for ((idx) = 0; (idx) < nr_ioapics; (idx)++)
+	#define for_each_ioapic_reverse(idx)    \
 	for ((idx) = nr_ioapics - 1; (idx) >= 0; (idx)--)
-#define	for_each_pin(idx, pin)		\
-	for ((pin) = 0; (pin) < ioapics[(idx)].nr_registers; (pin)++)
-#define	for_each_ioapic_pin(idx, pin)	\
-	for_each_ioapic((idx))		\
-		for_each_pin((idx), (pin))
-#define for_each_irq_pin(entry, head) \
-	list_for_each_entry(entry, &head, list)
-
-static DEFINE_RAW_SPINLOCK(ioapic_lock);
-static DEFINE_MUTEX(ioapic_mutex);
-static unsigned int ioapic_dynirq_base;
-static int ioapic_initialized;
-
-struct irq_pin_list {
-	struct list_head	list;
-	int			apic, pin;
-};
-
-struct mp_chip_data {
-	struct list_head		irq_2_pin;
-	struct IO_APIC_route_entry	entry;
-	bool				is_level;
-	bool				active_low;
-	bool				isa_irq;
-	u32				count;
-};
-
-struct mp_ioapic_gsi {
-	u32 gsi_base;
-	u32 gsi_end;
-};
-
-static struct ioapic {
-	/* # of IRQ routing registers */
-	int				nr_registers;
-	/* Saved state during suspend/resume, or while enabling intr-remap. */
-	struct IO_APIC_route_entry	*saved_registers;
-	/* I/O APIC config */
-	struct mpc_ioapic		mp_config;
-	/* IO APIC gsi routing info */
-	struct mp_ioapic_gsi		gsi_config;
-	struct ioapic_domain_cfg	irqdomain_cfg;
-	struct irq_domain		*irqdomain;
-	struct resource			*iomem_res;
-} ioapics[MAX_IO_APICS];
-
-#define mpc_ioapic_ver(ioapic_idx)	ioapics[ioapic_idx].mp_config.apicver
-
-int mpc_ioapic_id(int ioapic_idx)
-{
-	return ioapics[ioapic_idx].mp_config.apicid;
-}
-
-unsigned int mpc_ioapic_addr(int ioapic_idx)
-{
-	return ioapics[ioapic_idx].mp_config.apicaddr;
-}
-
-static inline struct mp_ioapic_gsi *mp_ioapic_gsi_routing(int ioapic_idx)
-{
-	return &ioapics[ioapic_idx].gsi_config;
-}
-
-static inline int mp_ioapic_pin_count(int ioapic)
-{
-	struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(ioapic);
-
-	return gsi_cfg->gsi_end - gsi_cfg->gsi_base + 1;
-}
-
-static inline u32 mp_pin_to_gsi(int ioapic, int pin)
-{
-	return mp_ioapic_gsi_routing(ioapic)->gsi_base + pin;
-}
-
-static inline bool mp_is_legacy_irq(int irq)
-{
-	return irq >= 0 && irq < nr_legacy_irqs();
-}
-
-static inline struct irq_domain *mp_ioapic_irqdomain(int ioapic)
-{
-	return ioapics[ioapic].irqdomain;
-}
-
-int nr_ioapics;
-
-/* The one past the highest gsi number used */
-u32 gsi_top;
-
-/* MP IRQ source entries */
-struct mpc_intsrc mp_irqs[MAX_IRQ_SOURCES];
-
-/* # of MP IRQ source entries */
-int mp_irq_entries;
-
-#ifdef CONFIG_EISA
-int mp_bus_id_to_type[MAX_MP_BUSSES];
-#endif
+		#define for_each_pin(idx, pin)          \
+		for ((pin) = 0; (pin) < ioapics[(idx)].nr_registers; (pin)++)
+			#define for_each_ioapic_pin(idx, pin)   \
+			for_each_ioapic((idx))          \
+				for_each_pin((idx), (pin))
+					#define for_each_irq_pin(entry, head) \
+					list_for_each_entry(entry, &head, list)
 
-DECLARE_BITMAP(mp_bus_not_pci, MAX_MP_BUSSES);
+					static DEFINE_RAW_SPINLOCK(ioapic_lock);
+				static DEFINE_MUTEX(ioapic_mutex);
+			static unsigned int ioapic_dynirq_base;
+		static int ioapic_initialized;
 
-bool ioapic_is_disabled __ro_after_init;
+		struct irq_pin_list {
+			struct list_head        list;
+			int                     apic, pin;
+		};
 
-/**
- * disable_ioapic_support() - disables ioapic support at runtime
- */
-void disable_ioapic_support(void)
-{
-#ifdef CONFIG_PCI
-	noioapicquirk = 1;
-	noioapicreroute = -1;
-#endif
-	ioapic_is_disabled = true;
-}
-
-static int __init parse_noapic(char *str)
-{
-	/* disable IO-APIC */
-	disable_ioapic_support();
-	return 0;
-}
-early_param("noapic", parse_noapic);
-
-/* Will be called in mpparse/ACPI codes for saving IRQ info */
-void mp_save_irq(struct mpc_intsrc *m)
-{
-	int i;
-
-	apic_pr_verbose("Int: type %d, pol %d, trig %d, bus %02x, IRQ %02x, APIC ID %x, APIC INT %02x\n",
-			m->irqtype, m->irqflag & 3, (m->irqflag >> 2) & 3, m->srcbus,
-			m->srcbusirq, m->dstapic, m->dstirq);
-
-	for (i = 0; i < mp_irq_entries; i++) {
-		if (!memcmp(&mp_irqs[i], m, sizeof(*m)))
-			return;
-	}
-
-	memcpy(&mp_irqs[mp_irq_entries], m, sizeof(*m));
-	if (++mp_irq_entries == MAX_IRQ_SOURCES)
-		panic("Max # of irq sources exceeded!!\n");
-}
-
-static void alloc_ioapic_saved_registers(int idx)
-{
-	size_t size;
-
-	if (ioapics[idx].saved_registers)
-		return;
-
-	size = sizeof(struct IO_APIC_route_entry) * ioapics[idx].nr_registers;
-	ioapics[idx].saved_registers = kzalloc(size, GFP_KERNEL);
-	if (!ioapics[idx].saved_registers)
-		pr_err("IOAPIC %d: suspend/resume impossible!\n", idx);
-}
-
-static void free_ioapic_saved_registers(int idx)
-{
-	kfree(ioapics[idx].saved_registers);
-	ioapics[idx].saved_registers = NULL;
-}
-
-int __init arch_early_ioapic_init(void)
-{
-	int i;
-
-	if (!nr_legacy_irqs())
-		io_apic_irqs = ~0UL;
-
-	for_each_ioapic(i)
-		alloc_ioapic_saved_registers(i);
-
-	return 0;
-}
-
-struct io_apic {
-	unsigned int index;
-	unsigned int unused[3];
-	unsigned int data;
-	unsigned int unused2[11];
-	unsigned int eoi;
-};
-
-static __attribute_const__ struct io_apic __iomem *io_apic_base(int idx)
-{
-	return (void __iomem *) __fix_to_virt(FIX_IO_APIC_BASE_0 + idx)
-		+ (mpc_ioapic_addr(idx) & ~PAGE_MASK);
-}
-
-static inline void io_apic_eoi(unsigned int apic, unsigned int vector)
-{
-	struct io_apic __iomem *io_apic = io_apic_base(apic);
-
-	writel(vector, &io_apic->eoi);
-}
-
-unsigned int native_io_apic_read(unsigned int apic, unsigned int reg)
-{
-	struct io_apic __iomem *io_apic = io_apic_base(apic);
-
-	writel(reg, &io_apic->index);
-	return readl(&io_apic->data);
-}
-
-static void io_apic_write(unsigned int apic, unsigned int reg,
-			  unsigned int value)
-{
-	struct io_apic __iomem *io_apic = io_apic_base(apic);
-
-	writel(reg, &io_apic->index);
-	writel(value, &io_apic->data);
-}
-
-static struct IO_APIC_route_entry __ioapic_read_entry(int apic, int pin)
-{
-	struct IO_APIC_route_entry entry;
-
-	entry.w1 = io_apic_read(apic, 0x10 + 2 * pin);
-	entry.w2 = io_apic_read(apic, 0x11 + 2 * pin);
-
-	return entry;
-}
-
-static struct IO_APIC_route_entry ioapic_read_entry(int apic, int pin)
-{
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	return __ioapic_read_entry(apic, pin);
-}
+		/* Cache-line aligned to reduce false sharing */
+		struct mp_chip_data {
+			struct list_head                irq_2_pin;
+			struct IO_APIC_route_entry      entry;
+			bool                            is_level;
+			bool                            active_low;
+			bool                            isa_irq;
+			u32                             count;
+		} __attribute__((__aligned__(64)));
 
-/*
- * When we write a new IO APIC routing entry, we need to write the high
- * word first! If the mask bit in the low word is clear, we will enable
- * the interrupt, and we need to make sure the entry is fully populated
- * before that happens.
- */
-static void __ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e)
-{
-	io_apic_write(apic, 0x11 + 2*pin, e.w2);
-	io_apic_write(apic, 0x10 + 2*pin, e.w1);
-}
-
-static void ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e)
-{
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	__ioapic_write_entry(apic, pin, e);
-}
+		struct mp_ioapic_gsi {
+			u32 gsi_base;
+			u32 gsi_end;
+		};
 
-/*
- * When we mask an IO APIC routing entry, we need to write the low
- * word first, in order to set the mask bit before we change the
- * high bits!
- */
-static void ioapic_mask_entry(int apic, int pin)
-{
-	struct IO_APIC_route_entry e = { .masked = true };
-
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	io_apic_write(apic, 0x10 + 2*pin, e.w1);
-	io_apic_write(apic, 0x11 + 2*pin, e.w2);
-}
+		static struct ioapic {
+			/* # of IRQ routing registers */
+			int                             nr_registers;
+			/* Saved state during suspend/resume, or while enabling intr-remap. */
+			struct IO_APIC_route_entry      *saved_registers;
+			/* I/O APIC config */
+			struct mpc_ioapic               mp_config;
+			/* IO APIC gsi routing info */
+			struct mp_ioapic_gsi            gsi_config;
+			struct ioapic_domain_cfg        irqdomain_cfg;
+			struct irq_domain               *irqdomain;
+			struct resource                 *iomem_res;
+		} ioapics[MAX_IO_APICS];
 
-/*
- * The common case is 1:1 IRQ<->pin mappings. Sometimes there are
- * shared ISA-space IRQs, so we have to support them. We are super
- * fast in the common case, and fast for shared ISA-space IRQs.
- */
-static bool add_pin_to_irq_node(struct mp_chip_data *data, int node, int apic, int pin)
-{
-	struct irq_pin_list *entry;
-
-	/* Don't allow duplicates */
-	for_each_irq_pin(entry, data->irq_2_pin) {
-		if (entry->apic == apic && entry->pin == pin)
+		#define mpc_ioapic_ver(ioapic_idx)      ioapics[ioapic_idx].mp_config.apicver
+
+		int mpc_ioapic_id(int ioapic_idx)
+		{
+			return ioapics[ioapic_idx].mp_config.apicid;
+		}
+
+		unsigned int mpc_ioapic_addr(int ioapic_idx)
+		{
+			return ioapics[ioapic_idx].mp_config.apicaddr;
+		}
+
+		static inline struct mp_ioapic_gsi *mp_ioapic_gsi_routing(int ioapic_idx)
+		{
+			return &ioapics[ioapic_idx].gsi_config;
+		}
+
+		static inline int mp_ioapic_pin_count(int ioapic)
+		{
+			struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(ioapic);
+
+			return gsi_cfg->gsi_end - gsi_cfg->gsi_base + 1;
+		}
+
+		static inline u32 mp_pin_to_gsi(int ioapic, int pin)
+		{
+			return mp_ioapic_gsi_routing(ioapic)->gsi_base + pin;
+		}
+
+		static inline bool mp_is_legacy_irq(int irq)
+		{
+			return irq >= 0 && irq < nr_legacy_irqs();
+		}
+
+		static inline struct irq_domain *mp_ioapic_irqdomain(int ioapic)
+		{
+			return ioapics[ioapic].irqdomain;
+		}
+
+		int nr_ioapics;
+
+		/* The one past the highest gsi number used */
+		u32 gsi_top;
+
+		/* MP IRQ source entries */
+		struct mpc_intsrc mp_irqs[MAX_IRQ_SOURCES];
+
+		/* # of MP IRQ source entries */
+		int mp_irq_entries;
+
+		#ifdef CONFIG_EISA
+		int mp_bus_id_to_type[MAX_MP_BUSSES];
+		#endif
+
+		DECLARE_BITMAP(mp_bus_not_pci, MAX_MP_BUSSES);
+
+		bool ioapic_is_disabled __ro_after_init;
+
+		/**
+		 * disable_ioapic_support() - disables ioapic support at runtime
+		 */
+		void disable_ioapic_support(void)
+		{
+			#ifdef CONFIG_PCI
+			noioapicquirk = 1;
+			noioapicreroute = -1;
+			#endif
+			ioapic_is_disabled = true;
+		}
+
+		static int __init parse_noapic(char *str)
+		{
+			/* disable IO-APIC */
+			disable_ioapic_support();
+			return 0;
+		}
+		early_param("noapic", parse_noapic);
+
+		/* Will be called in mpparse/ACPI codes for saving IRQ info */
+		void mp_save_irq(struct mpc_intsrc *m)
+		{
+			int i;
+
+			apic_pr_verbose("Int: type %d, pol %d, trig %d, bus %02x, IRQ %02x, APIC ID %x, APIC INT %02x\n",
+							m->irqtype, m->irqflag & 3, (m->irqflag >> 2) & 3, m->srcbus,
+							m->srcbusirq, m->dstapic, m->dstirq);
+
+			for (i = 0; i < mp_irq_entries; i++) {
+				if (!memcmp(&mp_irqs[i], m, sizeof(*m)))
+					return;
+			}
+
+			memcpy(&mp_irqs[mp_irq_entries], m, sizeof(*m));
+			if (++mp_irq_entries == MAX_IRQ_SOURCES)
+				panic("Max # of irq sources exceeded!!\n");
+		}
+
+		static void alloc_ioapic_saved_registers(int idx)
+		{
+			size_t size;
+
+			if (ioapics[idx].saved_registers)
+				return;
+
+			size = sizeof(struct IO_APIC_route_entry) * ioapics[idx].nr_registers;
+			ioapics[idx].saved_registers = kzalloc(size, GFP_KERNEL);
+			if (!ioapics[idx].saved_registers)
+				pr_err("IOAPIC %d: suspend/resume impossible!\n", idx);
+		}
+
+		static void free_ioapic_saved_registers(int idx)
+		{
+			kfree(ioapics[idx].saved_registers);
+			ioapics[idx].saved_registers = NULL;
+		}
+
+		int __init arch_early_ioapic_init(void)
+		{
+			int i;
+
+			if (!nr_legacy_irqs())
+				io_apic_irqs = ~0UL;
+
+			for_each_ioapic(i)
+				alloc_ioapic_saved_registers(i);
+
+			return 0;
+		}
+
+		struct io_apic {
+			unsigned int index;
+			unsigned int unused[3];
+			unsigned int data;
+			unsigned int unused2[11];
+			unsigned int eoi;
+		};
+
+		static __attribute_const__ struct io_apic __iomem *io_apic_base(int idx)
+		{
+			return (void __iomem *) __fix_to_virt(FIX_IO_APIC_BASE_0 + idx)
+			+ (mpc_ioapic_addr(idx) & ~PAGE_MASK);
+		}
+
+		static inline void io_apic_eoi(unsigned int apic, unsigned int vector)
+		{
+			struct io_apic __iomem *io_apic = io_apic_base(apic);
+
+			/* Prefetch EOI register for writing */
+			__builtin_prefetch(&io_apic->eoi, 1, 3);
+			writel(vector, &io_apic->eoi);
+		}
+
+		unsigned int native_io_apic_read(unsigned int apic, unsigned int reg)
+		{
+			struct io_apic __iomem *io_apic = io_apic_base(apic);
+
+			/* Prefetch data register for reading */
+			__builtin_prefetch(&io_apic->data, 0, 3);
+			writel(reg, &io_apic->index);
+			return readl(&io_apic->data);
+		}
+
+		static void io_apic_write(unsigned int apic, unsigned int reg,
+								  unsigned int value)
+		{
+			struct io_apic __iomem *io_apic = io_apic_base(apic);
+
+			/* Prefetch registers for writing */
+			__builtin_prefetch(&io_apic->index, 1, 3);
+			__builtin_prefetch(&io_apic->data, 1, 3);
+
+			writel(reg, &io_apic->index);
+			writel(value, &io_apic->data);
+		}
+
+		static struct IO_APIC_route_entry __ioapic_read_entry(int apic, int pin)
+		{
+			struct IO_APIC_route_entry entry;
+
+			/* Prefetch for the two reads we'll perform */
+			__builtin_prefetch(&io_apic_base(apic)->data, 0, 3);
+
+			entry.w1 = io_apic_read(apic, 0x10 + 2 * pin);
+			entry.w2 = io_apic_read(apic, 0x11 + 2 * pin);
+
+			return entry;
+		}
+
+		static struct IO_APIC_route_entry ioapic_read_entry(int apic, int pin)
+		{
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			return __ioapic_read_entry(apic, pin);
+		}
+
+		/*
+		 * When we write a new IO APIC routing entry, we need to write the high
+		 * word first! If the mask bit in the low word is clear, we will enable
+		 * the interrupt, and we need to make sure the entry is fully populated
+		 * before that happens.
+		 */
+		static void __ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e)
+		{
+			/* Prefetch for writing */
+			__builtin_prefetch(&io_apic_base(apic)->data, 1, 3);
+
+			io_apic_write(apic, 0x11 + 2*pin, e.w2);
+			io_apic_write(apic, 0x10 + 2*pin, e.w1);
+		}
+
+		static void ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e)
+		{
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			__ioapic_write_entry(apic, pin, e);
+		}
+
+		/*
+		 * When we mask an IO APIC routing entry, we need to write the low
+		 * word first, in order to set the mask bit before we change the
+		 * high bits!
+		 */
+		static void ioapic_mask_entry(int apic, int pin)
+		{
+			struct IO_APIC_route_entry e = { .masked = true };
+
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			io_apic_write(apic, 0x10 + 2*pin, e.w1);
+			io_apic_write(apic, 0x11 + 2*pin, e.w2);
+		}
+
+		/*
+		 * The common case is 1:1 IRQ<->pin mappings. Sometimes there are
+		 * shared ISA-space IRQs, so we have to support them. We are super
+		 * fast in the common case, and fast for shared ISA-space IRQs.
+		 */
+		static bool add_pin_to_irq_node(struct mp_chip_data *data, int node, int apic, int pin)
+		{
+			struct irq_pin_list *entry;
+
+			/* Don't allow duplicates */
+			for_each_irq_pin(entry, data->irq_2_pin) {
+				if (entry->apic == apic && entry->pin == pin)
+					return true;
+			}
+
+			entry = kzalloc_node(sizeof(struct irq_pin_list), GFP_ATOMIC, node);
+			if (!entry) {
+				pr_err("Cannot allocate irq_pin_list (%d,%d,%d)\n", node, apic, pin);
+				return false;
+			}
+
+			entry->apic = apic;
+			entry->pin = pin;
+			list_add_tail(&entry->list, &data->irq_2_pin);
 			return true;
-	}
+		}
 
-	entry = kzalloc_node(sizeof(struct irq_pin_list), GFP_ATOMIC, node);
-	if (!entry) {
-		pr_err("Cannot allocate irq_pin_list (%d,%d,%d)\n", node, apic, pin);
-		return false;
-	}
-
-	entry->apic = apic;
-	entry->pin = pin;
-	list_add_tail(&entry->list, &data->irq_2_pin);
-	return true;
-}
-
-static void __remove_pin_from_irq(struct mp_chip_data *data, int apic, int pin)
-{
-	struct irq_pin_list *tmp, *entry;
-
-	list_for_each_entry_safe(entry, tmp, &data->irq_2_pin, list) {
-		if (entry->apic == apic && entry->pin == pin) {
-			list_del(&entry->list);
-			kfree(entry);
-			return;
-		}
-	}
-}
-
-static void io_apic_modify_irq(struct mp_chip_data *data, bool masked,
-			       void (*final)(struct irq_pin_list *entry))
-{
-	struct irq_pin_list *entry;
-
-	data->entry.masked = masked;
-
-	for_each_irq_pin(entry, data->irq_2_pin) {
-		io_apic_write(entry->apic, 0x10 + 2 * entry->pin, data->entry.w1);
-		if (final)
-			final(entry);
-	}
-}
+		static void __remove_pin_from_irq(struct mp_chip_data *data, int apic, int pin)
+		{
+			struct irq_pin_list *tmp, *entry;
+
+			list_for_each_entry_safe(entry, tmp, &data->irq_2_pin, list) {
+				if (entry->apic == apic && entry->pin == pin) {
+					list_del(&entry->list);
+					kfree(entry);
+					return;
+				}
+			}
+		}
 
-/*
- * Synchronize the IO-APIC and the CPU by doing a dummy read from the
- * IO-APIC
- */
-static void io_apic_sync(struct irq_pin_list *entry)
-{
-	struct io_apic __iomem *io_apic;
-
-	io_apic = io_apic_base(entry->apic);
-	readl(&io_apic->data);
-}
-
-static void mask_ioapic_irq(struct irq_data *irq_data)
-{
-	struct mp_chip_data *data = irq_data->chip_data;
-
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	io_apic_modify_irq(data, true, &io_apic_sync);
-}
-
-static void __unmask_ioapic(struct mp_chip_data *data)
-{
-	io_apic_modify_irq(data, false, NULL);
-}
-
-static void unmask_ioapic_irq(struct irq_data *irq_data)
-{
-	struct mp_chip_data *data = irq_data->chip_data;
-
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	__unmask_ioapic(data);
-}
+		static void io_apic_modify_irq(struct mp_chip_data *data, bool masked,
+									   void (*final)(struct irq_pin_list *entry))
+		{
+			struct irq_pin_list *entry;
+
+			data->entry.masked = masked;
+
+			for_each_irq_pin(entry, data->irq_2_pin) {
+				/* Prefetch for each IO-APIC write operation */
+				__builtin_prefetch(&io_apic_base(entry->apic)->data, 1, 3);
+
+				io_apic_write(entry->apic, 0x10 + 2 * entry->pin, data->entry.w1);
+				if (final)
+					final(entry);
+			}
+		}
 
-/*
- * IO-APIC versions below 0x20 don't support EOI register.
- * For the record, here is the information about various versions:
- *     0Xh     82489DX
- *     1Xh     I/OAPIC or I/O(x)APIC which are not PCI 2.2 Compliant
- *     2Xh     I/O(x)APIC which is PCI 2.2 Compliant
- *     30h-FFh Reserved
- *
- * Some of the Intel ICH Specs (ICH2 to ICH5) documents the io-apic
- * version as 0x2. This is an error with documentation and these ICH chips
- * use io-apic's of version 0x20.
- *
- * For IO-APIC's with EOI register, we use that to do an explicit EOI.
- * Otherwise, we simulate the EOI message manually by changing the trigger
- * mode to edge and then back to level, with RTE being masked during this.
- */
-static void __eoi_ioapic_pin(int apic, int pin, int vector)
-{
-	if (mpc_ioapic_ver(apic) >= 0x20) {
-		io_apic_eoi(apic, vector);
-	} else {
-		struct IO_APIC_route_entry entry, entry1;
-
-		entry = entry1 = __ioapic_read_entry(apic, pin);
-
-		/* Mask the entry and change the trigger mode to edge. */
-		entry1.masked = true;
-		entry1.is_level = false;
-
-		__ioapic_write_entry(apic, pin, entry1);
-
-		/* Restore the previous level triggered entry. */
-		__ioapic_write_entry(apic, pin, entry);
-	}
-}
-
-static void eoi_ioapic_pin(int vector, struct mp_chip_data *data)
-{
-	struct irq_pin_list *entry;
-
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	for_each_irq_pin(entry, data->irq_2_pin)
-		__eoi_ioapic_pin(entry->apic, entry->pin, vector);
-}
-
-static void clear_IO_APIC_pin(unsigned int apic, unsigned int pin)
-{
-	struct IO_APIC_route_entry entry;
-
-	/* Check delivery_mode to be sure we're not clearing an SMI pin */
-	entry = ioapic_read_entry(apic, pin);
-	if (entry.delivery_mode == APIC_DELIVERY_MODE_SMI)
-		return;
-
-	/*
-	 * Make sure the entry is masked and re-read the contents to check
-	 * if it is a level triggered pin and if the remote-IRR is set.
-	 */
-	if (!entry.masked) {
-		entry.masked = true;
-		ioapic_write_entry(apic, pin, entry);
-		entry = ioapic_read_entry(apic, pin);
-	}
-
-	if (entry.irr) {
-		/*
-		 * Make sure the trigger mode is set to level. Explicit EOI
-		 * doesn't clear the remote-IRR if the trigger mode is not
-		 * set to level.
-		 */
-		if (!entry.is_level) {
-			entry.is_level = true;
-			ioapic_write_entry(apic, pin, entry);
-		}
-		guard(raw_spinlock_irqsave)(&ioapic_lock);
-		__eoi_ioapic_pin(apic, pin, entry.vector);
-	}
-
-	/*
-	 * Clear the rest of the bits in the IO-APIC RTE except for the mask
-	 * bit.
-	 */
-	ioapic_mask_entry(apic, pin);
-	entry = ioapic_read_entry(apic, pin);
-	if (entry.irr)
-		pr_err("Unable to reset IRR for apic: %d, pin :%d\n",
-		       mpc_ioapic_id(apic), pin);
-}
-
-void clear_IO_APIC (void)
-{
-	int apic, pin;
-
-	for_each_ioapic_pin(apic, pin)
-		clear_IO_APIC_pin(apic, pin);
-}
+		/*
+		 * Synchronize the IO-APIC and the CPU by doing a dummy read from the
+		 * IO-APIC
+		 */
+		static void io_apic_sync(struct irq_pin_list *entry)
+		{
+			struct io_apic __iomem *io_apic;
 
-#ifdef CONFIG_X86_32
-/*
- * support for broken MP BIOSs, enables hand-redirection of PIRQ0-7 to
- * specific CPU-side IRQs.
- */
+			io_apic = io_apic_base(entry->apic);
+			readl(&io_apic->data);
+		}
 
-#define MAX_PIRQS 8
-static int pirq_entries[MAX_PIRQS] = {
-	[0 ... MAX_PIRQS - 1] = -1
-};
-
-static int __init ioapic_pirq_setup(char *str)
-{
-	int i, max, ints[MAX_PIRQS+1];
-
-	get_options(str, ARRAY_SIZE(ints), ints);
-
-	apic_pr_verbose("PIRQ redirection, working around broken MP-BIOS.\n");
-
-	max = MAX_PIRQS;
-	if (ints[0] < MAX_PIRQS)
-		max = ints[0];
-
-	for (i = 0; i < max; i++) {
-		apic_pr_verbose("... PIRQ%d -> IRQ %d\n", i, ints[i + 1]);
-		/* PIRQs are mapped upside down, usually */
-		pirq_entries[MAX_PIRQS-i-1] = ints[i+1];
-	}
-	return 1;
-}
-__setup("pirq=", ioapic_pirq_setup);
-#endif /* CONFIG_X86_32 */
+		static void mask_ioapic_irq(struct irq_data *irq_data)
+		{
+			struct mp_chip_data *data = irq_data->chip_data;
 
-/*
- * Saves all the IO-APIC RTE's
- */
-int save_ioapic_entries(void)
-{
-	int apic, pin;
-	int err = 0;
-
-	for_each_ioapic(apic) {
-		if (!ioapics[apic].saved_registers) {
-			err = -ENOMEM;
-			continue;
-		}
-
-		for_each_pin(apic, pin)
-			ioapics[apic].saved_registers[pin] = ioapic_read_entry(apic, pin);
-	}
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			io_apic_modify_irq(data, true, &io_apic_sync);
+		}
 
-	return err;
-}
+		static void __unmask_ioapic(struct mp_chip_data *data)
+		{
+			io_apic_modify_irq(data, false, NULL);
+		}
 
-/*
- * Mask all IO APIC entries.
- */
-void mask_ioapic_entries(void)
-{
-	int apic, pin;
-
-	for_each_ioapic(apic) {
-		if (!ioapics[apic].saved_registers)
-			continue;
+		static void unmask_ioapic_irq(struct irq_data *irq_data)
+		{
+			struct mp_chip_data *data = irq_data->chip_data;
+
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			__unmask_ioapic(data);
+		}
+
+		/*
+		 * IO-APIC versions below 0x20 don't support EOI register.
+		 * For the record, here is the information about various versions:
+		 *     0Xh     82489DX
+		 *     1Xh     I/OAPIC or I/O(x)APIC which are not PCI 2.2 Compliant
+		 *     2Xh     I/O(x)APIC which is PCI 2.2 Compliant
+		 *     30h-FFh Reserved
+		 */
+		static void __eoi_ioapic_pin(int apic, int pin, int vector)
+		{
+			if (mpc_ioapic_ver(apic) >= 0x20) {
+				/* Prefetch the EOI register */
+				__builtin_prefetch(&io_apic_base(apic)->eoi, 1, 3);
+				io_apic_eoi(apic, vector);
+			} else {
+				struct IO_APIC_route_entry entry, entry1;
+
+				entry = entry1 = __ioapic_read_entry(apic, pin);
+
+				/* Mask the entry and change the trigger mode to edge. */
+				entry1.masked = true;
+				entry1.is_level = false;
+
+				__ioapic_write_entry(apic, pin, entry1);
+
+				/* Restore the previous level triggered entry. */
+				__ioapic_write_entry(apic, pin, entry);
+			}
+		}
 
-		for_each_pin(apic, pin) {
+		static void eoi_ioapic_pin(int vector, struct mp_chip_data *data)
+		{
+			struct irq_pin_list *entry;
+
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			for_each_irq_pin(entry, data->irq_2_pin)
+				__eoi_ioapic_pin(entry->apic, entry->pin, vector);
+		}
+
+		static void clear_IO_APIC_pin(unsigned int apic, unsigned int pin)
+		{
 			struct IO_APIC_route_entry entry;
 
-			entry = ioapics[apic].saved_registers[pin];
+			/* Check delivery_mode to be sure we're not clearing an SMI pin */
+			entry = ioapic_read_entry(apic, pin);
+			if (entry.delivery_mode == APIC_DELIVERY_MODE_SMI)
+				return;
+
+			/*
+			 * Make sure the entry is masked and re-read the contents to check
+			 * if it is a level triggered pin and if the remote-IRR is set.
+			 */
 			if (!entry.masked) {
 				entry.masked = true;
 				ioapic_write_entry(apic, pin, entry);
+				entry = ioapic_read_entry(apic, pin);
+			}
+
+			if (entry.irr) {
+				/*
+				 * Make sure the trigger mode is set to level. Explicit EOI
+				 * doesn't clear the remote-IRR if the trigger mode is not
+				 * set to level.
+				 */
+				if (!entry.is_level) {
+					entry.is_level = true;
+					ioapic_write_entry(apic, pin, entry);
+				}
+				guard(raw_spinlock_irqsave)(&ioapic_lock);
+				__eoi_ioapic_pin(apic, pin, entry.vector);
 			}
+
+			/*
+			 * Clear the rest of the bits in the IO-APIC RTE except for the mask
+			 * bit.
+			 */
+			ioapic_mask_entry(apic, pin);
+			entry = ioapic_read_entry(apic, pin);
+			if (entry.irr)
+				pr_err("Unable to reset IRR for apic: %d, pin :%d\n",
+					   mpc_ioapic_id(apic), pin);
 		}
-	}
-}
 
-/*
- * Restore IO APIC entries which was saved in the ioapic structure.
- */
-int restore_ioapic_entries(void)
-{
-	int apic, pin;
-
-	for_each_ioapic(apic) {
-		if (!ioapics[apic].saved_registers)
-			continue;
-
-		for_each_pin(apic, pin)
-			ioapic_write_entry(apic, pin, ioapics[apic].saved_registers[pin]);
-	}
-	return 0;
-}
+		void clear_IO_APIC (void)
+		{
+			int apic, pin;
 
-/*
- * Find the IRQ entry number of a certain pin.
- */
-static int find_irq_entry(int ioapic_idx, int pin, int type)
-{
-	int i;
-
-	for (i = 0; i < mp_irq_entries; i++) {
-		if (mp_irqs[i].irqtype == type &&
-		    (mp_irqs[i].dstapic == mpc_ioapic_id(ioapic_idx) ||
-		     mp_irqs[i].dstapic == MP_APIC_ALL) &&
-		    mp_irqs[i].dstirq == pin)
-			return i;
-	}
+			for_each_ioapic_pin(apic, pin)
+				clear_IO_APIC_pin(apic, pin);
+		}
 
-	return -1;
-}
+		#ifdef CONFIG_X86_32
+		/*
+		 * support for broken MP BIOSs, enables hand-redirection of PIRQ0-7 to
+		 * specific CPU-side IRQs.
+		 */
 
-/*
- * Find the pin to which IRQ[irq] (ISA) is connected
- */
-static int __init find_isa_irq_pin(int irq, int type)
-{
-	int i;
-
-	for (i = 0; i < mp_irq_entries; i++) {
-		int lbus = mp_irqs[i].srcbus;
-
-		if (test_bit(lbus, mp_bus_not_pci) && (mp_irqs[i].irqtype == type) &&
-		    (mp_irqs[i].srcbusirq == irq))
-			return mp_irqs[i].dstirq;
-	}
-	return -1;
-}
-
-static int __init find_isa_irq_apic(int irq, int type)
-{
-	int i;
-
-	for (i = 0; i < mp_irq_entries; i++) {
-		int lbus = mp_irqs[i].srcbus;
-
-		if (test_bit(lbus, mp_bus_not_pci) && (mp_irqs[i].irqtype == type) &&
-		    (mp_irqs[i].srcbusirq == irq))
-			break;
-	}
-
-	if (i < mp_irq_entries) {
-		int ioapic_idx;
-
-		for_each_ioapic(ioapic_idx) {
-			if (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic)
-				return ioapic_idx;
-		}
-	}
-
-	return -1;
-}
-
-static bool irq_active_low(int idx)
-{
-	int bus = mp_irqs[idx].srcbus;
-
-	/*
-	 * Determine IRQ line polarity (high active or low active):
-	 */
-	switch (mp_irqs[idx].irqflag & MP_IRQPOL_MASK) {
-	case MP_IRQPOL_DEFAULT:
-		/*
-		 * Conforms to spec, ie. bus-type dependent polarity.  PCI
-		 * defaults to low active. [E]ISA defaults to high active.
-		 */
-		return !test_bit(bus, mp_bus_not_pci);
-	case MP_IRQPOL_ACTIVE_HIGH:
-		return false;
-	case MP_IRQPOL_RESERVED:
-		pr_warn("IOAPIC: Invalid polarity: 2, defaulting to low\n");
-		fallthrough;
-	case MP_IRQPOL_ACTIVE_LOW:
-	default: /* Pointless default required due to do gcc stupidity */
-		return true;
-	}
-}
+		#define MAX_PIRQS 8
+		static int pirq_entries[MAX_PIRQS] = {
+			[0 ... MAX_PIRQS - 1] = -1
+		};
+
+		static int __init ioapic_pirq_setup(char *str)
+		{
+			int i, max, ints[MAX_PIRQS+1];
+
+			get_options(str, ARRAY_SIZE(ints), ints);
+
+			apic_pr_verbose("PIRQ redirection, working around broken MP-BIOS.\n");
+
+			max = MAX_PIRQS;
+			if (ints[0] < MAX_PIRQS)
+				max = ints[0];
+
+			for (i = 0; i < max; i++) {
+				apic_pr_verbose("... PIRQ%d -> IRQ %d\n", i, ints[i + 1]);
+				/* PIRQs are mapped upside down, usually */
+				pirq_entries[MAX_PIRQS-i-1] = ints[i+1];
+			}
+			return 1;
+		}
+		__setup("pirq=", ioapic_pirq_setup);
+		#endif /* CONFIG_X86_32 */
 
-#ifdef CONFIG_EISA
-/*
- * EISA Edge/Level control register, ELCR
- */
-static bool EISA_ELCR(unsigned int irq)
-{
-	if (irq < nr_legacy_irqs()) {
-		unsigned int port = PIC_ELCR1 + (irq >> 3);
-		return (inb(port) >> (irq & 7)) & 1;
-	}
-	apic_pr_verbose("Broken MPtable reports ISA irq %d\n", irq);
-	return false;
-}
+		/*
+		 * Saves all the IO-APIC RTE's
+		 */
+		int save_ioapic_entries(void)
+		{
+			int apic, pin;
+			int err = 0;
+
+			for_each_ioapic(apic) {
+				if (!ioapics[apic].saved_registers) {
+					err = -ENOMEM;
+					continue;
+				}
 
-/*
- * EISA interrupts are always active high and can be edge or level
- * triggered depending on the ELCR value.  If an interrupt is listed as
- * EISA conforming in the MP table, that means its trigger type must be
- * read in from the ELCR.
- */
-static bool eisa_irq_is_level(int idx, int bus, bool level)
-{
-	switch (mp_bus_id_to_type[bus]) {
-	case MP_BUS_PCI:
-	case MP_BUS_ISA:
-		return level;
-	case MP_BUS_EISA:
-		return EISA_ELCR(mp_irqs[idx].srcbusirq);
-	}
-	pr_warn("IOAPIC: Invalid srcbus: %d defaulting to level\n", bus);
-	return true;
-}
-#else
-static inline int eisa_irq_is_level(int idx, int bus, bool level)
-{
-	return level;
-}
-#endif
-
-static bool irq_is_level(int idx)
-{
-	int bus = mp_irqs[idx].srcbus;
-	bool level;
-
-	/*
-	 * Determine IRQ trigger mode (edge or level sensitive):
-	 */
-	switch (mp_irqs[idx].irqflag & MP_IRQTRIG_MASK) {
-	case MP_IRQTRIG_DEFAULT:
-		/*
-		 * Conforms to spec, ie. bus-type dependent trigger
-		 * mode. PCI defaults to level, ISA to edge.
-		 */
-		level = !test_bit(bus, mp_bus_not_pci);
-		/* Take EISA into account */
-		return eisa_irq_is_level(idx, bus, level);
-	case MP_IRQTRIG_EDGE:
-		return false;
-	case MP_IRQTRIG_RESERVED:
-		pr_warn("IOAPIC: Invalid trigger mode 2 defaulting to level\n");
-		fallthrough;
-	case MP_IRQTRIG_LEVEL:
-	default: /* Pointless default required due to do gcc stupidity */
-		return true;
-	}
-}
-
-static int __acpi_get_override_irq(u32 gsi, bool *trigger, bool *polarity)
-{
-	int ioapic, pin, idx;
-
-	if (ioapic_is_disabled)
-		return -1;
-
-	ioapic = mp_find_ioapic(gsi);
-	if (ioapic < 0)
-		return -1;
-
-	pin = mp_find_ioapic_pin(ioapic, gsi);
-	if (pin < 0)
-		return -1;
-
-	idx = find_irq_entry(ioapic, pin, mp_INT);
-	if (idx < 0)
-		return -1;
-
-	*trigger = irq_is_level(idx);
-	*polarity = irq_active_low(idx);
-	return 0;
-}
-
-#ifdef CONFIG_ACPI
-int acpi_get_override_irq(u32 gsi, int *is_level, int *active_low)
-{
-	*is_level = *active_low = 0;
-	return __acpi_get_override_irq(gsi, (bool *)is_level,
-				       (bool *)active_low);
-}
-#endif
-
-void ioapic_set_alloc_attr(struct irq_alloc_info *info, int node,
-			   int trigger, int polarity)
-{
-	init_irq_alloc_info(info, NULL);
-	info->type = X86_IRQ_ALLOC_TYPE_IOAPIC;
-	info->ioapic.node = node;
-	info->ioapic.is_level = trigger;
-	info->ioapic.active_low = polarity;
-	info->ioapic.valid = 1;
-}
-
-static void ioapic_copy_alloc_attr(struct irq_alloc_info *dst,
-				   struct irq_alloc_info *src,
-				   u32 gsi, int ioapic_idx, int pin)
-{
-	bool level, pol_low;
-
-	copy_irq_alloc_info(dst, src);
-	dst->type = X86_IRQ_ALLOC_TYPE_IOAPIC;
-	dst->devid = mpc_ioapic_id(ioapic_idx);
-	dst->ioapic.pin = pin;
-	dst->ioapic.valid = 1;
-	if (src && src->ioapic.valid) {
-		dst->ioapic.node = src->ioapic.node;
-		dst->ioapic.is_level = src->ioapic.is_level;
-		dst->ioapic.active_low = src->ioapic.active_low;
-	} else {
-		dst->ioapic.node = NUMA_NO_NODE;
-		if (__acpi_get_override_irq(gsi, &level, &pol_low) >= 0) {
-			dst->ioapic.is_level = level;
-			dst->ioapic.active_low = pol_low;
-		} else {
-			/*
-			 * PCI interrupts are always active low level
-			 * triggered.
-			 */
-			dst->ioapic.is_level = true;
-			dst->ioapic.active_low = true;
-		}
-	}
-}
-
-static int ioapic_alloc_attr_node(struct irq_alloc_info *info)
-{
-	return (info && info->ioapic.valid) ? info->ioapic.node : NUMA_NO_NODE;
-}
-
-static void mp_register_handler(unsigned int irq, bool level)
-{
-	irq_flow_handler_t hdl;
-	bool fasteoi;
-
-	if (level) {
-		irq_set_status_flags(irq, IRQ_LEVEL);
-		fasteoi = true;
-	} else {
-		irq_clear_status_flags(irq, IRQ_LEVEL);
-		fasteoi = false;
-	}
-
-	hdl = fasteoi ? handle_fasteoi_irq : handle_edge_irq;
-	__irq_set_handler(irq, hdl, 0, fasteoi ? "fasteoi" : "edge");
-}
-
-static bool mp_check_pin_attr(int irq, struct irq_alloc_info *info)
-{
-	struct mp_chip_data *data = irq_get_chip_data(irq);
-
-	/* allow the first user to reprogram the pin with real trigger and polarity */
-	if (data->count == 1) {
-		if (info->ioapic.is_level != data->is_level)
-			mp_register_handler(irq, info->ioapic.is_level);
-		data->entry.is_level = data->is_level = info->ioapic.is_level;
-		data->entry.active_low = data->active_low = info->ioapic.active_low;
-	}
-
-	return data->is_level == info->ioapic.is_level &&
-	       data->active_low == info->ioapic.active_low;
-}
-
-static int alloc_irq_from_domain(struct irq_domain *domain, int ioapic, u32 gsi,
-				 struct irq_alloc_info *info)
-{
-	int type = ioapics[ioapic].irqdomain_cfg.type;
-	bool legacy = false;
-	int irq = -1;
-
-	switch (type) {
-	case IOAPIC_DOMAIN_LEGACY:
-		/*
-		 * Dynamically allocate IRQ number for non-ISA IRQs in the first
-		 * 16 GSIs on some weird platforms.
-		 */
-		if (!ioapic_initialized || gsi >= nr_legacy_irqs())
-			irq = gsi;
-		legacy = mp_is_legacy_irq(irq);
-		break;
-	case IOAPIC_DOMAIN_STRICT:
-		irq = gsi;
-		break;
-	case IOAPIC_DOMAIN_DYNAMIC:
-		break;
-	default:
-		WARN(1, "ioapic: unknown irqdomain type %d\n", type);
-		return -1;
-	}
-
-	return __irq_domain_alloc_irqs(domain, irq, 1, ioapic_alloc_attr_node(info),
-				       info, legacy, NULL);
-}
+				for_each_pin(apic, pin)
+					ioapics[apic].saved_registers[pin] = ioapic_read_entry(apic, pin);
+			}
 
-/*
- * Need special handling for ISA IRQs because there may be multiple IOAPIC pins
- * sharing the same ISA IRQ number and irqdomain only supports 1:1 mapping
- * between IOAPIC pin and IRQ number. A typical IOAPIC has 24 pins, pin 0-15 are
- * used for legacy IRQs and pin 16-23 are used for PCI IRQs (PIRQ A-H).
- * When ACPI is disabled, only legacy IRQ numbers (IRQ0-15) are available, and
- * some BIOSes may use MP Interrupt Source records to override IRQ numbers for
- * PIRQs instead of reprogramming the interrupt routing logic. Thus there may be
- * multiple pins sharing the same legacy IRQ number when ACPI is disabled.
- */
-static int alloc_isa_irq_from_domain(struct irq_domain *domain, int irq, int ioapic, int pin,
-				     struct irq_alloc_info *info)
-{
-	struct irq_data *irq_data = irq_get_irq_data(irq);
-	int node = ioapic_alloc_attr_node(info);
-	struct mp_chip_data *data;
-
-	/*
-	 * Legacy ISA IRQ has already been allocated, just add pin to
-	 * the pin list associated with this IRQ and program the IOAPIC
-	 * entry.
-	 */
-	if (irq_data && irq_data->parent_data) {
-		if (!mp_check_pin_attr(irq, info))
-			return -EBUSY;
-		if (!add_pin_to_irq_node(irq_data->chip_data, node, ioapic, info->ioapic.pin))
-			return -ENOMEM;
-	} else {
-		info->flags |= X86_IRQ_ALLOC_LEGACY;
-		irq = __irq_domain_alloc_irqs(domain, irq, 1, node, info, true, NULL);
-		if (irq >= 0) {
-			irq_data = irq_domain_get_irq_data(domain, irq);
-			data = irq_data->chip_data;
-			data->isa_irq = true;
+			return err;
 		}
-	}
 
-	return irq;
-}
+		/*
+		 * Mask all IO APIC entries.
+		 */
+		void mask_ioapic_entries(void)
+		{
+			int apic, pin;
+
+			for_each_ioapic(apic) {
+				if (!ioapics[apic].saved_registers)
+					continue;
+
+				for_each_pin(apic, pin) {
+					struct IO_APIC_route_entry entry;
+
+					entry = ioapics[apic].saved_registers[pin];
+					if (!entry.masked) {
+						entry.masked = true;
+						ioapic_write_entry(apic, pin, entry);
+					}
+				}
+			}
+		}
 
-static int mp_map_pin_to_irq(u32 gsi, int idx, int ioapic, int pin,
-			     unsigned int flags, struct irq_alloc_info *info)
-{
-	struct irq_domain *domain = mp_ioapic_irqdomain(ioapic);
-	struct irq_alloc_info tmp;
-	struct mp_chip_data *data;
-	bool legacy = false;
-	int irq;
-
-	if (!domain)
-		return -ENOSYS;
-
-	if (idx >= 0 && test_bit(mp_irqs[idx].srcbus, mp_bus_not_pci)) {
-		irq = mp_irqs[idx].srcbusirq;
-		legacy = mp_is_legacy_irq(irq);
 		/*
-		 * IRQ2 is unusable for historical reasons on systems which
-		 * have a legacy PIC. See the comment vs. IRQ2 further down.
-		 *
-		 * If this gets removed at some point then the related code
-		 * in lapic_assign_system_vectors() needs to be adjusted as
-		 * well.
-		 */
-		if (legacy && irq == PIC_CASCADE_IR)
-			return -EINVAL;
-	}
-
-	guard(mutex)(&ioapic_mutex);
-	if (!(flags & IOAPIC_MAP_ALLOC)) {
-		if (!legacy) {
-			irq = irq_find_mapping(domain, pin);
-			if (irq == 0)
-				irq = -ENOENT;
-		}
-	} else {
-		ioapic_copy_alloc_attr(&tmp, info, gsi, ioapic, pin);
-		if (legacy)
-			irq = alloc_isa_irq_from_domain(domain, irq,
-							ioapic, pin, &tmp);
-		else if ((irq = irq_find_mapping(domain, pin)) == 0)
-			irq = alloc_irq_from_domain(domain, ioapic, gsi, &tmp);
-		else if (!mp_check_pin_attr(irq, &tmp))
-			irq = -EBUSY;
-		if (irq >= 0) {
-			data = irq_get_chip_data(irq);
-			data->count++;
-		}
-	}
-	return irq;
-}
-
-static int pin_2_irq(int idx, int ioapic, int pin, unsigned int flags)
-{
-	u32 gsi = mp_pin_to_gsi(ioapic, pin);
-
-	/* Debugging check, we are in big trouble if this message pops up! */
-	if (mp_irqs[idx].dstirq != pin)
-		pr_err("broken BIOS or MPTABLE parser, ayiee!!\n");
-
-#ifdef CONFIG_X86_32
-	/* PCI IRQ command line redirection. Yes, limits are hardcoded. */
-	if ((pin >= 16) && (pin <= 23)) {
-		if (pirq_entries[pin - 16] != -1) {
-			if (!pirq_entries[pin - 16]) {
-				apic_pr_verbose("Disabling PIRQ%d\n", pin - 16);
-			} else {
-				int irq = pirq_entries[pin-16];
+		 * Restore IO APIC entries which was saved in the ioapic structure.
+		 */
+		int restore_ioapic_entries(void)
+		{
+			int apic, pin;
+
+			for_each_ioapic(apic) {
+				if (!ioapics[apic].saved_registers)
+					continue;
 
-				apic_pr_verbose("Using PIRQ%d -> IRQ %d\n", pin - 16, irq);
-				return irq;
+				for_each_pin(apic, pin)
+					ioapic_write_entry(apic, pin, ioapics[apic].saved_registers[pin]);
 			}
+			return 0;
 		}
-	}
-#endif
 
-	return  mp_map_pin_to_irq(gsi, idx, ioapic, pin, flags, NULL);
-}
+		/*
+		 * Find the IRQ entry number of a certain pin.
+		 */
+		static int find_irq_entry(int ioapic_idx, int pin, int type)
+		{
+			int i;
 
-int mp_map_gsi_to_irq(u32 gsi, unsigned int flags, struct irq_alloc_info *info)
-{
-	int ioapic, pin, idx;
+			for (i = 0; i < mp_irq_entries; i++) {
+				if (mp_irqs[i].irqtype == type &&
+					(mp_irqs[i].dstapic == mpc_ioapic_id(ioapic_idx) ||
+					mp_irqs[i].dstapic == MP_APIC_ALL) &&
+					mp_irqs[i].dstirq == pin)
+					return i;
+			}
 
-	ioapic = mp_find_ioapic(gsi);
-	if (ioapic < 0)
-		return -ENODEV;
+			return -1;
+		}
 
-	pin = mp_find_ioapic_pin(ioapic, gsi);
-	idx = find_irq_entry(ioapic, pin, mp_INT);
-	if ((flags & IOAPIC_MAP_CHECK) && idx < 0)
-		return -ENODEV;
+		/*
+		 * Find the pin to which IRQ[irq] (ISA) is connected
+		 */
+		static int __init find_isa_irq_pin(int irq, int type)
+		{
+			int i;
 
-	return mp_map_pin_to_irq(gsi, idx, ioapic, pin, flags, info);
-}
+			for (i = 0; i < mp_irq_entries; i++) {
+				int lbus = mp_irqs[i].srcbus;
 
-void mp_unmap_irq(int irq)
-{
-	struct irq_data *irq_data = irq_get_irq_data(irq);
-	struct mp_chip_data *data;
+				if (test_bit(lbus, mp_bus_not_pci) && (mp_irqs[i].irqtype == type) &&
+					(mp_irqs[i].srcbusirq == irq))
+					return mp_irqs[i].dstirq;
+			}
+			return -1;
+		}
 
-	if (!irq_data || !irq_data->domain)
-		return;
+		static int __init find_isa_irq_apic(int irq, int type)
+		{
+			int i;
 
-	data = irq_data->chip_data;
-	if (!data || data->isa_irq)
-		return;
+			for (i = 0; i < mp_irq_entries; i++) {
+				int lbus = mp_irqs[i].srcbus;
 
-	guard(mutex)(&ioapic_mutex);
-	if (--data->count == 0)
-		irq_domain_free_irqs(irq, 1);
-}
+				if (test_bit(lbus, mp_bus_not_pci) && (mp_irqs[i].irqtype == type) &&
+					(mp_irqs[i].srcbusirq == irq))
+					break;
+			}
 
-/*
- * Find a specific PCI IRQ entry.
- * Not an __init, possibly needed by modules
- */
-int IO_APIC_get_PCI_irq_vector(int bus, int slot, int pin)
-{
-	int irq, i, best_ioapic = -1, best_idx = -1;
-
-	apic_pr_debug("Querying PCI -> IRQ mapping bus:%d, slot:%d, pin:%d.\n",
-		      bus, slot, pin);
-	if (test_bit(bus, mp_bus_not_pci)) {
-		apic_pr_verbose("PCI BIOS passed nonexistent PCI bus %d!\n", bus);
-		return -1;
-	}
-
-	for (i = 0; i < mp_irq_entries; i++) {
-		int lbus = mp_irqs[i].srcbus;
-		int ioapic_idx, found = 0;
-
-		if (bus != lbus || mp_irqs[i].irqtype != mp_INT ||
-		    slot != ((mp_irqs[i].srcbusirq >> 2) & 0x1f))
-			continue;
-
-		for_each_ioapic(ioapic_idx)
-			if (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic ||
-			    mp_irqs[i].dstapic == MP_APIC_ALL) {
-				found = 1;
+			if (i < mp_irq_entries) {
+				int ioapic_idx;
+
+				for_each_ioapic(ioapic_idx) {
+					if (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic)
+						return ioapic_idx;
+				}
+			}
+
+			return -1;
+		}
+
+		static bool irq_active_low(int idx)
+		{
+			int bus = mp_irqs[idx].srcbus;
+
+			/*
+			 * Determine IRQ line polarity (high active or low active):
+			 */
+			switch (mp_irqs[idx].irqflag & MP_IRQPOL_MASK) {
+				case MP_IRQPOL_DEFAULT:
+					/*
+					 * Conforms to spec, ie. bus-type dependent polarity.  PCI
+					 * defaults to low active. [E]ISA defaults to high active.
+					 */
+					return !test_bit(bus, mp_bus_not_pci);
+				case MP_IRQPOL_ACTIVE_HIGH:
+					return false;
+				case MP_IRQPOL_RESERVED:
+					pr_warn("IOAPIC: Invalid polarity: 2, defaulting to low\n");
+					fallthrough;
+				case MP_IRQPOL_ACTIVE_LOW:
+				default: /* Pointless default required due to do gcc stupidity */
+					return true;
+			}
+		}
+
+		#ifdef CONFIG_EISA
+		/*
+		 * EISA Edge/Level control register, ELCR
+		 */
+		static bool EISA_ELCR(unsigned int irq)
+		{
+			if (irq < nr_legacy_irqs()) {
+				unsigned int port = PIC_ELCR1 + (irq >> 3);
+				return (inb(port) >> (irq & 7)) & 1;
+			}
+			apic_pr_verbose("Broken MPtable reports ISA irq %d\n", irq);
+			return false;
+		}
+
+		/*
+		 * EISA interrupts are always active high and can be edge or level
+		 * triggered depending on the ELCR value.  If an interrupt is listed as
+		 * EISA conforming in the MP table, that means its trigger type must be
+		 * read in from the ELCR.
+		 */
+		static bool eisa_irq_is_level(int idx, int bus, bool level)
+		{
+			switch (mp_bus_id_to_type[bus]) {
+				case MP_BUS_PCI:
+				case MP_BUS_ISA:
+					return level;
+				case MP_BUS_EISA:
+					return EISA_ELCR(mp_irqs[idx].srcbusirq);
+			}
+			pr_warn("IOAPIC: Invalid srcbus: %d defaulting to level\n", bus);
+			return true;
+		}
+		#else
+		static inline int eisa_irq_is_level(int idx, int bus, bool level)
+		{
+			return level;
+		}
+		#endif
+
+		static bool irq_is_level(int idx)
+		{
+			int bus = mp_irqs[idx].srcbus;
+			bool level;
+
+			/*
+			 * Determine IRQ trigger mode (edge or level sensitive):
+			 */
+			switch (mp_irqs[idx].irqflag & MP_IRQTRIG_MASK) {
+				case MP_IRQTRIG_DEFAULT:
+					/*
+					 * Conforms to spec, ie. bus-type dependent trigger
+					 * mode. PCI defaults to level, ISA to edge.
+					 */
+					level = !test_bit(bus, mp_bus_not_pci);
+					/* Take EISA into account */
+					return eisa_irq_is_level(idx, bus, level);
+				case MP_IRQTRIG_EDGE:
+					return false;
+				case MP_IRQTRIG_RESERVED:
+					pr_warn("IOAPIC: Invalid trigger mode 2 defaulting to level\n");
+					fallthrough;
+				case MP_IRQTRIG_LEVEL:
+				default: /* Pointless default required due to do gcc stupidity */
+					return true;
+			}
+		}
+
+		static int __acpi_get_override_irq(u32 gsi, bool *trigger, bool *polarity)
+		{
+			int ioapic, pin, idx;
+
+			if (ioapic_is_disabled)
+				return -1;
+
+			ioapic = mp_find_ioapic(gsi);
+			if (ioapic < 0)
+				return -1;
+
+			pin = mp_find_ioapic_pin(ioapic, gsi);
+			if (pin < 0)
+				return -1;
+
+			idx = find_irq_entry(ioapic, pin, mp_INT);
+			if (idx < 0)
+				return -1;
+
+			*trigger = irq_is_level(idx);
+			*polarity = irq_active_low(idx);
+			return 0;
+		}
+
+		#ifdef CONFIG_ACPI
+		int acpi_get_override_irq(u32 gsi, int *is_level, int *active_low)
+		{
+			*is_level = *active_low = 0;
+			return __acpi_get_override_irq(gsi, (bool *)is_level,
+										   (bool *)active_low);
+		}
+		#endif
+
+		void ioapic_set_alloc_attr(struct irq_alloc_info *info, int node,
+								   int trigger, int polarity)
+		{
+			init_irq_alloc_info(info, NULL);
+			info->type = X86_IRQ_ALLOC_TYPE_IOAPIC;
+			info->ioapic.node = node;
+			info->ioapic.is_level = trigger;
+			info->ioapic.active_low = polarity;
+			info->ioapic.valid = 1;
+		}
+
+		static void ioapic_copy_alloc_attr(struct irq_alloc_info *dst,
+										   struct irq_alloc_info *src,
+									 u32 gsi, int ioapic_idx, int pin)
+		{
+			bool level, pol_low;
+
+			copy_irq_alloc_info(dst, src);
+			dst->type = X86_IRQ_ALLOC_TYPE_IOAPIC;
+			dst->devid = mpc_ioapic_id(ioapic_idx);
+			dst->ioapic.pin = pin;
+			dst->ioapic.valid = 1;
+			if (src && src->ioapic.valid) {
+				dst->ioapic.node = src->ioapic.node;
+				dst->ioapic.is_level = src->ioapic.is_level;
+				dst->ioapic.active_low = src->ioapic.active_low;
+			} else {
+				dst->ioapic.node = NUMA_NO_NODE;
+				if (__acpi_get_override_irq(gsi, &level, &pol_low) >= 0) {
+					dst->ioapic.is_level = level;
+					dst->ioapic.active_low = pol_low;
+				} else {
+					/*
+					 * PCI interrupts are always active low level
+					 * triggered.
+					 */
+					dst->ioapic.is_level = true;
+					dst->ioapic.active_low = true;
+				}
+			}
+		}
+
+		static int ioapic_alloc_attr_node(struct irq_alloc_info *info)
+		{
+			return (info && info->ioapic.valid) ? info->ioapic.node : NUMA_NO_NODE;
+		}
+
+		static void mp_register_handler(unsigned int irq, bool level)
+		{
+			irq_flow_handler_t hdl;
+			bool fasteoi;
+
+			if (level) {
+				irq_set_status_flags(irq, IRQ_LEVEL);
+				fasteoi = true;
+			} else {
+				irq_clear_status_flags(irq, IRQ_LEVEL);
+				fasteoi = false;
+			}
+
+			hdl = fasteoi ? handle_fasteoi_irq : handle_edge_irq;
+			__irq_set_handler(irq, hdl, 0, fasteoi ? "fasteoi" : "edge");
+		}
+
+		static bool mp_check_pin_attr(int irq, struct irq_alloc_info *info)
+		{
+			struct mp_chip_data *data = irq_get_chip_data(irq);
+
+			/*
+			 * setup_IO_APIC_irqs() programs all legacy IRQs with default trigger
+			 * and polarity attributes. So allow the first user to reprogram the
+			 * pin with real trigger and polarity attributes.
+			 */
+			if (irq < nr_legacy_irqs() && data->count == 1) {
+				if (info->ioapic.is_level != data->is_level)
+					mp_register_handler(irq, info->ioapic.is_level);
+				data->entry.is_level = data->is_level = info->ioapic.is_level;
+				data->entry.active_low = data->active_low = info->ioapic.active_low;
+			}
+
+			return data->is_level == info->ioapic.is_level &&
+			data->active_low == info->ioapic.active_low;
+		}
+
+		static int alloc_irq_from_domain(struct irq_domain *domain, int ioapic, u32 gsi,
+										 struct irq_alloc_info *info)
+		{
+			int type = ioapics[ioapic].irqdomain_cfg.type;
+			bool legacy = false;
+			int irq = -1;
+
+			switch (type) {
+				case IOAPIC_DOMAIN_LEGACY:
+					/*
+					 * Dynamically allocate IRQ number for non-ISA IRQs in the first
+					 * 16 GSIs on some weird platforms.
+					 */
+					if (!ioapic_initialized || gsi >= nr_legacy_irqs())
+						irq = gsi;
+				legacy = mp_is_legacy_irq(irq);
 				break;
+				case IOAPIC_DOMAIN_STRICT:
+					irq = gsi;
+					break;
+				case IOAPIC_DOMAIN_DYNAMIC:
+					break;
+				default:
+					WARN(1, "ioapic: unknown irqdomain type %d\n", type);
+					return -1;
+			}
+
+			return __irq_domain_alloc_irqs(domain, irq, 1, ioapic_alloc_attr_node(info),
+										   info, legacy, NULL);
+		}
+
+		/*
+		 * Need special handling for ISA IRQs because there may be multiple IOAPIC pins
+		 * sharing the same ISA IRQ number and irqdomain only supports 1:1 mapping
+		 * between IOAPIC pin and IRQ number. A typical IOAPIC has 24 pins, pin 0-15 are
+		 * used for legacy IRQs and pin 16-23 are used for PCI IRQs (PIRQ A-H).
+		 * When ACPI is disabled, only legacy IRQ numbers (IRQ0-15) are available, and
+		 * some BIOSes may use MP Interrupt Source records to override IRQ numbers for
+		 * PIRQs instead of reprogramming the interrupt routing logic. Thus there may be
+		 * multiple pins sharing the same legacy IRQ number when ACPI is disabled.
+		 */
+		static int alloc_isa_irq_from_domain(struct irq_domain *domain, int irq, int ioapic, int pin,
+											 struct irq_alloc_info *info)
+		{
+			struct irq_data *irq_data = irq_get_irq_data(irq);
+			int node = ioapic_alloc_attr_node(info);
+			struct mp_chip_data *data;
+
+			/*
+			 * Legacy ISA IRQ has already been allocated, just add pin to
+			 * the pin list associated with this IRQ and program the IOAPIC
+			 * entry.
+			 */
+			if (irq_data && irq_data->parent_data) {
+				if (!mp_check_pin_attr(irq, info))
+					return -EBUSY;
+				if (!add_pin_to_irq_node(irq_data->chip_data, node, ioapic, info->ioapic.pin))
+					return -ENOMEM;
+			} else {
+				info->flags |= X86_IRQ_ALLOC_LEGACY;
+				irq = __irq_domain_alloc_irqs(domain, irq, 1, node, info, true, NULL);
+				if (irq >= 0) {
+					irq_data = irq_domain_get_irq_data(domain, irq);
+					data = irq_data->chip_data;
+					data->isa_irq = true;
+				}
+			}
+
+			return irq;
+		}
+
+		static int mp_map_pin_to_irq(u32 gsi, int idx, int ioapic, int pin,
+									 unsigned int flags, struct irq_alloc_info *info)
+		{
+			struct irq_domain *domain = mp_ioapic_irqdomain(ioapic);
+			struct irq_alloc_info tmp;
+			struct mp_chip_data *data;
+			bool legacy = false;
+			int irq;
+
+			if (!domain)
+				return -ENOSYS;
+
+			if (idx >= 0 && test_bit(mp_irqs[idx].srcbus, mp_bus_not_pci)) {
+				irq = mp_irqs[idx].srcbusirq;
+				legacy = mp_is_legacy_irq(irq);
+				/*
+				 * IRQ2 is unusable for historical reasons on systems which
+				 * have a legacy PIC. See the comment vs. IRQ2 further down.
+				 *
+				 * If this gets removed at some point then the related code
+				 * in lapic_assign_system_vectors() needs to be adjusted as
+				 * well.
+				 */
+				if (legacy && irq == PIC_CASCADE_IR)
+					return -EINVAL;
+			}
+
+			guard(mutex)(&ioapic_mutex);
+			if (!(flags & IOAPIC_MAP_ALLOC)) {
+				if (!legacy) {
+					irq = irq_find_mapping(domain, pin);
+					if (irq == 0)
+						irq = -ENOENT;
+				}
+			} else {
+				ioapic_copy_alloc_attr(&tmp, info, gsi, ioapic, pin);
+				if (legacy)
+					irq = alloc_isa_irq_from_domain(domain, irq,
+													ioapic, pin, &tmp);
+					else if ((irq = irq_find_mapping(domain, pin)) == 0)
+						irq = alloc_irq_from_domain(domain, ioapic, gsi, &tmp);
+				else if (!mp_check_pin_attr(irq, &tmp))
+					irq = -EBUSY;
+				if (irq >= 0) {
+					data = irq_get_chip_data(irq);
+					data->count++;
+				}
+			}
+			return irq;
+		}
+
+		static int pin_2_irq(int idx, int ioapic, int pin, unsigned int flags)
+		{
+			u32 gsi = mp_pin_to_gsi(ioapic, pin);
+
+			/* Debugging check, we are in big trouble if this message pops up! */
+			if (mp_irqs[idx].dstirq != pin)
+				pr_err("broken BIOS or MPTABLE parser, ayiee!!\n");
+
+			#ifdef CONFIG_X86_32
+			/* PCI IRQ command line redirection. Yes, limits are hardcoded. */
+			if ((pin >= 16) && (pin <= 23)) {
+				if (pirq_entries[pin - 16] != -1) {
+					if (!pirq_entries[pin - 16]) {
+						apic_pr_verbose("Disabling PIRQ%d\n", pin - 16);
+					} else {
+						int irq = pirq_entries[pin-16];
+
+						apic_pr_verbose("Using PIRQ%d -> IRQ %d\n", pin - 16, irq);
+						return irq;
+					}
+				}
+			}
+			#endif
+
+			return  mp_map_pin_to_irq(gsi, idx, ioapic, pin, flags, NULL);
+		}
+
+		int mp_map_gsi_to_irq(u32 gsi, unsigned int flags, struct irq_alloc_info *info)
+		{
+			int ioapic, pin, idx;
+
+			ioapic = mp_find_ioapic(gsi);
+			if (ioapic < 0)
+				return -ENODEV;
+
+			pin = mp_find_ioapic_pin(ioapic, gsi);
+			idx = find_irq_entry(ioapic, pin, mp_INT);
+			if ((flags & IOAPIC_MAP_CHECK) && idx < 0)
+				return -ENODEV;
+
+			return mp_map_pin_to_irq(gsi, idx, ioapic, pin, flags, info);
+		}
+
+		void mp_unmap_irq(int irq)
+		{
+			struct irq_data *irq_data = irq_get_irq_data(irq);
+			struct mp_chip_data *data;
+
+			if (!irq_data || !irq_data->domain)
+				return;
+
+			data = irq_data->chip_data;
+			if (!data || data->isa_irq)
+				return;
+
+			guard(mutex)(&ioapic_mutex);
+			if (--data->count == 0)
+				irq_domain_free_irqs(irq, 1);
+		}
+
+		/*
+		 * Find a specific PCI IRQ entry.
+		 * Not an __init, possibly needed by modules
+		 */
+		int IO_APIC_get_PCI_irq_vector(int bus, int slot, int pin)
+		{
+			int irq, i, best_ioapic = -1, best_idx = -1;
+
+			apic_pr_debug("Querying PCI -> IRQ mapping bus:%d, slot:%d, pin:%d.\n",
+						  bus, slot, pin);
+			if (test_bit(bus, mp_bus_not_pci)) {
+				apic_pr_verbose("PCI BIOS passed nonexistent PCI bus %d!\n", bus);
+				return -1;
 			}
-		if (!found)
-			continue;
 
-		/* Skip ISA IRQs */
-		irq = pin_2_irq(i, ioapic_idx, mp_irqs[i].dstirq, 0);
-		if (irq > 0 && !IO_APIC_IRQ(irq))
-			continue;
-
-		if (pin == (mp_irqs[i].srcbusirq & 3)) {
-			best_idx = i;
-			best_ioapic = ioapic_idx;
-			goto out;
-		}
-
-		/*
-		 * Use the first all-but-pin matching entry as a
-		 * best-guess fuzzy result for broken mptables.
-		 */
-		if (best_idx < 0) {
-			best_idx = i;
-			best_ioapic = ioapic_idx;
-		}
-	}
-	if (best_idx < 0)
-		return -1;
-
-out:
-	return pin_2_irq(best_idx, best_ioapic, mp_irqs[best_idx].dstirq, IOAPIC_MAP_ALLOC);
-}
-EXPORT_SYMBOL(IO_APIC_get_PCI_irq_vector);
-
-static struct irq_chip ioapic_chip, ioapic_ir_chip;
-
-static void __init setup_IO_APIC_irqs(void)
-{
-	unsigned int ioapic, pin;
-	int idx;
-
-	apic_pr_verbose("Init IO_APIC IRQs\n");
-
-	for_each_ioapic_pin(ioapic, pin) {
-		idx = find_irq_entry(ioapic, pin, mp_INT);
-		if (idx < 0) {
-			apic_pr_verbose("apic %d pin %d not connected\n",
-					mpc_ioapic_id(ioapic), pin);
-		} else {
-			pin_2_irq(idx, ioapic, pin, ioapic ? 0 : IOAPIC_MAP_ALLOC);
-		}
-	}
-}
-
-void ioapic_zap_locks(void)
-{
-	raw_spin_lock_init(&ioapic_lock);
-}
-
-static void io_apic_print_entries(unsigned int apic, unsigned int nr_entries)
-{
-	struct IO_APIC_route_entry entry;
-	char buf[256];
-	int i;
-
-	apic_dbg("IOAPIC %d:\n", apic);
-	for (i = 0; i <= nr_entries; i++) {
-		entry = ioapic_read_entry(apic, i);
-		snprintf(buf, sizeof(buf), " pin%02x, %s, %s, %s, V(%02X), IRR(%1d), S(%1d)",
-			 i, entry.masked ? "disabled" : "enabled ",
+			for (i = 0; i < mp_irq_entries; i++) {
+				int lbus = mp_irqs[i].srcbus;
+				int ioapic_idx, found = 0;
+
+				if (bus != lbus || mp_irqs[i].irqtype != mp_INT ||
+					slot != ((mp_irqs[i].srcbusirq >> 2) & 0x1f))
+					continue;
+
+				for_each_ioapic(ioapic_idx)
+					if (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic ||
+						mp_irqs[i].dstapic == MP_APIC_ALL) {
+						found = 1;
+					break;
+						}
+						if (!found)
+							continue;
+
+				/* Skip ISA IRQs */
+				irq = pin_2_irq(i, ioapic_idx, mp_irqs[i].dstirq, 0);
+				if (irq > 0 && !IO_APIC_IRQ(irq))
+					continue;
+
+				if (pin == (mp_irqs[i].srcbusirq & 3)) {
+					best_idx = i;
+					best_ioapic = ioapic_idx;
+					goto out;
+				}
+
+				/*
+				 * Use the first all-but-pin matching entry as a
+				 * best-guess fuzzy result for broken mptables.
+				 */
+				if (best_idx < 0) {
+					best_idx = i;
+					best_ioapic = ioapic_idx;
+				}
+			}
+			if (best_idx < 0)
+				return -1;
+
+			out:
+			return pin_2_irq(best_idx, best_ioapic, mp_irqs[best_idx].dstirq, IOAPIC_MAP_ALLOC);
+		}
+		EXPORT_SYMBOL(IO_APIC_get_PCI_irq_vector);
+
+		static struct irq_chip ioapic_chip, ioapic_ir_chip;
+
+		static void __init setup_IO_APIC_irqs(void)
+		{
+			unsigned int ioapic, pin;
+			int idx;
+
+			apic_pr_verbose("Init IO_APIC IRQs\n");
+
+			for_each_ioapic_pin(ioapic, pin) {
+				idx = find_irq_entry(ioapic, pin, mp_INT);
+				if (idx < 0) {
+					apic_pr_verbose("apic %d pin %d not connected\n",
+									mpc_ioapic_id(ioapic), pin);
+				} else {
+					pin_2_irq(idx, ioapic, pin, ioapic ? 0 : IOAPIC_MAP_ALLOC);
+				}
+			}
+		}
+
+		void ioapic_zap_locks(void)
+		{
+			raw_spin_lock_init(&ioapic_lock);
+		}
+
+		static void io_apic_print_entries(unsigned int apic, unsigned int nr_entries)
+		{
+			struct IO_APIC_route_entry entry;
+			char buf[256];
+			int i;
+
+			apic_dbg("IOAPIC %d:\n", apic);
+			for (i = 0; i <= nr_entries; i++) {
+				entry = ioapic_read_entry(apic, i);
+				snprintf(buf, sizeof(buf), " pin%02x, %s, %s, %s, V(%02X), IRR(%1d), S(%1d)",
+						 i, entry.masked ? "disabled" : "enabled ",
 			 entry.is_level ? "level" : "edge ",
 			 entry.active_low ? "low " : "high",
 			 entry.vector, entry.irr, entry.delivery_status);
-		if (entry.ir_format) {
-			apic_dbg("%s, remapped, I(%04X),  Z(%X)\n", buf,
-				 (entry.ir_index_15 << 15) | entry.ir_index_0_14, entry.ir_zero);
-		} else {
-			apic_dbg("%s, %s, D(%02X%02X), M(%1d)\n", buf,
-				 entry.dest_mode_logical ? "logical " : "physic	al",
-				 entry.virt_destid_8_14, entry.destid_0_7, entry.delivery_mode);
-		}
-	}
-}
-
-static void __init print_IO_APIC(int ioapic_idx)
-{
-	union IO_APIC_reg_00 reg_00;
-	union IO_APIC_reg_01 reg_01;
-	union IO_APIC_reg_02 reg_02;
-	union IO_APIC_reg_03 reg_03;
-
-	scoped_guard (raw_spinlock_irqsave, &ioapic_lock) {
-		reg_00.raw = io_apic_read(ioapic_idx, 0);
-		reg_01.raw = io_apic_read(ioapic_idx, 1);
-		if (reg_01.bits.version >= 0x10)
-			reg_02.raw = io_apic_read(ioapic_idx, 2);
-		if (reg_01.bits.version >= 0x20)
-			reg_03.raw = io_apic_read(ioapic_idx, 3);
-	}
-
-	apic_dbg("IO APIC #%d......\n", mpc_ioapic_id(ioapic_idx));
-	apic_dbg(".... register #00: %08X\n", reg_00.raw);
-	apic_dbg(".......    : physical APIC id: %02X\n", reg_00.bits.ID);
-	apic_dbg(".......    : Delivery Type: %X\n", reg_00.bits.delivery_type);
-	apic_dbg(".......    : LTS          : %X\n", reg_00.bits.LTS);
-	apic_dbg(".... register #01: %08X\n", *(int *)&reg_01);
-	apic_dbg(".......     : max redirection entries: %02X\n", reg_01.bits.entries);
-	apic_dbg(".......     : PRQ implemented: %X\n", reg_01.bits.PRQ);
-	apic_dbg(".......     : IO APIC version: %02X\n", reg_01.bits.version);
-
-	/*
-	 * Some Intel chipsets with IO APIC VERSION of 0x1? don't have reg_02,
-	 * but the value of reg_02 is read as the previous read register
-	 * value, so ignore it if reg_02 == reg_01.
-	 */
-	if (reg_01.bits.version >= 0x10 && reg_02.raw != reg_01.raw) {
-		apic_dbg(".... register #02: %08X\n", reg_02.raw);
-		apic_dbg(".......     : arbitration: %02X\n", reg_02.bits.arbitration);
-	}
-
-	/*
-	 * Some Intel chipsets with IO APIC VERSION of 0x2? don't have reg_02
-	 * or reg_03, but the value of reg_0[23] is read as the previous read
-	 * register value, so ignore it if reg_03 == reg_0[12].
-	 */
-	if (reg_01.bits.version >= 0x20 && reg_03.raw != reg_02.raw &&
-	    reg_03.raw != reg_01.raw) {
-		apic_dbg(".... register #03: %08X\n", reg_03.raw);
-		apic_dbg(".......     : Boot DT    : %X\n", reg_03.bits.boot_DT);
-	}
-
-	apic_dbg(".... IRQ redirection table:\n");
-	io_apic_print_entries(ioapic_idx, reg_01.bits.entries);
-}
-
-void __init print_IO_APICs(void)
-{
-	int ioapic_idx;
-	unsigned int irq;
-
-	apic_dbg("number of MP IRQ sources: %d.\n", mp_irq_entries);
-	for_each_ioapic(ioapic_idx) {
-		apic_dbg("number of IO-APIC #%d registers: %d.\n",
-			 mpc_ioapic_id(ioapic_idx), ioapics[ioapic_idx].nr_registers);
-	}
-
-	/*
-	 * We are a bit conservative about what we expect.  We have to
-	 * know about every hardware change ASAP.
-	 */
-	printk(KERN_INFO "testing the IO APIC.......................\n");
-
-	for_each_ioapic(ioapic_idx)
-		print_IO_APIC(ioapic_idx);
-
-	apic_dbg("IRQ to pin mappings:\n");
-	for_each_active_irq(irq) {
-		struct irq_pin_list *entry;
-		struct irq_chip *chip;
-		struct mp_chip_data *data;
-
-		chip = irq_get_chip(irq);
-		if (chip != &ioapic_chip && chip != &ioapic_ir_chip)
-			continue;
-		data = irq_get_chip_data(irq);
-		if (!data)
-			continue;
-		if (list_empty(&data->irq_2_pin))
-			continue;
-
-		apic_dbg("IRQ%d ", irq);
-		for_each_irq_pin(entry, data->irq_2_pin)
-			pr_cont("-> %d:%d", entry->apic, entry->pin);
-		pr_cont("\n");
-	}
-
-	printk(KERN_INFO ".................................... done.\n");
-}
-
-/* Where if anywhere is the i8259 connect in external int mode */
-static struct { int pin, apic; } ioapic_i8259 = { -1, -1 };
-
-void __init enable_IO_APIC(void)
-{
-	int i8259_apic, i8259_pin, apic, pin;
-
-	if (ioapic_is_disabled)
-		nr_ioapics = 0;
-
-	if (!nr_legacy_irqs() || !nr_ioapics)
-		return;
-
-	for_each_ioapic_pin(apic, pin) {
-		/* See if any of the pins is in ExtINT mode */
-		struct IO_APIC_route_entry entry = ioapic_read_entry(apic, pin);
-
-		/*
-		 * If the interrupt line is enabled and in ExtInt mode I
-		 * have found the pin where the i8259 is connected.
-		 */
-		if (!entry.masked && entry.delivery_mode == APIC_DELIVERY_MODE_EXTINT) {
-			ioapic_i8259.apic = apic;
-			ioapic_i8259.pin  = pin;
-			break;
-		}
-	}
-
-	/*
-	 * Look to see what if the MP table has reported the ExtINT
-	 *
-	 * If we could not find the appropriate pin by looking at the ioapic
-	 * the i8259 probably is not connected the ioapic but give the
-	 * mptable a chance anyway.
-	 */
-	i8259_pin  = find_isa_irq_pin(0, mp_ExtINT);
-	i8259_apic = find_isa_irq_apic(0, mp_ExtINT);
-	/* Trust the MP table if nothing is setup in the hardware */
-	if ((ioapic_i8259.pin == -1) && (i8259_pin >= 0)) {
-		pr_warn("ExtINT not setup in hardware but reported by MP table\n");
-		ioapic_i8259.pin  = i8259_pin;
-		ioapic_i8259.apic = i8259_apic;
-	}
-	/* Complain if the MP table and the hardware disagree */
-	if (((ioapic_i8259.apic != i8259_apic) || (ioapic_i8259.pin != i8259_pin)) &&
-	    (i8259_pin >= 0) && (ioapic_i8259.pin >= 0))
-		pr_warn("ExtINT in hardware and MP table differ\n");
-
-	/* Do not trust the IO-APIC being empty at bootup */
-	clear_IO_APIC();
-}
-
-void native_restore_boot_irq_mode(void)
-{
-	/*
-	 * If the i8259 is routed through an IOAPIC Put that IOAPIC in
-	 * virtual wire mode so legacy interrupts can be delivered.
-	 */
-	if (ioapic_i8259.pin != -1) {
-		struct IO_APIC_route_entry entry;
-		u32 apic_id = read_apic_id();
-
-		memset(&entry, 0, sizeof(entry));
-		entry.masked		= false;
-		entry.is_level		= false;
-		entry.active_low	= false;
-		entry.dest_mode_logical	= false;
-		entry.delivery_mode	= APIC_DELIVERY_MODE_EXTINT;
-		entry.destid_0_7	= apic_id & 0xFF;
-		entry.virt_destid_8_14	= apic_id >> 8;
-
-		/* Add it to the IO-APIC irq-routing table */
-		ioapic_write_entry(ioapic_i8259.apic, ioapic_i8259.pin, entry);
-	}
-
-	if (boot_cpu_has(X86_FEATURE_APIC) || apic_from_smp_config())
-		disconnect_bsp_APIC(ioapic_i8259.pin != -1);
-}
-
-void restore_boot_irq_mode(void)
-{
-	if (!nr_legacy_irqs())
-		return;
+				if (entry.ir_format) {
+					apic_dbg("%s, remapped, I(%04X),  Z(%X)\n", buf,
+							 (entry.ir_index_15 << 15) | entry.ir_index_0_14, entry.ir_zero);
+				} else {
+					apic_dbg("%s, %s, D(%02X%02X), M(%1d)\n", buf,
+							 entry.dest_mode_logical ? "logical " : "physic	al",
+			  entry.virt_destid_8_14, entry.destid_0_7, entry.delivery_mode);
+				}
+			}
+		}
 
-	x86_apic_ops.restore();
-}
+		static void __init print_IO_APIC(int ioapic_idx)
+		{
+			union IO_APIC_reg_00 reg_00;
+			union IO_APIC_reg_01 reg_01;
+			union IO_APIC_reg_02 reg_02;
+			union IO_APIC_reg_03 reg_03;
+
+			scoped_guard (raw_spinlock_irqsave, &ioapic_lock) {
+				reg_00.raw = io_apic_read(ioapic_idx, 0);
+				reg_01.raw = io_apic_read(ioapic_idx, 1);
+				if (reg_01.bits.version >= 0x10)
+					reg_02.raw = io_apic_read(ioapic_idx, 2);
+				if (reg_01.bits.version >= 0x20)
+					reg_03.raw = io_apic_read(ioapic_idx, 3);
+			}
 
-#ifdef CONFIG_X86_32
-/*
- * function to set the IO-APIC physical IDs based on the
- * values stored in the MPC table.
- *
- * by Matt Domsch <Matt_Domsch@dell.com>  Tue Dec 21 12:25:05 CST 1999
- */
-static void __init setup_ioapic_ids_from_mpc_nocheck(void)
-{
-	DECLARE_BITMAP(phys_id_present_map, MAX_LOCAL_APIC);
-	const u32 broadcast_id = 0xF;
-	union IO_APIC_reg_00 reg_00;
-	unsigned char old_id;
-	int ioapic_idx, i;
-
-	/*
-	 * This is broken; anything with a real cpu count has to
-	 * circumvent this idiocy regardless.
-	 */
-	copy_phys_cpu_present_map(phys_id_present_map);
-
-	/*
-	 * Set the IOAPIC ID to the value stored in the MPC table.
-	 */
-	for_each_ioapic(ioapic_idx) {
-		/* Read the register 0 value */
-		scoped_guard (raw_spinlock_irqsave, &ioapic_lock)
-			reg_00.raw = io_apic_read(ioapic_idx, 0);
+			apic_dbg("IO APIC #%d......\n", mpc_ioapic_id(ioapic_idx));
+			apic_dbg(".... register #00: %08X\n", reg_00.raw);
+			apic_dbg(".......    : physical APIC id: %02X\n", reg_00.bits.ID);
+			apic_dbg(".......    : Delivery Type: %X\n", reg_00.bits.delivery_type);
+			apic_dbg(".......    : LTS          : %X\n", reg_00.bits.LTS);
+			apic_dbg(".... register #01: %08X\n", *(int *)&reg_01);
+			apic_dbg(".......     : max redirection entries: %02X\n", reg_01.bits.entries);
+			apic_dbg(".......     : PRQ implemented: %X\n", reg_01.bits.PRQ);
+			apic_dbg(".......     : IO APIC version: %02X\n", reg_01.bits.version);
+
+			/*
+			 * Some Intel chipsets with IO APIC VERSION of 0x1? don't have reg_02,
+			 * but the value of reg_02 is read as the previous read register
+			 * value, so ignore it if reg_02 == reg_01.
+			 */
+			if (reg_01.bits.version >= 0x10 && reg_02.raw != reg_01.raw) {
+				apic_dbg(".... register #02: %08X\n", reg_02.raw);
+				apic_dbg(".......     : arbitration: %02X\n", reg_02.bits.arbitration);
+			}
+
+			/*
+			 * Some Intel chipsets with IO APIC VERSION of 0x2? don't have reg_02
+			 * or reg_03, but the value of reg_0[23] is read as the previous read
+			 * register value, so ignore it if reg_03 == reg_0[12].
+			 */
+			if (reg_01.bits.version >= 0x20 && reg_03.raw != reg_02.raw &&
+				reg_03.raw != reg_01.raw) {
+				apic_dbg(".... register #03: %08X\n", reg_03.raw);
+			apic_dbg(".......     : Boot DT    : %X\n", reg_03.bits.boot_DT);
+				}
+
+				apic_dbg(".... IRQ redirection table:\n");
+				io_apic_print_entries(ioapic_idx, reg_01.bits.entries);
+		}
+
+		void __init print_IO_APICs(void)
+		{
+			int ioapic_idx;
+			unsigned int irq;
+
+			apic_dbg("number of MP IRQ sources: %d.\n", mp_irq_entries);
+			for_each_ioapic(ioapic_idx) {
+				apic_dbg("number of IO-APIC #%d registers: %d.\n",
+						 mpc_ioapic_id(ioapic_idx), ioapics[ioapic_idx].nr_registers);
+			}
+
+			/*
+			 * We are a bit conservative about what we expect.  We have to
+			 * know about every hardware change ASAP.
+			 */
+			printk(KERN_INFO "testing the IO APIC.......................\n");
 
-		old_id = mpc_ioapic_id(ioapic_idx);
+			for_each_ioapic(ioapic_idx)
+				print_IO_APIC(ioapic_idx);
 
-		if (mpc_ioapic_id(ioapic_idx) >= broadcast_id) {
-			pr_err(FW_BUG "IO-APIC#%d ID is %d in the MPC table!...\n",
-			       ioapic_idx, mpc_ioapic_id(ioapic_idx));
-			pr_err("... fixing up to %d. (tell your hw vendor)\n", reg_00.bits.ID);
-			ioapics[ioapic_idx].mp_config.apicid = reg_00.bits.ID;
+			apic_dbg("IRQ to pin mappings:\n");
+			for_each_active_irq(irq) {
+				struct irq_pin_list *entry;
+				struct irq_chip *chip;
+				struct mp_chip_data *data;
+
+				chip = irq_get_chip(irq);
+				if (chip != &ioapic_chip && chip != &ioapic_ir_chip)
+					continue;
+				data = irq_get_chip_data(irq);
+				if (!data)
+					continue;
+				if (list_empty(&data->irq_2_pin))
+					continue;
+
+				apic_dbg("IRQ%d ", irq);
+				for_each_irq_pin(entry, data->irq_2_pin)
+					pr_cont("-> %d:%d", entry->apic, entry->pin);
+				pr_cont("\n");
+			}
+
+			printk(KERN_INFO ".................................... done.\n");
 		}
 
-		/*
-		 * Sanity check, is the ID really free? Every APIC in a
-		 * system must have a unique ID or we get lots of nice
-		 * 'stuck on smp_invalidate_needed IPI wait' messages.
-		 */
-		if (test_bit(mpc_ioapic_id(ioapic_idx), phys_id_present_map)) {
-			pr_err(FW_BUG "IO-APIC#%d ID %d is already used!...\n",
-			       ioapic_idx, mpc_ioapic_id(ioapic_idx));
-			for (i = 0; i < broadcast_id; i++)
-				if (!test_bit(i, phys_id_present_map))
+		/* Where if anywhere is the i8259 connect in external int mode */
+		static struct { int pin, apic; } ioapic_i8259 = { -1, -1 };
+
+		void __init enable_IO_APIC(void)
+		{
+			int i8259_apic, i8259_pin, apic, pin;
+
+			if (ioapic_is_disabled)
+				nr_ioapics = 0;
+
+			if (!nr_legacy_irqs() || !nr_ioapics)
+				return;
+
+			for_each_ioapic_pin(apic, pin) {
+				/* See if any of the pins is in ExtINT mode */
+				struct IO_APIC_route_entry entry = ioapic_read_entry(apic, pin);
+
+				/*
+				 * If the interrupt line is enabled and in ExtInt mode I
+				 * have found the pin where the i8259 is connected.
+				 */
+				if (!entry.masked && entry.delivery_mode == APIC_DELIVERY_MODE_EXTINT) {
+					ioapic_i8259.apic = apic;
+					ioapic_i8259.pin  = pin;
 					break;
-			if (i >= broadcast_id)
-				panic("Max APIC ID exceeded!\n");
-			pr_err("... fixing up to %d. (tell your hw vendor)\n", i);
-			set_bit(i, phys_id_present_map);
-			ioapics[ioapic_idx].mp_config.apicid = i;
-		} else {
-			apic_pr_verbose("Setting %d in the phys_id_present_map\n",
-					mpc_ioapic_id(ioapic_idx));
-			set_bit(mpc_ioapic_id(ioapic_idx), phys_id_present_map);
+				}
+			}
+
+			/*
+			 * Look to see what if the MP table has reported the ExtINT
+			 *
+			 * If we could not find the appropriate pin by looking at the ioapic
+			 * the i8259 probably is not connected the ioapic but give the
+			 * mptable a chance anyway.
+			 */
+			i8259_pin  = find_isa_irq_pin(0, mp_ExtINT);
+			i8259_apic = find_isa_irq_apic(0, mp_ExtINT);
+			/* Trust the MP table if nothing is setup in the hardware */
+			if ((ioapic_i8259.pin == -1) && (i8259_pin >= 0)) {
+				pr_warn("ExtINT not setup in hardware but reported by MP table\n");
+				ioapic_i8259.pin  = i8259_pin;
+				ioapic_i8259.apic = i8259_apic;
+			}
+			/* Complain if the MP table and the hardware disagree */
+			if (((ioapic_i8259.apic != i8259_apic) || (ioapic_i8259.pin != i8259_pin)) &&
+				(i8259_pin >= 0) && (ioapic_i8259.pin >= 0))
+				pr_warn("ExtINT in hardware and MP table differ\n");
+
+			/* Do not trust the IO-APIC being empty at bootup */
+			clear_IO_APIC();
+		}
+
+		void native_restore_boot_irq_mode(void)
+		{
+			/*
+			 * If the i8259 is routed through an IOAPIC Put that IOAPIC in
+			 * virtual wire mode so legacy interrupts can be delivered.
+			 */
+			if (ioapic_i8259.pin != -1) {
+				struct IO_APIC_route_entry entry;
+				u32 apic_id = read_apic_id();
+
+				memset(&entry, 0, sizeof(entry));
+				entry.masked		= false;
+				entry.is_level		= false;
+				entry.active_low	= false;
+				entry.dest_mode_logical	= false;
+				entry.delivery_mode	= APIC_DELIVERY_MODE_EXTINT;
+				entry.destid_0_7	= apic_id & 0xFF;
+				entry.virt_destid_8_14	= apic_id >> 8;
+
+				/* Add it to the IO-APIC irq-routing table */
+				ioapic_write_entry(ioapic_i8259.apic, ioapic_i8259.pin, entry);
+			}
+
+			if (boot_cpu_has(X86_FEATURE_APIC) || apic_from_smp_config())
+				disconnect_bsp_APIC(ioapic_i8259.pin != -1);
+		}
+
+		void restore_boot_irq_mode(void)
+		{
+			if (!nr_legacy_irqs())
+				return;
+
+			x86_apic_ops.restore();
 		}
 
+		#ifdef CONFIG_X86_32
 		/*
-		 * We need to adjust the IRQ routing table if the ID
-		 * changed.
+		 * function to set the IO-APIC physical IDs based on the
+		 * values stored in the MPC table.
+		 *
+		 * by Matt Domsch <Matt_Domsch@dell.com>  Tue Dec 21 12:25:05 CST 1999
 		 */
-		if (old_id != mpc_ioapic_id(ioapic_idx)) {
-			for (i = 0; i < mp_irq_entries; i++) {
-				if (mp_irqs[i].dstapic == old_id)
-					mp_irqs[i].dstapic = mpc_ioapic_id(ioapic_idx);
+		static void __init setup_ioapic_ids_from_mpc_nocheck(void)
+		{
+			DECLARE_BITMAP(phys_id_present_map, MAX_LOCAL_APIC);
+			const u32 broadcast_id = 0xF;
+			union IO_APIC_reg_00 reg_00;
+			unsigned char old_id;
+			int ioapic_idx, i;
+
+			/*
+			 * This is broken; anything with a real cpu count has to
+			 * circumvent this idiocy regardless.
+			 */
+			copy_phys_cpu_present_map(phys_id_present_map);
+
+			/*
+			 * Set the IOAPIC ID to the value stored in the MPC table.
+			 */
+			for_each_ioapic(ioapic_idx) {
+				/* Read the register 0 value */
+				scoped_guard (raw_spinlock_irqsave, &ioapic_lock)
+				reg_00.raw = io_apic_read(ioapic_idx, 0);
+
+				old_id = mpc_ioapic_id(ioapic_idx);
+
+				if (mpc_ioapic_id(ioapic_idx) >= broadcast_id) {
+					pr_err(FW_BUG "IO-APIC#%d ID is %d in the MPC table!...\n",
+						   ioapic_idx, mpc_ioapic_id(ioapic_idx));
+					pr_err("... fixing up to %d. (tell your hw vendor)\n", reg_00.bits.ID);
+					ioapics[ioapic_idx].mp_config.apicid = reg_00.bits.ID;
+				}
+
+				/*
+				 * Sanity check, is the ID really free? Every APIC in a
+				 * system must have a unique ID or we get lots of nice
+				 * 'stuck on smp_invalidate_needed IPI wait' messages.
+				 */
+				if (test_bit(mpc_ioapic_id(ioapic_idx), phys_id_present_map)) {
+					pr_err(FW_BUG "IO-APIC#%d ID %d is already used!...\n",
+						   ioapic_idx, mpc_ioapic_id(ioapic_idx));
+					for (i = 0; i < broadcast_id; i++)
+						if (!test_bit(i, phys_id_present_map))
+							break;
+					if (i >= broadcast_id)
+						panic("Max APIC ID exceeded!\n");
+					pr_err("... fixing up to %d. (tell your hw vendor)\n", i);
+					set_bit(i, phys_id_present_map);
+					ioapics[ioapic_idx].mp_config.apicid = i;
+				} else {
+					apic_pr_verbose("Setting %d in the phys_id_present_map\n",
+									mpc_ioapic_id(ioapic_idx));
+					set_bit(mpc_ioapic_id(ioapic_idx), phys_id_present_map);
+				}
+
+				/*
+				 * We need to adjust the IRQ routing table if the ID
+				 * changed.
+				 */
+				if (old_id != mpc_ioapic_id(ioapic_idx)) {
+					for (i = 0; i < mp_irq_entries; i++) {
+						if (mp_irqs[i].dstapic == old_id)
+							mp_irqs[i].dstapic = mpc_ioapic_id(ioapic_idx);
+					}
+				}
+
+				/*
+				 * Update the ID register according to the right value from
+				 * the MPC table if they are different.
+				 */
+				if (mpc_ioapic_id(ioapic_idx) == reg_00.bits.ID)
+					continue;
+
+				apic_pr_verbose("...changing IO-APIC physical APIC ID to %d ...",
+								mpc_ioapic_id(ioapic_idx));
+
+				reg_00.bits.ID = mpc_ioapic_id(ioapic_idx);
+				scoped_guard (raw_spinlock_irqsave, &ioapic_lock) {
+					io_apic_write(ioapic_idx, 0, reg_00.raw);
+					reg_00.raw = io_apic_read(ioapic_idx, 0);
+				}
+				/* Sanity check */
+				if (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx))
+					pr_cont("could not set ID!\n");
+				else
+					apic_pr_verbose(" ok.\n");
 			}
 		}
 
+		void __init setup_ioapic_ids_from_mpc(void)
+		{
+
+			if (acpi_ioapic)
+				return;
+			/*
+			 * Don't check I/O APIC IDs for xAPIC systems.  They have
+			 * no meaning without the serial APIC bus.
+			 */
+			if (!(boot_cpu_data.x86_vendor == X86_VENDOR_INTEL)
+				|| APIC_XAPIC(boot_cpu_apic_version))
+				return;
+			setup_ioapic_ids_from_mpc_nocheck();
+		}
+		#endif
+
+		int no_timer_check __initdata;
+
+		static int __init notimercheck(char *s)
+		{
+			no_timer_check = 1;
+			return 1;
+		}
+		__setup("no_timer_check", notimercheck);
+
+		static void __init delay_with_tsc(void)
+		{
+			unsigned long long start, now;
+			unsigned long end = jiffies + 4;
+
+			start = rdtsc();
+
+			/*
+			 * We don't know the TSC frequency yet, but waiting for
+			 * 40000000000/HZ TSC cycles is safe:
+			 * 4 GHz == 10 jiffies
+			 * 1 GHz == 40 jiffies
+			 */
+			do {
+				rep_nop();
+				now = rdtsc();
+			} while ((now - start) < 40000000000ULL / HZ &&	time_before_eq(jiffies, end));
+		}
+
+		static void __init delay_without_tsc(void)
+		{
+			unsigned long end = jiffies + 4;
+			int band = 1;
+
+			/*
+			 * We don't know any frequency yet, but waiting for
+			 * 40940000000/HZ cycles is safe:
+			 * 4 GHz == 10 jiffies
+			 * 1 GHz == 40 jiffies
+			 * 1 << 1 + 1 << 2 +...+ 1 << 11 = 4094
+			 */
+			do {
+				__delay(((1U << band++) * 10000000UL) / HZ);
+			} while (band < 12 && time_before_eq(jiffies, end));
+		}
+
 		/*
-		 * Update the ID register according to the right value from
-		 * the MPC table if they are different.
+		 * There is a nasty bug in some older SMP boards, their mptable lies
+		 * about the timer IRQ. We do the following to work around the situation:
+		 *
+		 *	- timer IRQ defaults to IO-APIC IRQ
+		 *	- if this function detects that timer IRQs are defunct, then we fall
+		 *	  back to ISA timer IRQs
 		 */
-		if (mpc_ioapic_id(ioapic_idx) == reg_00.bits.ID)
-			continue;
+		static int __init timer_irq_works(void)
+		{
+			unsigned long t1 = jiffies;
+
+			if (no_timer_check)
+				return 1;
+
+			local_irq_enable();
+			if (boot_cpu_has(X86_FEATURE_TSC))
+				delay_with_tsc();
+			else
+				delay_without_tsc();
+
+			/*
+			 * Expect a few ticks at least, to be sure some possible
+			 * glue logic does not lock up after one or two first
+			 * ticks in a non-ExtINT mode.  Also the local APIC
+			 * might have cached one ExtINT interrupt.  Finally, at
+			 * least one tick may be lost due to delays.
+			 */
 
-		apic_pr_verbose("...changing IO-APIC physical APIC ID to %d ...",
-				mpc_ioapic_id(ioapic_idx));
+			local_irq_disable();
 
-		reg_00.bits.ID = mpc_ioapic_id(ioapic_idx);
-		scoped_guard (raw_spinlock_irqsave, &ioapic_lock) {
-			io_apic_write(ioapic_idx, 0, reg_00.raw);
-			reg_00.raw = io_apic_read(ioapic_idx, 0);
+			/* Did jiffies advance? */
+			return time_after(jiffies, t1 + 4);
 		}
-		/* Sanity check */
-		if (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx))
-			pr_cont("could not set ID!\n");
-		else
-			apic_pr_verbose(" ok.\n");
-	}
-}
-
-void __init setup_ioapic_ids_from_mpc(void)
-{
-
-	if (acpi_ioapic)
-		return;
-	/*
-	 * Don't check I/O APIC IDs for xAPIC systems.  They have
-	 * no meaning without the serial APIC bus.
-	 */
-	if (!(boot_cpu_data.x86_vendor == X86_VENDOR_INTEL)
-		|| APIC_XAPIC(boot_cpu_apic_version))
-		return;
-	setup_ioapic_ids_from_mpc_nocheck();
-}
-#endif
-
-int no_timer_check __initdata;
-
-static int __init notimercheck(char *s)
-{
-	no_timer_check = 1;
-	return 1;
-}
-__setup("no_timer_check", notimercheck);
-
-static void __init delay_with_tsc(void)
-{
-	unsigned long long start, now;
-	unsigned long end = jiffies + 4;
-
-	start = rdtsc();
-
-	/*
-	 * We don't know the TSC frequency yet, but waiting for
-	 * 40000000000/HZ TSC cycles is safe:
-	 * 4 GHz == 10 jiffies
-	 * 1 GHz == 40 jiffies
-	 */
-	do {
-		rep_nop();
-		now = rdtsc();
-	} while ((now - start) < 40000000000ULL / HZ &&	time_before_eq(jiffies, end));
-}
-
-static void __init delay_without_tsc(void)
-{
-	unsigned long end = jiffies + 4;
-	int band = 1;
-
-	/*
-	 * We don't know any frequency yet, but waiting for
-	 * 40940000000/HZ cycles is safe:
-	 * 4 GHz == 10 jiffies
-	 * 1 GHz == 40 jiffies
-	 * 1 << 1 + 1 << 2 +...+ 1 << 11 = 4094
-	 */
-	do {
-		__delay(((1U << band++) * 10000000UL) / HZ);
-	} while (band < 12 && time_before_eq(jiffies, end));
-}
 
-/*
- * There is a nasty bug in some older SMP boards, their mptable lies
- * about the timer IRQ. We do the following to work around the situation:
- *
- *	- timer IRQ defaults to IO-APIC IRQ
- *	- if this function detects that timer IRQs are defunct, then we fall
- *	  back to ISA timer IRQs
- */
-static int __init timer_irq_works(void)
-{
-	unsigned long t1 = jiffies;
-
-	if (no_timer_check)
-		return 1;
-
-	local_irq_enable();
-	if (boot_cpu_has(X86_FEATURE_TSC))
-		delay_with_tsc();
-	else
-		delay_without_tsc();
-
-	/*
-	 * Expect a few ticks at least, to be sure some possible
-	 * glue logic does not lock up after one or two first
-	 * ticks in a non-ExtINT mode.  Also the local APIC
-	 * might have cached one ExtINT interrupt.  Finally, at
-	 * least one tick may be lost due to delays.
-	 */
-
-	local_irq_disable();
-
-	/* Did jiffies advance? */
-	return time_after(jiffies, t1 + 4);
-}
+		/*
+		 * In the SMP+IOAPIC case it might happen that there are an unspecified
+		 * number of pending IRQ events unhandled. These cases are very rare,
+		 * so we 'resend' these IRQs via IPIs, to the same CPU. It's much
+		 * better to do it this way as thus we do not have to be aware of
+		 * 'pending' interrupts in the IRQ path, except at this point.
+		 *
+		 *
+		 * Edge triggered needs to resend any interrupt that was delayed but this
+		 * is now handled in the device independent code.
+		 *
+		 * Starting up a edge-triggered IO-APIC interrupt is nasty - we need to
+		 * make sure that we get the edge.  If it is already asserted for some
+		 * reason, we need return 1 to indicate that is was pending.
+		 *
+		 * This is not complete - we should be able to fake an edge even if it
+		 * isn't on the 8259A...
+		 */
+		static unsigned int startup_ioapic_irq(struct irq_data *data)
+		{
+			int was_pending = 0, irq = data->irq;
+
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			if (irq < nr_legacy_irqs()) {
+				legacy_pic->mask(irq);
+				if (legacy_pic->irq_pending(irq))
+					was_pending = 1;
+			}
+			__unmask_ioapic(data->chip_data);
+			return was_pending;
+		}
+
+		atomic_t irq_mis_count;
+
+		#ifdef CONFIG_GENERIC_PENDING_IRQ
+		static bool io_apic_level_ack_pending(struct mp_chip_data *data)
+		{
+			struct irq_pin_list *entry;
+
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			for_each_irq_pin(entry, data->irq_2_pin) {
+				struct IO_APIC_route_entry e;
+				int pin;
+
+				pin = entry->pin;
+				e.w1 = io_apic_read(entry->apic, 0x10 + pin*2);
+				/* Is the remote IRR bit set? */
+				if (e.irr)
+					return true;
+			}
+			return false;
+		}
+
+		static inline bool ioapic_prepare_move(struct irq_data *data)
+		{
+			/* If we are moving the IRQ we need to mask it */
+			if (unlikely(irqd_is_setaffinity_pending(data))) {
+				if (!irqd_irq_masked(data))
+					mask_ioapic_irq(data);
+				return true;
+			}
+			return false;
+		}
+
+		static inline void ioapic_finish_move(struct irq_data *data, bool moveit)
+		{
+			if (unlikely(moveit)) {
+				/*
+				 * Only migrate the irq if the ack has been received.
+				 *
+				 * On rare occasions the broadcast level triggered ack gets
+				 * delayed going to ioapics, and if we reprogram the
+				 * vector while Remote IRR is still set the irq will never
+				 * fire again.
+				 *
+				 * To prevent this scenario we read the Remote IRR bit
+				 * of the ioapic.  This has two effects.
+				 * - On any sane system the read of the ioapic will
+				 *   flush writes (and acks) going to the ioapic from
+				 *   this cpu.
+				 * - We get to see if the ACK has actually been delivered.
+				 *
+				 * Based on failed experiments of reprogramming the
+				 * ioapic entry from outside of irq context starting
+				 * with masking the ioapic entry and then polling until
+				 * Remote IRR was clear before reprogramming the
+				 * ioapic I don't trust the Remote IRR bit to be
+				 * completely accurate.
+				 *
+				 * However there appears to be no other way to plug
+				 * this race, so if the Remote IRR bit is not
+				 * accurate and is causing problems then it is a hardware bug
+				 * and you can go talk to the chipset vendor about it.
+				 */
+				if (!io_apic_level_ack_pending(data->chip_data))
+					irq_move_masked_irq(data);
+				/* If the IRQ is masked in the core, leave it: */
+				if (!irqd_irq_masked(data))
+					unmask_ioapic_irq(data);
+			}
+		}
+		#else
+		static inline bool ioapic_prepare_move(struct irq_data *data)
+		{
+			return false;
+		}
+		static inline void ioapic_finish_move(struct irq_data *data, bool moveit)
+		{
+		}
+		#endif
+
+		static void ioapic_ack_level(struct irq_data *irq_data)
+		{
+			struct irq_cfg *cfg = irqd_cfg(irq_data);
+			unsigned long v;
+			bool moveit;
+			int i;
+
+			irq_complete_move(cfg);
+			moveit = ioapic_prepare_move(irq_data);
+
+			/*
+			 * It appears there is an erratum which affects at least version 0x11
+			 * of I/O APIC (that's the 82093AA and cores integrated into various
+			 * chipsets).  Under certain conditions a level-triggered interrupt is
+			 * erroneously delivered as edge-triggered one but the respective IRR
+			 * bit gets set nevertheless.  As a result the I/O unit expects an EOI
+			 * message but it will never arrive and further interrupts are blocked
+			 * from the source.  The exact reason is so far unknown, but the
+			 * phenomenon was observed when two consecutive interrupt requests
+			 * from a given source get delivered to the same CPU and the source is
+			 * temporarily disabled in between.
+			 *
+			 * A workaround is to simulate an EOI message manually.  We achieve it
+			 * by setting the trigger mode to edge and then to level when the edge
+			 * trigger mode gets detected in the TMR of a local APIC for a
+			 * level-triggered interrupt.  We mask the source for the time of the
+			 * operation to prevent an edge-triggered interrupt escaping meanwhile.
+			 * The idea is from Manfred Spraul.  --macro
+			 *
+			 * Also in the case when cpu goes offline, fixup_irqs() will forward
+			 * any unhandled interrupt on the offlined cpu to the new cpu
+			 * destination that is handling the corresponding interrupt. This
+			 * interrupt forwarding is done via IPI's. Hence, in this case also
+			 * level-triggered io-apic interrupt will be seen as an edge
+			 * interrupt in the IRR. And we can't rely on the cpu's EOI
+			 * to be broadcasted to the IO-APIC's which will clear the remoteIRR
+			 * corresponding to the level-triggered interrupt. Hence on IO-APIC's
+			 * supporting EOI register, we do an explicit EOI to clear the
+			 * remote IRR and on IO-APIC's which don't have an EOI register,
+			 * we use the above logic (mask+edge followed by unmask+level) from
+			 * Manfred Spraul to clear the remote IRR.
+			 */
+			i = cfg->vector;
+			v = apic_read(APIC_TMR + ((i & ~0x1f) >> 1));
+
+			/*
+			 * We must acknowledge the irq before we move it or the acknowledge will
+			 * not propagate properly.
+			 */
+			apic_eoi();
+
+			/*
+			 * Tail end of clearing remote IRR bit (either by delivering the EOI
+			 * message via io-apic EOI register write or simulating it using
+			 * mask+edge followed by unmask+level logic) manually when the
+			 * level triggered interrupt is seen as the edge triggered interrupt
+			 * at the cpu.
+			 */
+			if (!(v & (1 << (i & 0x1f)))) {
+				atomic_inc(&irq_mis_count);
+				eoi_ioapic_pin(cfg->vector, irq_data->chip_data);
+			}
+
+			ioapic_finish_move(irq_data, moveit);
+		}
+
+		static void ioapic_ir_ack_level(struct irq_data *irq_data)
+		{
+			struct mp_chip_data *data = irq_data->chip_data;
+
+			/*
+			 * Intr-remapping uses pin number as the virtual vector
+			 * in the RTE. Actual vector is programmed in
+			 * intr-remapping table entry. Hence for the io-apic
+			 * EOI we use the pin number.
+			 */
+			apic_ack_irq(irq_data);
+			eoi_ioapic_pin(data->entry.vector, data);
+		}
 
-/*
- * In the SMP+IOAPIC case it might happen that there are an unspecified
- * number of pending IRQ events unhandled. These cases are very rare,
- * so we 'resend' these IRQs via IPIs, to the same CPU. It's much
- * better to do it this way as thus we do not have to be aware of
- * 'pending' interrupts in the IRQ path, except at this point.
- *
- *
- * Edge triggered needs to resend any interrupt that was delayed but this
- * is now handled in the device independent code.
- *
- * Starting up a edge-triggered IO-APIC interrupt is nasty - we need to
- * make sure that we get the edge.  If it is already asserted for some
- * reason, we need return 1 to indicate that is was pending.
- *
- * This is not complete - we should be able to fake an edge even if it
- * isn't on the 8259A...
- */
-static unsigned int startup_ioapic_irq(struct irq_data *data)
-{
-	int was_pending = 0, irq = data->irq;
-
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	if (irq < nr_legacy_irqs()) {
-		legacy_pic->mask(irq);
-		if (legacy_pic->irq_pending(irq))
-			was_pending = 1;
-	}
-	__unmask_ioapic(data->chip_data);
-	return was_pending;
-}
-
-atomic_t irq_mis_count;
-
-#ifdef CONFIG_GENERIC_PENDING_IRQ
-static bool io_apic_level_ack_pending(struct mp_chip_data *data)
-{
-	struct irq_pin_list *entry;
-
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	for_each_irq_pin(entry, data->irq_2_pin) {
-		struct IO_APIC_route_entry e;
-		int pin;
-
-		pin = entry->pin;
-		e.w1 = io_apic_read(entry->apic, 0x10 + pin*2);
-		/* Is the remote IRR bit set? */
-		if (e.irr)
-			return true;
-	}
-	return false;
-}
-
-static inline bool ioapic_prepare_move(struct irq_data *data)
-{
-	/* If we are moving the IRQ we need to mask it */
-	if (unlikely(irqd_is_setaffinity_pending(data))) {
-		if (!irqd_irq_masked(data))
-			mask_ioapic_irq(data);
-		return true;
-	}
-	return false;
-}
-
-static inline void ioapic_finish_move(struct irq_data *data, bool moveit)
-{
-	if (unlikely(moveit)) {
 		/*
-		 * Only migrate the irq if the ack has been received.
+		 * The I/OAPIC is just a device for generating MSI messages from legacy
+		 * interrupt pins. Various fields of the RTE translate into bits of the
+		 * resulting MSI which had a historical meaning.
 		 *
-		 * On rare occasions the broadcast level triggered ack gets
-		 * delayed going to ioapics, and if we reprogram the
-		 * vector while Remote IRR is still set the irq will never
-		 * fire again.
+		 * With interrupt remapping, many of those bits have different meanings
+		 * in the underlying MSI, but the way that the I/OAPIC transforms them
+		 * from its RTE to the MSI message is the same. This function allows
+		 * the parent IRQ domain to compose the MSI message, then takes the
+		 * relevant bits to put them in the appropriate places in the RTE in
+		 * order to generate that message when the IRQ happens.
 		 *
-		 * To prevent this scenario we read the Remote IRR bit
-		 * of the ioapic.  This has two effects.
-		 * - On any sane system the read of the ioapic will
-		 *   flush writes (and acks) going to the ioapic from
-		 *   this cpu.
-		 * - We get to see if the ACK has actually been delivered.
+		 * The setup here relies on a preconfigured route entry (is_level,
+		 * active_low, masked) because the parent domain is merely composing the
+		 * generic message routing information which is used for the MSI.
+		 */
+		static void ioapic_setup_msg_from_msi(struct irq_data *irq_data,
+											  struct IO_APIC_route_entry *entry)
+		{
+			struct msi_msg msg;
+
+			/* Let the parent domain compose the MSI message */
+			irq_chip_compose_msi_msg(irq_data, &msg);
+
+			/*
+			 * - Real vector
+			 * - DMAR/IR: 8bit subhandle (ioapic.pin)
+			 * - AMD/IR:  8bit IRTE index
+			 */
+			entry->vector			= msg.arch_data.vector;
+			/* Delivery mode (for DMAR/IR all 0) */
+			entry->delivery_mode		= msg.arch_data.delivery_mode;
+			/* Destination mode or DMAR/IR index bit 15 */
+			entry->dest_mode_logical	= msg.arch_addr_lo.dest_mode_logical;
+			/* DMAR/IR: 1, 0 for all other modes */
+			entry->ir_format		= msg.arch_addr_lo.dmar_format;
+			/*
+			 * - DMAR/IR: index bit 0-14.
+			 *
+			 * - Virt: If the host supports x2apic without a virtualized IR
+			 *	   unit then bit 0-6 of dmar_index_0_14 are providing bit
+			 *	   8-14 of the destination id.
+			 *
+			 * All other modes have bit 0-6 of dmar_index_0_14 cleared and the
+			 * topmost 8 bits are destination id bit 0-7 (entry::destid_0_7).
+			 */
+			entry->ir_index_0_14		= msg.arch_addr_lo.dmar_index_0_14;
+		}
+
+		static void ioapic_configure_entry(struct irq_data *irqd)
+		{
+			struct mp_chip_data *mpd = irqd->chip_data;
+			struct irq_pin_list *entry;
+
+			ioapic_setup_msg_from_msi(irqd, &mpd->entry);
+
+			for_each_irq_pin(entry, mpd->irq_2_pin)
+				__ioapic_write_entry(entry->apic, entry->pin, mpd->entry);
+		}
+
+		static int ioapic_set_affinity(struct irq_data *irq_data, const struct cpumask *mask, bool force)
+		{
+			struct irq_data *parent = irq_data->parent_data;
+			int ret;
+
+			ret = parent->chip->irq_set_affinity(parent, mask, force);
+
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			if (ret >= 0 && ret != IRQ_SET_MASK_OK_DONE)
+				ioapic_configure_entry(irq_data);
+
+			return ret;
+		}
+
+		/*
+		 * Interrupt shutdown masks the ioapic pin, but the interrupt might already
+		 * be in flight, but not yet serviced by the target CPU. That means
+		 * __synchronize_hardirq() would return and claim that everything is calmed
+		 * down. So free_irq() would proceed and deactivate the interrupt and free
+		 * resources.
 		 *
-		 * Based on failed experiments of reprogramming the
-		 * ioapic entry from outside of irq context starting
-		 * with masking the ioapic entry and then polling until
-		 * Remote IRR was clear before reprogramming the
-		 * ioapic I don't trust the Remote IRR bit to be
-		 * completely accurate.
+		 * Once the target CPU comes around to service it it will find a cleared
+		 * vector and complain. While the spurious interrupt is harmless, the full
+		 * release of resources might prevent the interrupt from being acknowledged
+		 * which keeps the hardware in a weird state.
 		 *
-		 * However there appears to be no other way to plug
-		 * this race, so if the Remote IRR bit is not
-		 * accurate and is causing problems then it is a hardware bug
-		 * and you can go talk to the chipset vendor about it.
-		 */
-		if (!io_apic_level_ack_pending(data->chip_data))
-			irq_move_masked_irq(data);
-		/* If the IRQ is masked in the core, leave it: */
-		if (!irqd_irq_masked(data))
-			unmask_ioapic_irq(data);
-	}
-}
-#else
-static inline bool ioapic_prepare_move(struct irq_data *data)
-{
-	return false;
-}
-static inline void ioapic_finish_move(struct irq_data *data, bool moveit)
-{
-}
-#endif
-
-static void ioapic_ack_level(struct irq_data *irq_data)
-{
-	struct irq_cfg *cfg = irqd_cfg(irq_data);
-	unsigned long v;
-	bool moveit;
-	int i;
-
-	irq_complete_move(cfg);
-	moveit = ioapic_prepare_move(irq_data);
-
-	/*
-	 * It appears there is an erratum which affects at least version 0x11
-	 * of I/O APIC (that's the 82093AA and cores integrated into various
-	 * chipsets).  Under certain conditions a level-triggered interrupt is
-	 * erroneously delivered as edge-triggered one but the respective IRR
-	 * bit gets set nevertheless.  As a result the I/O unit expects an EOI
-	 * message but it will never arrive and further interrupts are blocked
-	 * from the source.  The exact reason is so far unknown, but the
-	 * phenomenon was observed when two consecutive interrupt requests
-	 * from a given source get delivered to the same CPU and the source is
-	 * temporarily disabled in between.
-	 *
-	 * A workaround is to simulate an EOI message manually.  We achieve it
-	 * by setting the trigger mode to edge and then to level when the edge
-	 * trigger mode gets detected in the TMR of a local APIC for a
-	 * level-triggered interrupt.  We mask the source for the time of the
-	 * operation to prevent an edge-triggered interrupt escaping meanwhile.
-	 * The idea is from Manfred Spraul.  --macro
-	 *
-	 * Also in the case when cpu goes offline, fixup_irqs() will forward
-	 * any unhandled interrupt on the offlined cpu to the new cpu
-	 * destination that is handling the corresponding interrupt. This
-	 * interrupt forwarding is done via IPI's. Hence, in this case also
-	 * level-triggered io-apic interrupt will be seen as an edge
-	 * interrupt in the IRR. And we can't rely on the cpu's EOI
-	 * to be broadcasted to the IO-APIC's which will clear the remoteIRR
-	 * corresponding to the level-triggered interrupt. Hence on IO-APIC's
-	 * supporting EOI register, we do an explicit EOI to clear the
-	 * remote IRR and on IO-APIC's which don't have an EOI register,
-	 * we use the above logic (mask+edge followed by unmask+level) from
-	 * Manfred Spraul to clear the remote IRR.
-	 */
-	i = cfg->vector;
-	v = apic_read(APIC_TMR + ((i & ~0x1f) >> 1));
-
-	/*
-	 * We must acknowledge the irq before we move it or the acknowledge will
-	 * not propagate properly.
-	 */
-	apic_eoi();
-
-	/*
-	 * Tail end of clearing remote IRR bit (either by delivering the EOI
-	 * message via io-apic EOI register write or simulating it using
-	 * mask+edge followed by unmask+level logic) manually when the
-	 * level triggered interrupt is seen as the edge triggered interrupt
-	 * at the cpu.
-	 */
-	if (!(v & (1 << (i & 0x1f)))) {
-		atomic_inc(&irq_mis_count);
-		eoi_ioapic_pin(cfg->vector, irq_data->chip_data);
-	}
-
-	ioapic_finish_move(irq_data, moveit);
-}
-
-static void ioapic_ir_ack_level(struct irq_data *irq_data)
-{
-	struct mp_chip_data *data = irq_data->chip_data;
-
-	/*
-	 * Intr-remapping uses pin number as the virtual vector
-	 * in the RTE. Actual vector is programmed in
-	 * intr-remapping table entry. Hence for the io-apic
-	 * EOI we use the pin number.
-	 */
-	apic_ack_irq(irq_data);
-	eoi_ioapic_pin(data->entry.vector, data);
-}
+		 * Verify that the corresponding Remote-IRR bits are clear.
+		 */
+		static int ioapic_irq_get_chip_state(struct irq_data *irqd, enum irqchip_irq_state which,
+											 bool *state)
+		{
+			struct mp_chip_data *mcd = irqd->chip_data;
+			struct IO_APIC_route_entry rentry;
+			struct irq_pin_list *p;
+
+			if (which != IRQCHIP_STATE_ACTIVE)
+				return -EINVAL;
+
+			*state = false;
+
+			guard(raw_spinlock)(&ioapic_lock);
+			for_each_irq_pin(p, mcd->irq_2_pin) {
+				rentry = __ioapic_read_entry(p->apic, p->pin);
+				/*
+				 * The remote IRR is only valid in level trigger mode. It's
+				 * meaning is undefined for edge triggered interrupts and
+				 * irrelevant because the IO-APIC treats them as fire and
+				 * forget.
+				 */
+				if (rentry.irr && rentry.is_level) {
+					*state = true;
+					break;
+				}
+			}
+			return 0;
+		}
 
-/*
- * The I/OAPIC is just a device for generating MSI messages from legacy
- * interrupt pins. Various fields of the RTE translate into bits of the
- * resulting MSI which had a historical meaning.
- *
- * With interrupt remapping, many of those bits have different meanings
- * in the underlying MSI, but the way that the I/OAPIC transforms them
- * from its RTE to the MSI message is the same. This function allows
- * the parent IRQ domain to compose the MSI message, then takes the
- * relevant bits to put them in the appropriate places in the RTE in
- * order to generate that message when the IRQ happens.
- *
- * The setup here relies on a preconfigured route entry (is_level,
- * active_low, masked) because the parent domain is merely composing the
- * generic message routing information which is used for the MSI.
- */
-static void ioapic_setup_msg_from_msi(struct irq_data *irq_data,
-				      struct IO_APIC_route_entry *entry)
-{
-	struct msi_msg msg;
-
-	/* Let the parent domain compose the MSI message */
-	irq_chip_compose_msi_msg(irq_data, &msg);
-
-	/*
-	 * - Real vector
-	 * - DMAR/IR: 8bit subhandle (ioapic.pin)
-	 * - AMD/IR:  8bit IRTE index
-	 */
-	entry->vector			= msg.arch_data.vector;
-	/* Delivery mode (for DMAR/IR all 0) */
-	entry->delivery_mode		= msg.arch_data.delivery_mode;
-	/* Destination mode or DMAR/IR index bit 15 */
-	entry->dest_mode_logical	= msg.arch_addr_lo.dest_mode_logical;
-	/* DMAR/IR: 1, 0 for all other modes */
-	entry->ir_format		= msg.arch_addr_lo.dmar_format;
-	/*
-	 * - DMAR/IR: index bit 0-14.
-	 *
-	 * - Virt: If the host supports x2apic without a virtualized IR
-	 *	   unit then bit 0-6 of dmar_index_0_14 are providing bit
-	 *	   8-14 of the destination id.
-	 *
-	 * All other modes have bit 0-6 of dmar_index_0_14 cleared and the
-	 * topmost 8 bits are destination id bit 0-7 (entry::destid_0_7).
-	 */
-	entry->ir_index_0_14		= msg.arch_addr_lo.dmar_index_0_14;
-}
-
-static void ioapic_configure_entry(struct irq_data *irqd)
-{
-	struct mp_chip_data *mpd = irqd->chip_data;
-	struct irq_pin_list *entry;
-
-	ioapic_setup_msg_from_msi(irqd, &mpd->entry);
-
-	for_each_irq_pin(entry, mpd->irq_2_pin)
-		__ioapic_write_entry(entry->apic, entry->pin, mpd->entry);
-}
-
-static int ioapic_set_affinity(struct irq_data *irq_data, const struct cpumask *mask, bool force)
-{
-	struct irq_data *parent = irq_data->parent_data;
-	int ret;
-
-	ret = parent->chip->irq_set_affinity(parent, mask, force);
-
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	if (ret >= 0 && ret != IRQ_SET_MASK_OK_DONE)
-		ioapic_configure_entry(irq_data);
+		static struct irq_chip ioapic_chip __read_mostly = {
+			.name			= "IO-APIC",
+			.irq_startup		= startup_ioapic_irq,
+			.irq_mask		= mask_ioapic_irq,
+			.irq_unmask		= unmask_ioapic_irq,
+			.irq_ack		= irq_chip_ack_parent,
+			.irq_eoi		= ioapic_ack_level,
+			.irq_set_affinity	= ioapic_set_affinity,
+			.irq_retrigger		= irq_chip_retrigger_hierarchy,
+			.irq_get_irqchip_state	= ioapic_irq_get_chip_state,
+			.flags			= IRQCHIP_SKIP_SET_WAKE |
+			IRQCHIP_AFFINITY_PRE_STARTUP,
+		};
+
+		static struct irq_chip ioapic_ir_chip __read_mostly = {
+			.name			= "IR-IO-APIC",
+			.irq_startup		= startup_ioapic_irq,
+			.irq_mask		= mask_ioapic_irq,
+			.irq_unmask		= unmask_ioapic_irq,
+			.irq_ack		= irq_chip_ack_parent,
+			.irq_eoi		= ioapic_ir_ack_level,
+			.irq_set_affinity	= ioapic_set_affinity,
+			.irq_retrigger		= irq_chip_retrigger_hierarchy,
+			.irq_get_irqchip_state	= ioapic_irq_get_chip_state,
+			.flags			= IRQCHIP_SKIP_SET_WAKE |
+			IRQCHIP_AFFINITY_PRE_STARTUP,
+		};
+
+		static inline void init_IO_APIC_traps(void)
+		{
+			struct irq_cfg *cfg;
+			unsigned int irq;
+
+			for_each_active_irq(irq) {
+				cfg = irq_cfg(irq);
+				if (IO_APIC_IRQ(irq) && cfg && !cfg->vector) {
+					/*
+					 * Hmm.. We don't have an entry for this, so
+					 * default to an old-fashioned 8259 interrupt if we
+					 * can. Otherwise set the dummy interrupt chip.
+					 */
+					if (irq < nr_legacy_irqs())
+						legacy_pic->make_irq(irq);
+					else
+						irq_set_chip(irq, &no_irq_chip);
+				}
+			}
+		}
 
-	return ret;
-}
+		/*
+		 * The local APIC irq-chip implementation:
+		 */
+		static void mask_lapic_irq(struct irq_data *data)
+		{
+			unsigned long v = apic_read(APIC_LVT0);
 
-/*
- * Interrupt shutdown masks the ioapic pin, but the interrupt might already
- * be in flight, but not yet serviced by the target CPU. That means
- * __synchronize_hardirq() would return and claim that everything is calmed
- * down. So free_irq() would proceed and deactivate the interrupt and free
- * resources.
- *
- * Once the target CPU comes around to service it it will find a cleared
- * vector and complain. While the spurious interrupt is harmless, the full
- * release of resources might prevent the interrupt from being acknowledged
- * which keeps the hardware in a weird state.
- *
- * Verify that the corresponding Remote-IRR bits are clear.
- */
-static int ioapic_irq_get_chip_state(struct irq_data *irqd, enum irqchip_irq_state which,
-				     bool *state)
-{
-	struct mp_chip_data *mcd = irqd->chip_data;
-	struct IO_APIC_route_entry rentry;
-	struct irq_pin_list *p;
-
-	if (which != IRQCHIP_STATE_ACTIVE)
-		return -EINVAL;
-
-	*state = false;
-
-	guard(raw_spinlock)(&ioapic_lock);
-	for_each_irq_pin(p, mcd->irq_2_pin) {
-		rentry = __ioapic_read_entry(p->apic, p->pin);
-		/*
-		 * The remote IRR is only valid in level trigger mode. It's
-		 * meaning is undefined for edge triggered interrupts and
-		 * irrelevant because the IO-APIC treats them as fire and
-		 * forget.
-		 */
-		if (rentry.irr && rentry.is_level) {
-			*state = true;
-			break;
-		}
-	}
-	return 0;
-}
-
-static struct irq_chip ioapic_chip __read_mostly = {
-	.name			= "IO-APIC",
-	.irq_startup		= startup_ioapic_irq,
-	.irq_mask		= mask_ioapic_irq,
-	.irq_unmask		= unmask_ioapic_irq,
-	.irq_ack		= irq_chip_ack_parent,
-	.irq_eoi		= ioapic_ack_level,
-	.irq_set_affinity	= ioapic_set_affinity,
-	.irq_retrigger		= irq_chip_retrigger_hierarchy,
-	.irq_get_irqchip_state	= ioapic_irq_get_chip_state,
-	.flags			= IRQCHIP_SKIP_SET_WAKE |
-				  IRQCHIP_AFFINITY_PRE_STARTUP,
-};
-
-static struct irq_chip ioapic_ir_chip __read_mostly = {
-	.name			= "IR-IO-APIC",
-	.irq_startup		= startup_ioapic_irq,
-	.irq_mask		= mask_ioapic_irq,
-	.irq_unmask		= unmask_ioapic_irq,
-	.irq_ack		= irq_chip_ack_parent,
-	.irq_eoi		= ioapic_ir_ack_level,
-	.irq_set_affinity	= ioapic_set_affinity,
-	.irq_retrigger		= irq_chip_retrigger_hierarchy,
-	.irq_get_irqchip_state	= ioapic_irq_get_chip_state,
-	.flags			= IRQCHIP_SKIP_SET_WAKE |
-				  IRQCHIP_AFFINITY_PRE_STARTUP,
-};
-
-static inline void init_IO_APIC_traps(void)
-{
-	struct irq_cfg *cfg;
-	unsigned int irq;
-
-	for_each_active_irq(irq) {
-		cfg = irq_cfg(irq);
-		if (IO_APIC_IRQ(irq) && cfg && !cfg->vector) {
-			/*
-			 * Hmm.. We don't have an entry for this, so
-			 * default to an old-fashioned 8259 interrupt if we
-			 * can. Otherwise set the dummy interrupt chip.
+			apic_write(APIC_LVT0, v | APIC_LVT_MASKED);
+		}
+
+		static void unmask_lapic_irq(struct irq_data *data)
+		{
+			unsigned long v = apic_read(APIC_LVT0);
+
+			apic_write(APIC_LVT0, v & ~APIC_LVT_MASKED);
+		}
+
+		static void ack_lapic_irq(struct irq_data *data)
+		{
+			apic_eoi();
+		}
+
+		static struct irq_chip lapic_chip __read_mostly = {
+			.name		= "local-APIC",
+			.irq_mask	= mask_lapic_irq,
+			.irq_unmask	= unmask_lapic_irq,
+			.irq_ack	= ack_lapic_irq,
+		};
+
+		static void lapic_register_intr(int irq)
+		{
+			irq_clear_status_flags(irq, IRQ_LEVEL);
+			irq_set_chip_and_handler_name(irq, &lapic_chip, handle_edge_irq, "edge");
+		}
+
+		/*
+		 * This looks a bit hackish but it's about the only one way of sending
+		 * a few INTA cycles to 8259As and any associated glue logic.  ICR does
+		 * not support the ExtINT mode, unfortunately.  We need to send these
+		 * cycles as some i82489DX-based boards have glue logic that keeps the
+		 * 8259A interrupt line asserted until INTA.  --macro
+		 */
+		static inline void __init unlock_ExtINT_logic(void)
+		{
+			unsigned char save_control, save_freq_select;
+			struct IO_APIC_route_entry entry0, entry1;
+			int apic, pin, i;
+			u32 apic_id;
+
+			pin  = find_isa_irq_pin(8, mp_INT);
+			if (pin == -1) {
+				WARN_ON_ONCE(1);
+				return;
+			}
+			apic = find_isa_irq_apic(8, mp_INT);
+			if (apic == -1) {
+				WARN_ON_ONCE(1);
+				return;
+			}
+
+			entry0 = ioapic_read_entry(apic, pin);
+			clear_IO_APIC_pin(apic, pin);
+
+			apic_id = read_apic_id();
+			memset(&entry1, 0, sizeof(entry1));
+
+			entry1.dest_mode_logical	= true;
+			entry1.masked			= false;
+			entry1.destid_0_7		= apic_id & 0xFF;
+			entry1.virt_destid_8_14		= apic_id >> 8;
+			entry1.delivery_mode		= APIC_DELIVERY_MODE_EXTINT;
+			entry1.active_low		= entry0.active_low;
+			entry1.is_level			= false;
+			entry1.vector = 0;
+
+			ioapic_write_entry(apic, pin, entry1);
+
+			save_control = CMOS_READ(RTC_CONTROL);
+			save_freq_select = CMOS_READ(RTC_FREQ_SELECT);
+			CMOS_WRITE((save_freq_select & ~RTC_RATE_SELECT) | 0x6,
+					   RTC_FREQ_SELECT);
+			CMOS_WRITE(save_control | RTC_PIE, RTC_CONTROL);
+
+			i = 100;
+			while (i-- > 0) {
+				mdelay(10);
+				if ((CMOS_READ(RTC_INTR_FLAGS) & RTC_PF) == RTC_PF)
+					i -= 10;
+			}
+
+			CMOS_WRITE(save_control, RTC_CONTROL);
+			CMOS_WRITE(save_freq_select, RTC_FREQ_SELECT);
+			clear_IO_APIC_pin(apic, pin);
+
+			ioapic_write_entry(apic, pin, entry0);
+		}
+
+		static int disable_timer_pin_1 __initdata;
+		/* Actually the next is obsolete, but keep it for paranoid reasons -AK */
+		static int __init disable_timer_pin_setup(char *arg)
+		{
+			disable_timer_pin_1 = 1;
+			return 0;
+		}
+		early_param("disable_timer_pin_1", disable_timer_pin_setup);
+
+		static int __init mp_alloc_timer_irq(int ioapic, int pin)
+		{
+			struct irq_domain *domain = mp_ioapic_irqdomain(ioapic);
+			int irq = -1;
+
+			if (domain) {
+				struct irq_alloc_info info;
+
+				ioapic_set_alloc_attr(&info, NUMA_NO_NODE, 0, 0);
+				info.devid = mpc_ioapic_id(ioapic);
+				info.ioapic.pin = pin;
+				guard(mutex)(&ioapic_mutex);
+				irq = alloc_isa_irq_from_domain(domain, 0, ioapic, pin, &info);
+			}
+
+			return irq;
+		}
+
+		static void __init replace_pin_at_irq_node(struct mp_chip_data *data, int node,
+												   int oldapic, int oldpin,
+											 int newapic, int newpin)
+		{
+			struct irq_pin_list *entry;
+
+			for_each_irq_pin(entry, data->irq_2_pin) {
+				if (entry->apic == oldapic && entry->pin == oldpin) {
+					entry->apic = newapic;
+					entry->pin = newpin;
+					return;
+				}
+			}
+
+			/* Old apic/pin didn't exist, so just add a new one */
+			add_pin_to_irq_node(data, node, newapic, newpin);
+		}
+
+		/*
+		 * This code may look a bit paranoid, but it's supposed to cooperate with
+		 * a wide range of boards and BIOS bugs.  Fortunately only the timer IRQ
+		 * is so screwy.  Thanks to Brian Perkins for testing/hacking this beast
+		 * fanatically on his truly buggy board.
+		 */
+		static inline void __init check_timer(void)
+		{
+			struct irq_data *irq_data = irq_get_irq_data(0);
+			struct mp_chip_data *data = irq_data->chip_data;
+			struct irq_cfg *cfg = irqd_cfg(irq_data);
+			int node = cpu_to_node(0);
+			int apic1, pin1, apic2, pin2;
+			int no_pin1 = 0;
+
+			if (!global_clock_event)
+				return;
+
+			local_irq_disable();
+
+			/*
+			 * get/set the timer IRQ vector:
 			 */
-			if (irq < nr_legacy_irqs())
-				legacy_pic->make_irq(irq);
-			else
-				irq_set_chip(irq, &no_irq_chip);
+			legacy_pic->mask(0);
+
+			/*
+			 * As IRQ0 is to be enabled in the 8259A, the virtual
+			 * wire has to be disabled in the local APIC.  Also
+			 * timer interrupts need to be acknowledged manually in
+			 * the 8259A for the i82489DX when using the NMI
+			 * watchdog as that APIC treats NMIs as level-triggered.
+			 * The AEOI mode will finish them in the 8259A
+			 * automatically.
+			 */
+			apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_EXTINT);
+			legacy_pic->init(1);
+
+			pin1  = find_isa_irq_pin(0, mp_INT);
+			apic1 = find_isa_irq_apic(0, mp_INT);
+			pin2  = ioapic_i8259.pin;
+			apic2 = ioapic_i8259.apic;
+
+			pr_info("..TIMER: vector=0x%02X apic1=%d pin1=%d apic2=%d pin2=%d\n",
+					cfg->vector, apic1, pin1, apic2, pin2);
+
+			/*
+			 * Some BIOS writers are clueless and report the ExtINTA
+			 * I/O APIC input from the cascaded 8259A as the timer
+			 * interrupt input.  So just in case, if only one pin
+			 * was found above, try it both directly and through the
+			 * 8259A.
+			 */
+			if (pin1 == -1) {
+				panic_if_irq_remap(FW_BUG "Timer not connected to IO-APIC");
+				pin1 = pin2;
+				apic1 = apic2;
+				no_pin1 = 1;
+			} else if (pin2 == -1) {
+				pin2 = pin1;
+				apic2 = apic1;
+			}
+
+			if (pin1 != -1) {
+				/* Ok, does IRQ0 through the IOAPIC work? */
+				if (no_pin1) {
+					mp_alloc_timer_irq(apic1, pin1);
+				} else {
+					/*
+					 * for edge trigger, it's already unmasked,
+					 * so only need to unmask if it is level-trigger
+					 * do we really have level trigger timer?
+					 */
+					int idx = find_irq_entry(apic1, pin1, mp_INT);
+
+					if (idx != -1 && irq_is_level(idx))
+						unmask_ioapic_irq(irq_get_irq_data(0));
+				}
+				irq_domain_deactivate_irq(irq_data);
+				irq_domain_activate_irq(irq_data, false);
+				if (timer_irq_works()) {
+					if (disable_timer_pin_1 > 0)
+						clear_IO_APIC_pin(0, pin1);
+					goto out;
+				}
+				panic_if_irq_remap("timer doesn't work through Interrupt-remapped IO-APIC");
+				clear_IO_APIC_pin(apic1, pin1);
+				if (!no_pin1)
+					pr_err("..MP-BIOS bug: 8254 timer not connected to IO-APIC\n");
+
+				pr_info("...trying to set up timer (IRQ0) through the 8259A ...\n");
+				pr_info("..... (found apic %d pin %d) ...\n", apic2, pin2);
+				/*
+				 * legacy devices should be connected to IO APIC #0
+				 */
+				replace_pin_at_irq_node(data, node, apic1, pin1, apic2, pin2);
+				irq_domain_deactivate_irq(irq_data);
+				irq_domain_activate_irq(irq_data, false);
+				legacy_pic->unmask(0);
+				if (timer_irq_works()) {
+					pr_info("....... works.\n");
+					goto out;
+				}
+				/*
+				 * Cleanup, just in case ...
+				 */
+				legacy_pic->mask(0);
+				clear_IO_APIC_pin(apic2, pin2);
+				pr_info("....... failed.\n");
+			}
+
+			pr_info("...trying to set up timer as Virtual Wire IRQ...\n");
+
+			lapic_register_intr(0);
+			apic_write(APIC_LVT0, APIC_DM_FIXED | cfg->vector);	/* Fixed mode */
+			legacy_pic->unmask(0);
+
+			if (timer_irq_works()) {
+				pr_info("..... works.\n");
+				goto out;
+			}
+			legacy_pic->mask(0);
+			apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | cfg->vector);
+			pr_info("..... failed.\n");
+
+			pr_info("...trying to set up timer as ExtINT IRQ...\n");
+
+			legacy_pic->init(0);
+			legacy_pic->make_irq(0);
+			apic_write(APIC_LVT0, APIC_DM_EXTINT);
+			legacy_pic->unmask(0);
+
+			unlock_ExtINT_logic();
+
+			if (timer_irq_works()) {
+				pr_info("..... works.\n");
+				goto out;
+			}
+
+			pr_info("..... failed :\n");
+			if (apic_is_x2apic_enabled()) {
+				pr_info("Perhaps problem with the pre-enabled x2apic mode\n"
+				"Try booting with x2apic and interrupt-remapping disabled in the bios.\n");
+			}
+			panic("IO-APIC + timer doesn't work!  Boot with apic=debug and send a "
+			"report.  Then try booting with the 'noapic' option.\n");
+			out:
+			local_irq_enable();
 		}
-	}
-}
 
-/*
- * The local APIC irq-chip implementation:
- */
-static void mask_lapic_irq(struct irq_data *data)
-{
-	unsigned long v = apic_read(APIC_LVT0);
-
-	apic_write(APIC_LVT0, v | APIC_LVT_MASKED);
-}
-
-static void unmask_lapic_irq(struct irq_data *data)
-{
-	unsigned long v = apic_read(APIC_LVT0);
-
-	apic_write(APIC_LVT0, v & ~APIC_LVT_MASKED);
-}
-
-static void ack_lapic_irq(struct irq_data *data)
-{
-	apic_eoi();
-}
-
-static struct irq_chip lapic_chip __read_mostly = {
-	.name		= "local-APIC",
-	.irq_mask	= mask_lapic_irq,
-	.irq_unmask	= unmask_lapic_irq,
-	.irq_ack	= ack_lapic_irq,
-};
-
-static void lapic_register_intr(int irq)
-{
-	irq_clear_status_flags(irq, IRQ_LEVEL);
-	irq_set_chip_and_handler_name(irq, &lapic_chip, handle_edge_irq, "edge");
-}
+		/*
+		 * Traditionally ISA IRQ2 is the cascade IRQ, and is not available
+		 * to devices.  However there may be an I/O APIC pin available for
+		 * this interrupt regardless.  The pin may be left unconnected, but
+		 * typically it will be reused as an ExtINT cascade interrupt for
+		 * the master 8259A.  In the MPS case such a pin will normally be
+		 * reported as an ExtINT interrupt in the MP table.  With ACPI
+		 * there is no provision for ExtINT interrupts, and in the absence
+		 * of an override it would be treated as an ordinary ISA I/O APIC
+		 * interrupt, that is edge-triggered and unmasked by default.  We
+		 * used to do this, but it caused problems on some systems because
+		 * of the NMI watchdog and sometimes IRQ0 of the 8254 timer using
+		 * the same ExtINT cascade interrupt to drive the local APIC of the
+		 * bootstrap processor.  Therefore we refrain from routing IRQ2 to
+		 * the I/O APIC in all cases now.  No actual device should request
+		 * it anyway.  --macro
+		 */
+		#define PIC_IRQS	(1UL << PIC_CASCADE_IR)
 
-/*
- * This looks a bit hackish but it's about the only one way of sending
- * a few INTA cycles to 8259As and any associated glue logic.  ICR does
- * not support the ExtINT mode, unfortunately.  We need to send these
- * cycles as some i82489DX-based boards have glue logic that keeps the
- * 8259A interrupt line asserted until INTA.  --macro
- */
-static inline void __init unlock_ExtINT_logic(void)
-{
-	unsigned char save_control, save_freq_select;
-	struct IO_APIC_route_entry entry0, entry1;
-	int apic, pin, i;
-	u32 apic_id;
-
-	pin  = find_isa_irq_pin(8, mp_INT);
-	if (pin == -1) {
-		WARN_ON_ONCE(1);
-		return;
-	}
-	apic = find_isa_irq_apic(8, mp_INT);
-	if (apic == -1) {
-		WARN_ON_ONCE(1);
-		return;
-	}
-
-	entry0 = ioapic_read_entry(apic, pin);
-	clear_IO_APIC_pin(apic, pin);
-
-	apic_id = read_apic_id();
-	memset(&entry1, 0, sizeof(entry1));
-
-	entry1.dest_mode_logical	= true;
-	entry1.masked			= false;
-	entry1.destid_0_7		= apic_id & 0xFF;
-	entry1.virt_destid_8_14		= apic_id >> 8;
-	entry1.delivery_mode		= APIC_DELIVERY_MODE_EXTINT;
-	entry1.active_low		= entry0.active_low;
-	entry1.is_level			= false;
-	entry1.vector = 0;
-
-	ioapic_write_entry(apic, pin, entry1);
-
-	save_control = CMOS_READ(RTC_CONTROL);
-	save_freq_select = CMOS_READ(RTC_FREQ_SELECT);
-	CMOS_WRITE((save_freq_select & ~RTC_RATE_SELECT) | 0x6,
-		   RTC_FREQ_SELECT);
-	CMOS_WRITE(save_control | RTC_PIE, RTC_CONTROL);
-
-	i = 100;
-	while (i-- > 0) {
-		mdelay(10);
-		if ((CMOS_READ(RTC_INTR_FLAGS) & RTC_PF) == RTC_PF)
-			i -= 10;
-	}
-
-	CMOS_WRITE(save_control, RTC_CONTROL);
-	CMOS_WRITE(save_freq_select, RTC_FREQ_SELECT);
-	clear_IO_APIC_pin(apic, pin);
-
-	ioapic_write_entry(apic, pin, entry0);
-}
-
-static int disable_timer_pin_1 __initdata;
-/* Actually the next is obsolete, but keep it for paranoid reasons -AK */
-static int __init disable_timer_pin_setup(char *arg)
-{
-	disable_timer_pin_1 = 1;
-	return 0;
-}
-early_param("disable_timer_pin_1", disable_timer_pin_setup);
-
-static int __init mp_alloc_timer_irq(int ioapic, int pin)
-{
-	struct irq_domain *domain = mp_ioapic_irqdomain(ioapic);
-	int irq = -1;
-
-	if (domain) {
-		struct irq_alloc_info info;
-
-		ioapic_set_alloc_attr(&info, NUMA_NO_NODE, 0, 0);
-		info.devid = mpc_ioapic_id(ioapic);
-		info.ioapic.pin = pin;
-		guard(mutex)(&ioapic_mutex);
-		irq = alloc_isa_irq_from_domain(domain, 0, ioapic, pin, &info);
-	}
-
-	return irq;
-}
-
-static void __init replace_pin_at_irq_node(struct mp_chip_data *data, int node,
-					   int oldapic, int oldpin,
-					   int newapic, int newpin)
-{
-	struct irq_pin_list *entry;
-
-	for_each_irq_pin(entry, data->irq_2_pin) {
-		if (entry->apic == oldapic && entry->pin == oldpin) {
-			entry->apic = newapic;
-			entry->pin = newpin;
-			return;
-		}
-	}
-
-	/* Old apic/pin didn't exist, so just add a new one */
-	add_pin_to_irq_node(data, node, newapic, newpin);
-}
+		static int mp_irqdomain_create(int ioapic)
+		{
+			struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(ioapic);
+			int hwirqs = mp_ioapic_pin_count(ioapic);
+			struct ioapic *ip = &ioapics[ioapic];
+			struct ioapic_domain_cfg *cfg = &ip->irqdomain_cfg;
+			struct irq_domain *parent;
+			struct fwnode_handle *fn;
+			struct irq_fwspec fwspec;
+
+			if (cfg->type == IOAPIC_DOMAIN_INVALID)
+				return 0;
+
+			/* Handle device tree enumerated APICs proper */
+			if (cfg->dev) {
+				fn = of_node_to_fwnode(cfg->dev);
+			} else {
+				fn = irq_domain_alloc_named_id_fwnode("IO-APIC", mpc_ioapic_id(ioapic));
+				if (!fn)
+					return -ENOMEM;
+			}
 
-/*
- * This code may look a bit paranoid, but it's supposed to cooperate with
- * a wide range of boards and BIOS bugs.  Fortunately only the timer IRQ
- * is so screwy.  Thanks to Brian Perkins for testing/hacking this beast
- * fanatically on his truly buggy board.
- */
-static inline void __init check_timer(void)
-{
-	struct irq_data *irq_data = irq_get_irq_data(0);
-	struct mp_chip_data *data = irq_data->chip_data;
-	struct irq_cfg *cfg = irqd_cfg(irq_data);
-	int node = cpu_to_node(0);
-	int apic1, pin1, apic2, pin2;
-	int no_pin1 = 0;
-
-	if (!global_clock_event)
-		return;
-
-	local_irq_disable();
-
-	/*
-	 * get/set the timer IRQ vector:
-	 */
-	legacy_pic->mask(0);
-
-	/*
-	 * As IRQ0 is to be enabled in the 8259A, the virtual
-	 * wire has to be disabled in the local APIC.  Also
-	 * timer interrupts need to be acknowledged manually in
-	 * the 8259A for the i82489DX when using the NMI
-	 * watchdog as that APIC treats NMIs as level-triggered.
-	 * The AEOI mode will finish them in the 8259A
-	 * automatically.
-	 */
-	apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_EXTINT);
-	legacy_pic->init(1);
-
-	pin1  = find_isa_irq_pin(0, mp_INT);
-	apic1 = find_isa_irq_apic(0, mp_INT);
-	pin2  = ioapic_i8259.pin;
-	apic2 = ioapic_i8259.apic;
-
-	pr_info("..TIMER: vector=0x%02X apic1=%d pin1=%d apic2=%d pin2=%d\n",
-		cfg->vector, apic1, pin1, apic2, pin2);
-
-	/*
-	 * Some BIOS writers are clueless and report the ExtINTA
-	 * I/O APIC input from the cascaded 8259A as the timer
-	 * interrupt input.  So just in case, if only one pin
-	 * was found above, try it both directly and through the
-	 * 8259A.
-	 */
-	if (pin1 == -1) {
-		panic_if_irq_remap(FW_BUG "Timer not connected to IO-APIC");
-		pin1 = pin2;
-		apic1 = apic2;
-		no_pin1 = 1;
-	} else if (pin2 == -1) {
-		pin2 = pin1;
-		apic2 = apic1;
-	}
-
-	if (pin1 != -1) {
-		/* Ok, does IRQ0 through the IOAPIC work? */
-		if (no_pin1) {
-			mp_alloc_timer_irq(apic1, pin1);
-		} else {
-			/*
-			 * for edge trigger, it's already unmasked,
-			 * so only need to unmask if it is level-trigger
-			 * do we really have level trigger timer?
-			 */
-			int idx = find_irq_entry(apic1, pin1, mp_INT);
-
-			if (idx != -1 && irq_is_level(idx))
-				unmask_ioapic_irq(irq_get_irq_data(0));
-		}
-		irq_domain_deactivate_irq(irq_data);
-		irq_domain_activate_irq(irq_data, false);
-		if (timer_irq_works()) {
-			if (disable_timer_pin_1 > 0)
-				clear_IO_APIC_pin(0, pin1);
-			goto out;
-		}
-		panic_if_irq_remap("timer doesn't work through Interrupt-remapped IO-APIC");
-		clear_IO_APIC_pin(apic1, pin1);
-		if (!no_pin1)
-			pr_err("..MP-BIOS bug: 8254 timer not connected to IO-APIC\n");
-
-		pr_info("...trying to set up timer (IRQ0) through the 8259A ...\n");
-		pr_info("..... (found apic %d pin %d) ...\n", apic2, pin2);
-		/*
-		 * legacy devices should be connected to IO APIC #0
-		 */
-		replace_pin_at_irq_node(data, node, apic1, pin1, apic2, pin2);
-		irq_domain_deactivate_irq(irq_data);
-		irq_domain_activate_irq(irq_data, false);
-		legacy_pic->unmask(0);
-		if (timer_irq_works()) {
-			pr_info("....... works.\n");
-			goto out;
-		}
-		/*
-		 * Cleanup, just in case ...
-		 */
-		legacy_pic->mask(0);
-		clear_IO_APIC_pin(apic2, pin2);
-		pr_info("....... failed.\n");
-	}
-
-	pr_info("...trying to set up timer as Virtual Wire IRQ...\n");
-
-	lapic_register_intr(0);
-	apic_write(APIC_LVT0, APIC_DM_FIXED | cfg->vector);	/* Fixed mode */
-	legacy_pic->unmask(0);
-
-	if (timer_irq_works()) {
-		pr_info("..... works.\n");
-		goto out;
-	}
-	legacy_pic->mask(0);
-	apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | cfg->vector);
-	pr_info("..... failed.\n");
-
-	pr_info("...trying to set up timer as ExtINT IRQ...\n");
-
-	legacy_pic->init(0);
-	legacy_pic->make_irq(0);
-	apic_write(APIC_LVT0, APIC_DM_EXTINT);
-	legacy_pic->unmask(0);
-
-	unlock_ExtINT_logic();
-
-	if (timer_irq_works()) {
-		pr_info("..... works.\n");
-		goto out;
-	}
-
-	pr_info("..... failed :\n");
-	if (apic_is_x2apic_enabled()) {
-		pr_info("Perhaps problem with the pre-enabled x2apic mode\n"
-			"Try booting with x2apic and interrupt-remapping disabled in the bios.\n");
-	}
-	panic("IO-APIC + timer doesn't work!  Boot with apic=debug and send a "
-		"report.  Then try booting with the 'noapic' option.\n");
-out:
-	local_irq_enable();
-}
+			fwspec.fwnode = fn;
+			fwspec.param_count = 1;
+			fwspec.param[0] = mpc_ioapic_id(ioapic);
+
+			parent = irq_find_matching_fwspec(&fwspec, DOMAIN_BUS_GENERIC_MSI);
+			if (!parent) {
+				if (!cfg->dev)
+					irq_domain_free_fwnode(fn);
+				return -ENODEV;
+			}
 
-/*
- * Traditionally ISA IRQ2 is the cascade IRQ, and is not available
- * to devices.  However there may be an I/O APIC pin available for
- * this interrupt regardless.  The pin may be left unconnected, but
- * typically it will be reused as an ExtINT cascade interrupt for
- * the master 8259A.  In the MPS case such a pin will normally be
- * reported as an ExtINT interrupt in the MP table.  With ACPI
- * there is no provision for ExtINT interrupts, and in the absence
- * of an override it would be treated as an ordinary ISA I/O APIC
- * interrupt, that is edge-triggered and unmasked by default.  We
- * used to do this, but it caused problems on some systems because
- * of the NMI watchdog and sometimes IRQ0 of the 8254 timer using
- * the same ExtINT cascade interrupt to drive the local APIC of the
- * bootstrap processor.  Therefore we refrain from routing IRQ2 to
- * the I/O APIC in all cases now.  No actual device should request
- * it anyway.  --macro
- */
-#define PIC_IRQS	(1UL << PIC_CASCADE_IR)
+			ip->irqdomain = irq_domain_create_hierarchy(parent, 0, hwirqs, fn, cfg->ops,
+														(void *)(long)ioapic);
+			if (!ip->irqdomain) {
+				/* Release fw handle if it was allocated above */
+				if (!cfg->dev)
+					irq_domain_free_fwnode(fn);
+				return -ENOMEM;
+			}
 
-static int mp_irqdomain_create(int ioapic)
-{
-	struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(ioapic);
-	int hwirqs = mp_ioapic_pin_count(ioapic);
-	struct ioapic *ip = &ioapics[ioapic];
-	struct ioapic_domain_cfg *cfg = &ip->irqdomain_cfg;
-	struct irq_domain *parent;
-	struct fwnode_handle *fn;
-	struct irq_fwspec fwspec;
-
-	if (cfg->type == IOAPIC_DOMAIN_INVALID)
-		return 0;
-
-	/* Handle device tree enumerated APICs proper */
-	if (cfg->dev) {
-		fn = of_node_to_fwnode(cfg->dev);
-	} else {
-		fn = irq_domain_alloc_named_id_fwnode("IO-APIC", mpc_ioapic_id(ioapic));
-		if (!fn)
-			return -ENOMEM;
-	}
-
-	fwspec.fwnode = fn;
-	fwspec.param_count = 1;
-	fwspec.param[0] = mpc_ioapic_id(ioapic);
-
-	parent = irq_find_matching_fwspec(&fwspec, DOMAIN_BUS_GENERIC_MSI);
-	if (!parent) {
-		if (!cfg->dev)
-			irq_domain_free_fwnode(fn);
-		return -ENODEV;
-	}
-
-	ip->irqdomain = irq_domain_create_hierarchy(parent, 0, hwirqs, fn, cfg->ops,
-						    (void *)(long)ioapic);
-	if (!ip->irqdomain) {
-		/* Release fw handle if it was allocated above */
-		if (!cfg->dev)
-			irq_domain_free_fwnode(fn);
-		return -ENOMEM;
-	}
-
-	if (cfg->type == IOAPIC_DOMAIN_LEGACY || cfg->type == IOAPIC_DOMAIN_STRICT)
-		ioapic_dynirq_base = max(ioapic_dynirq_base, gsi_cfg->gsi_end + 1);
-
-	return 0;
-}
-
-static void ioapic_destroy_irqdomain(int idx)
-{
-	struct ioapic_domain_cfg *cfg = &ioapics[idx].irqdomain_cfg;
-	struct fwnode_handle *fn = ioapics[idx].irqdomain->fwnode;
-
-	if (ioapics[idx].irqdomain) {
-		irq_domain_remove(ioapics[idx].irqdomain);
-		if (!cfg->dev)
-			irq_domain_free_fwnode(fn);
-		ioapics[idx].irqdomain = NULL;
-	}
-}
-
-void __init setup_IO_APIC(void)
-{
-	int ioapic;
-
-	if (ioapic_is_disabled || !nr_ioapics)
-		return;
-
-	io_apic_irqs = nr_legacy_irqs() ? ~PIC_IRQS : ~0UL;
-
-	apic_pr_verbose("ENABLING IO-APIC IRQs\n");
-	for_each_ioapic(ioapic)
-		BUG_ON(mp_irqdomain_create(ioapic));
-
-	/* Set up IO-APIC IRQ routing. */
-	x86_init.mpparse.setup_ioapic_ids();
-
-	sync_Arb_IDs();
-	setup_IO_APIC_irqs();
-	init_IO_APIC_traps();
-	if (nr_legacy_irqs())
-		check_timer();
-
-	ioapic_initialized = 1;
-}
-
-static void resume_ioapic_id(int ioapic_idx)
-{
-	union IO_APIC_reg_00 reg_00;
-
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	reg_00.raw = io_apic_read(ioapic_idx, 0);
-	if (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx)) {
-		reg_00.bits.ID = mpc_ioapic_id(ioapic_idx);
-		io_apic_write(ioapic_idx, 0, reg_00.raw);
-	}
-}
-
-static void ioapic_resume(void)
-{
-	int ioapic_idx;
-
-	for_each_ioapic_reverse(ioapic_idx)
-		resume_ioapic_id(ioapic_idx);
-
-	restore_ioapic_entries();
-}
-
-static struct syscore_ops ioapic_syscore_ops = {
-	.suspend	= save_ioapic_entries,
-	.resume		= ioapic_resume,
-};
-
-static int __init ioapic_init_ops(void)
-{
-	register_syscore_ops(&ioapic_syscore_ops);
-
-	return 0;
-}
-
-device_initcall(ioapic_init_ops);
-
-static int io_apic_get_redir_entries(int ioapic)
-{
-	union IO_APIC_reg_01	reg_01;
-
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	reg_01.raw = io_apic_read(ioapic, 1);
-
-	/*
-	 * The register returns the maximum index redir index supported,
-	 * which is one less than the total number of redir entries.
-	 */
-	return reg_01.bits.entries + 1;
-}
-
-unsigned int arch_dynirq_lower_bound(unsigned int from)
-{
-	unsigned int ret;
-
-	/*
-	 * dmar_alloc_hwirq() may be called before setup_IO_APIC(), so use
-	 * gsi_top if ioapic_dynirq_base hasn't been initialized yet.
-	 */
-	ret = ioapic_dynirq_base ? : gsi_top;
-
-	/*
-	 * For DT enabled machines ioapic_dynirq_base is irrelevant and
-	 * always 0. gsi_top can be 0 if there is no IO/APIC registered.
-	 * 0 is an invalid interrupt number for dynamic allocations. Return
-	 * @from instead.
-	 */
-	return ret ? : from;
-}
-
-#ifdef CONFIG_X86_32
-static int io_apic_get_unique_id(int ioapic, int apic_id)
-{
-	static DECLARE_BITMAP(apic_id_map, MAX_LOCAL_APIC);
-	const u32 broadcast_id = 0xF;
-	union IO_APIC_reg_00 reg_00;
-	int i = 0;
-
-	/* Initialize the ID map */
-	if (bitmap_empty(apic_id_map, MAX_LOCAL_APIC))
-		copy_phys_cpu_present_map(apic_id_map);
-
-	scoped_guard (raw_spinlock_irqsave, &ioapic_lock)
-		reg_00.raw = io_apic_read(ioapic, 0);
-
-	if (apic_id >= broadcast_id) {
-		pr_warn("IOAPIC[%d]: Invalid apic_id %d, trying %d\n",
-			ioapic, apic_id, reg_00.bits.ID);
-		apic_id = reg_00.bits.ID;
-	}
-
-	/* Every APIC in a system must have a unique ID */
-	if (test_bit(apic_id, apic_id_map)) {
-		for (i = 0; i < broadcast_id; i++) {
-			if (!test_bit(i, apic_id_map))
-				break;
+			if (cfg->type == IOAPIC_DOMAIN_LEGACY || cfg->type == IOAPIC_DOMAIN_STRICT)
+				ioapic_dynirq_base = max(ioapic_dynirq_base, gsi_cfg->gsi_end + 1);
+
+			return 0;
+		}
+
+		static void ioapic_destroy_irqdomain(int idx)
+		{
+			struct ioapic_domain_cfg *cfg = &ioapics[idx].irqdomain_cfg;
+			struct fwnode_handle *fn = ioapics[idx].irqdomain->fwnode;
+
+			if (ioapics[idx].irqdomain) {
+				irq_domain_remove(ioapics[idx].irqdomain);
+				if (!cfg->dev)
+					irq_domain_free_fwnode(fn);
+				ioapics[idx].irqdomain = NULL;
+			}
 		}
 
-		if (i == broadcast_id)
-			panic("Max apic_id exceeded!\n");
+		void __init setup_IO_APIC(void)
+		{
+			int ioapic;
+
+			if (ioapic_is_disabled || !nr_ioapics)
+				return;
+
+			io_apic_irqs = nr_legacy_irqs() ? ~PIC_IRQS : ~0UL;
 
-		pr_warn("IOAPIC[%d]: apic_id %d already used, trying %d\n", ioapic, apic_id, i);
-		apic_id = i;
-	}
+			apic_pr_verbose("ENABLING IO-APIC IRQs\n");
+			for_each_ioapic(ioapic)
+				BUG_ON(mp_irqdomain_create(ioapic));
 
-	set_bit(apic_id, apic_id_map);
+			/* Set up IO-APIC IRQ routing. */
+			x86_init.mpparse.setup_ioapic_ids();
 
-	if (reg_00.bits.ID != apic_id) {
-		reg_00.bits.ID = apic_id;
+			sync_Arb_IDs();
+			setup_IO_APIC_irqs();
+			init_IO_APIC_traps();
+			if (nr_legacy_irqs())
+				check_timer();
+
+			ioapic_initialized = 1;
+		}
+
+		static void resume_ioapic_id(int ioapic_idx)
+		{
+			union IO_APIC_reg_00 reg_00;
+
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			reg_00.raw = io_apic_read(ioapic_idx, 0);
+			if (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx)) {
+				reg_00.bits.ID = mpc_ioapic_id(ioapic_idx);
+				io_apic_write(ioapic_idx, 0, reg_00.raw);
+			}
+		}
+
+		static void ioapic_resume(void)
+		{
+			int ioapic_idx;
+
+			for_each_ioapic_reverse(ioapic_idx)
+				resume_ioapic_id(ioapic_idx);
+
+			restore_ioapic_entries();
+		}
+
+		static struct syscore_ops ioapic_syscore_ops = {
+			.suspend	= save_ioapic_entries,
+			.resume		= ioapic_resume,
+		};
+
+		static int __init ioapic_init_ops(void)
+		{
+			register_syscore_ops(&ioapic_syscore_ops);
+
+			return 0;
+		}
+
+		device_initcall(ioapic_init_ops);
+
+		static int io_apic_get_redir_entries(int ioapic)
+		{
+			union IO_APIC_reg_01	reg_01;
+
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			reg_01.raw = io_apic_read(ioapic, 1);
+
+			/*
+			 * The register returns the maximum index redir index supported,
+			 * which is one less than the total number of redir entries.
+			 */
+			return reg_01.bits.entries + 1;
+		}
 
-		scoped_guard (raw_spinlock_irqsave, &ioapic_lock) {
-			io_apic_write(ioapic, 0, reg_00.raw);
+		unsigned int arch_dynirq_lower_bound(unsigned int from)
+		{
+			unsigned int ret;
+
+			/*
+			 * dmar_alloc_hwirq() may be called before setup_IO_APIC(), so use
+			 * gsi_top if ioapic_dynirq_base hasn't been initialized yet.
+			 */
+			ret = ioapic_dynirq_base ? : gsi_top;
+
+			/*
+			 * For DT enabled machines ioapic_dynirq_base is irrelevant and
+			 * always 0. gsi_top can be 0 if there is no IO/APIC registered.
+			 * 0 is an invalid interrupt number for dynamic allocations. Return
+			 * @from instead.
+			 */
+			return ret ? : from;
+		}
+
+		#ifdef CONFIG_X86_32
+		static int io_apic_get_unique_id(int ioapic, int apic_id)
+		{
+			static DECLARE_BITMAP(apic_id_map, MAX_LOCAL_APIC);
+			const u32 broadcast_id = 0xF;
+			union IO_APIC_reg_00 reg_00;
+			int i = 0;
+
+			/* Initialize the ID map */
+			if (bitmap_empty(apic_id_map, MAX_LOCAL_APIC))
+				copy_phys_cpu_present_map(apic_id_map);
+
+			scoped_guard (raw_spinlock_irqsave, &ioapic_lock)
 			reg_00.raw = io_apic_read(ioapic, 0);
+
+			if (apic_id >= broadcast_id) {
+				pr_warn("IOAPIC[%d]: Invalid apic_id %d, trying %d\n",
+						ioapic, apic_id, reg_00.bits.ID);
+				apic_id = reg_00.bits.ID;
+			}
+
+			/* Every APIC in a system must have a unique ID */
+			if (test_bit(apic_id, apic_id_map)) {
+				for (i = 0; i < broadcast_id; i++) {
+					if (!test_bit(i, apic_id_map))
+						break;
+				}
+
+				if (i == broadcast_id)
+					panic("Max apic_id exceeded!\n");
+
+				pr_warn("IOAPIC[%d]: apic_id %d already used, trying %d\n", ioapic, apic_id, i);
+				apic_id = i;
+			}
+
+			set_bit(apic_id, apic_id_map);
+
+			if (reg_00.bits.ID != apic_id) {
+				reg_00.bits.ID = apic_id;
+
+				scoped_guard (raw_spinlock_irqsave, &ioapic_lock) {
+					io_apic_write(ioapic, 0, reg_00.raw);
+					reg_00.raw = io_apic_read(ioapic, 0);
+				}
+
+				/* Sanity check */
+				if (reg_00.bits.ID != apic_id) {
+					pr_err("IOAPIC[%d]: Unable to change apic_id!\n", ioapic);
+					return -1;
+				}
+			}
+
+			apic_pr_verbose("IOAPIC[%d]: Assigned apic_id %d\n", ioapic, apic_id);
+
+			return apic_id;
+		}
+
+		static u8 io_apic_unique_id(int idx, u8 id)
+		{
+			if ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) && !APIC_XAPIC(boot_cpu_apic_version))
+				return io_apic_get_unique_id(idx, id);
+			return id;
+		}
+		#else
+		static u8 io_apic_unique_id(int idx, u8 id)
+		{
+			union IO_APIC_reg_00 reg_00;
+			DECLARE_BITMAP(used, 256);
+			u8 new_id;
+			int i;
+
+			bitmap_zero(used, 256);
+			for_each_ioapic(i)
+				__set_bit(mpc_ioapic_id(i), used);
+
+			/* Hand out the requested id if available */
+			if (!test_bit(id, used))
+				return id;
+
+			/*
+			 * Read the current id from the ioapic and keep it if
+			 * available.
+			 */
+			scoped_guard (raw_spinlock_irqsave, &ioapic_lock)
+			reg_00.raw = io_apic_read(idx, 0);
+
+			new_id = reg_00.bits.ID;
+			if (!test_bit(new_id, used)) {
+				apic_pr_verbose("IOAPIC[%d]: Using reg apic_id %d instead of %d\n",
+								idx, new_id, id);
+				return new_id;
+			}
+
+			/* Get the next free id and write it to the ioapic. */
+			new_id = find_first_zero_bit(used, 256);
+			reg_00.bits.ID = new_id;
+			scoped_guard (raw_spinlock_irqsave, &ioapic_lock) {
+				io_apic_write(idx, 0, reg_00.raw);
+				reg_00.raw = io_apic_read(idx, 0);
+			}
+			/* Sanity check */
+			BUG_ON(reg_00.bits.ID != new_id);
+
+			return new_id;
+		}
+		#endif
+
+		static int io_apic_get_version(int ioapic)
+		{
+			union IO_APIC_reg_01 reg_01;
+
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			reg_01.raw = io_apic_read(ioapic, 1);
+
+			return reg_01.bits.version;
+		}
+
+		/*
+		 * This function updates target affinity of IOAPIC interrupts to include
+		 * the CPUs which came online during SMP bringup.
+		 */
+		#define IOAPIC_RESOURCE_NAME_SIZE 11
+
+		static struct resource *ioapic_resources;
+
+		static struct resource * __init ioapic_setup_resources(void)
+		{
+			struct resource *res;
+			unsigned long n;
+			char *mem;
+			int i;
+
+			if (nr_ioapics == 0)
+				return NULL;
+
+			n = IOAPIC_RESOURCE_NAME_SIZE + sizeof(struct resource);
+			n *= nr_ioapics;
+
+			mem = memblock_alloc(n, SMP_CACHE_BYTES);
+			if (!mem)
+				panic("%s: Failed to allocate %lu bytes\n", __func__, n);
+			res = (void *)mem;
+
+			mem += sizeof(struct resource) * nr_ioapics;
+
+			for_each_ioapic(i) {
+				res[i].name = mem;
+				res[i].flags = IORESOURCE_MEM | IORESOURCE_BUSY;
+				snprintf(mem, IOAPIC_RESOURCE_NAME_SIZE, "IOAPIC %u", i);
+				mem += IOAPIC_RESOURCE_NAME_SIZE;
+				ioapics[i].iomem_res = &res[i];
+			}
+
+			ioapic_resources = res;
+
+			return res;
+		}
+
+		static void io_apic_set_fixmap(enum fixed_addresses idx, phys_addr_t phys)
+		{
+			pgprot_t flags = FIXMAP_PAGE_NOCACHE;
+
+			/*
+			 * Ensure fixmaps for IO-APIC MMIO respect memory encryption pgprot
+			 * bits, just like normal ioremap():
+			 */
+			if (cc_platform_has(CC_ATTR_GUEST_MEM_ENCRYPT)) {
+				if (x86_platform.hyper.is_private_mmio(phys))
+					flags = pgprot_encrypted(flags);
+				else
+					flags = pgprot_decrypted(flags);
+			}
+
+			__set_fixmap(idx, phys, flags);
 		}
 
-		/* Sanity check */
-		if (reg_00.bits.ID != apic_id) {
-			pr_err("IOAPIC[%d]: Unable to change apic_id!\n", ioapic);
+		void __init io_apic_init_mappings(void)
+		{
+			unsigned long ioapic_phys, idx = FIX_IO_APIC_BASE_0;
+			struct resource *ioapic_res;
+			int i;
+
+			ioapic_res = ioapic_setup_resources();
+			for_each_ioapic(i) {
+				if (smp_found_config) {
+					ioapic_phys = mpc_ioapic_addr(i);
+					#ifdef CONFIG_X86_32
+					if (!ioapic_phys) {
+						pr_err("WARNING: bogus zero IO-APIC address found in MPTABLE, "
+						"disabling IO/APIC support!\n");
+						smp_found_config = 0;
+						ioapic_is_disabled = true;
+						goto fake_ioapic_page;
+					}
+					#endif
+				} else {
+					#ifdef CONFIG_X86_32
+					fake_ioapic_page:
+					#endif
+					ioapic_phys = (unsigned long)memblock_alloc(PAGE_SIZE, PAGE_SIZE);
+					if (!ioapic_phys)
+						panic("%s: Failed to allocate %lu bytes align=0x%lx\n",
+							  __func__, PAGE_SIZE, PAGE_SIZE);
+
+						/* Convert virtual address to physical address */
+						ioapic_phys = __pa(ioapic_phys);
+				}
+
+				io_apic_set_fixmap(idx, ioapic_phys);
+				apic_pr_verbose("mapped IOAPIC to %08lx (%08lx)\n",
+								__fix_to_virt(idx) + (ioapic_phys & ~PAGE_MASK), ioapic_phys);
+				idx++;
+
+				ioapic_res->start = ioapic_phys;
+				ioapic_res->end = ioapic_phys + IO_APIC_SLOT_SIZE - 1;
+				ioapic_res++;
+			}
+		}
+
+		void __init ioapic_insert_resources(void)
+		{
+			struct resource *r = ioapic_resources;
+			int i;
+
+			if (!r) {
+				if (nr_ioapics > 0)
+					pr_err("IO APIC resources couldn't be allocated.\n");
+				return;
+			}
+
+			for_each_ioapic(i) {
+				insert_resource(&iomem_resource, r);
+				r++;
+			}
+		}
+
+		int mp_find_ioapic(u32 gsi)
+		{
+			int i;
+
+			if (nr_ioapics == 0)
+				return -1;
+
+			/* Find the IOAPIC that manages this GSI. */
+			for_each_ioapic(i) {
+				struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(i);
+
+				if (gsi >= gsi_cfg->gsi_base && gsi <= gsi_cfg->gsi_end)
+					return i;
+			}
+
+			pr_err("ERROR: Unable to locate IOAPIC for GSI %d\n", gsi);
 			return -1;
 		}
-	}
 
-	apic_pr_verbose("IOAPIC[%d]: Assigned apic_id %d\n", ioapic, apic_id);
+		int mp_find_ioapic_pin(int ioapic, u32 gsi)
+		{
+			struct mp_ioapic_gsi *gsi_cfg;
+
+			if (WARN_ON(ioapic < 0))
+				return -1;
+
+			gsi_cfg = mp_ioapic_gsi_routing(ioapic);
+			if (WARN_ON(gsi > gsi_cfg->gsi_end))
+				return -1;
+
+			return gsi - gsi_cfg->gsi_base;
+		}
+
+		static int bad_ioapic_register(int idx)
+		{
+			union IO_APIC_reg_00 reg_00;
+			union IO_APIC_reg_01 reg_01;
+			union IO_APIC_reg_02 reg_02;
+
+			reg_00.raw = io_apic_read(idx, 0);
+			reg_01.raw = io_apic_read(idx, 1);
+			reg_02.raw = io_apic_read(idx, 2);
+
+			if (reg_00.raw == -1 && reg_01.raw == -1 && reg_02.raw == -1) {
+				pr_warn("I/O APIC 0x%x registers return all ones, skipping!\n",
+						mpc_ioapic_addr(idx));
+				return 1;
+			}
 
-	return apic_id;
-}
+			return 0;
+		}
 
-static u8 io_apic_unique_id(int idx, u8 id)
-{
-	if ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) && !APIC_XAPIC(boot_cpu_apic_version))
-		return io_apic_get_unique_id(idx, id);
-	return id;
-}
-#else
-static u8 io_apic_unique_id(int idx, u8 id)
-{
-	union IO_APIC_reg_00 reg_00;
-	DECLARE_BITMAP(used, 256);
-	u8 new_id;
-	int i;
-
-	bitmap_zero(used, 256);
-	for_each_ioapic(i)
-		__set_bit(mpc_ioapic_id(i), used);
-
-	/* Hand out the requested id if available */
-	if (!test_bit(id, used))
-		return id;
-
-	/*
-	 * Read the current id from the ioapic and keep it if
-	 * available.
-	 */
-	scoped_guard (raw_spinlock_irqsave, &ioapic_lock)
-		reg_00.raw = io_apic_read(idx, 0);
-
-	new_id = reg_00.bits.ID;
-	if (!test_bit(new_id, used)) {
-		apic_pr_verbose("IOAPIC[%d]: Using reg apic_id %d instead of %d\n",
-				idx, new_id, id);
-		return new_id;
-	}
-
-	/* Get the next free id and write it to the ioapic. */
-	new_id = find_first_zero_bit(used, 256);
-	reg_00.bits.ID = new_id;
-	scoped_guard (raw_spinlock_irqsave, &ioapic_lock) {
-		io_apic_write(idx, 0, reg_00.raw);
-		reg_00.raw = io_apic_read(idx, 0);
-	}
-	/* Sanity check */
-	BUG_ON(reg_00.bits.ID != new_id);
-
-	return new_id;
-}
-#endif
-
-static int io_apic_get_version(int ioapic)
-{
-	union IO_APIC_reg_01 reg_01;
+		static int find_free_ioapic_entry(void)
+		{
+			for (int idx = 0; idx < MAX_IO_APICS; idx++) {
+				if (ioapics[idx].nr_registers == 0)
+					return idx;
+			}
+			return MAX_IO_APICS;
+		}
 
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	reg_01.raw = io_apic_read(ioapic, 1);
+		/**
+		 * mp_register_ioapic - Register an IOAPIC device
+		 * @id:		hardware IOAPIC ID
+		 * @address:	physical address of IOAPIC register area
+		 * @gsi_base:	base of GSI associated with the IOAPIC
+		 * @cfg:	configuration information for the IOAPIC
+		 */
+		int mp_register_ioapic(int id, u32 address, u32 gsi_base, struct ioapic_domain_cfg *cfg)
+		{
+			bool hotplug = !!ioapic_initialized;
+			struct mp_ioapic_gsi *gsi_cfg;
+			int idx, ioapic, entries;
+			u32 gsi_end;
+
+			if (!address) {
+				pr_warn("Bogus (zero) I/O APIC address found, skipping!\n");
+				return -EINVAL;
+			}
 
-	return reg_01.bits.version;
-}
+			for_each_ioapic(ioapic) {
+				if (ioapics[ioapic].mp_config.apicaddr == address) {
+					pr_warn("address 0x%x conflicts with IOAPIC%d\n", address, ioapic);
+					return -EEXIST;
+				}
+			}
 
-/*
- * This function updates target affinity of IOAPIC interrupts to include
- * the CPUs which came online during SMP bringup.
- */
-#define IOAPIC_RESOURCE_NAME_SIZE 11
+			idx = find_free_ioapic_entry();
+			if (idx >= MAX_IO_APICS) {
+				pr_warn("Max # of I/O APICs (%d) exceeded (found %d), skipping\n",
+						MAX_IO_APICS, idx);
+				return -ENOSPC;
+			}
 
-static struct resource *ioapic_resources;
+			ioapics[idx].mp_config.type = MP_IOAPIC;
+			ioapics[idx].mp_config.flags = MPC_APIC_USABLE;
+			ioapics[idx].mp_config.apicaddr = address;
+
+			io_apic_set_fixmap(FIX_IO_APIC_BASE_0 + idx, address);
+			if (bad_ioapic_register(idx)) {
+				clear_fixmap(FIX_IO_APIC_BASE_0 + idx);
+				return -ENODEV;
+			}
 
-static struct resource * __init ioapic_setup_resources(void)
-{
-	struct resource *res;
-	unsigned long n;
-	char *mem;
-	int i;
-
-	if (nr_ioapics == 0)
-		return NULL;
-
-	n = IOAPIC_RESOURCE_NAME_SIZE + sizeof(struct resource);
-	n *= nr_ioapics;
-
-	mem = memblock_alloc(n, SMP_CACHE_BYTES);
-	if (!mem)
-		panic("%s: Failed to allocate %lu bytes\n", __func__, n);
-	res = (void *)mem;
-
-	mem += sizeof(struct resource) * nr_ioapics;
-
-	for_each_ioapic(i) {
-		res[i].name = mem;
-		res[i].flags = IORESOURCE_MEM | IORESOURCE_BUSY;
-		snprintf(mem, IOAPIC_RESOURCE_NAME_SIZE, "IOAPIC %u", i);
-		mem += IOAPIC_RESOURCE_NAME_SIZE;
-		ioapics[i].iomem_res = &res[i];
-	}
-
-	ioapic_resources = res;
-
-	return res;
-}
-
-static void io_apic_set_fixmap(enum fixed_addresses idx, phys_addr_t phys)
-{
-	pgprot_t flags = FIXMAP_PAGE_NOCACHE;
-
-	/*
-	 * Ensure fixmaps for IO-APIC MMIO respect memory encryption pgprot
-	 * bits, just like normal ioremap():
-	 */
-	if (cc_platform_has(CC_ATTR_GUEST_MEM_ENCRYPT)) {
-		if (x86_platform.hyper.is_private_mmio(phys))
-			flags = pgprot_encrypted(flags);
-		else
-			flags = pgprot_decrypted(flags);
-	}
-
-	__set_fixmap(idx, phys, flags);
-}
-
-void __init io_apic_init_mappings(void)
-{
-	unsigned long ioapic_phys, idx = FIX_IO_APIC_BASE_0;
-	struct resource *ioapic_res;
-	int i;
-
-	ioapic_res = ioapic_setup_resources();
-	for_each_ioapic(i) {
-		if (smp_found_config) {
-			ioapic_phys = mpc_ioapic_addr(i);
-#ifdef CONFIG_X86_32
-			if (!ioapic_phys) {
-				pr_err("WARNING: bogus zero IO-APIC address found in MPTABLE, "
-				       "disabling IO/APIC support!\n");
-				smp_found_config = 0;
-				ioapic_is_disabled = true;
-				goto fake_ioapic_page;
-			}
-#endif
-		} else {
-#ifdef CONFIG_X86_32
-fake_ioapic_page:
-#endif
-			ioapic_phys = (unsigned long)memblock_alloc(PAGE_SIZE,
-								    PAGE_SIZE);
-			if (!ioapic_phys)
-				panic("%s: Failed to allocate %lu bytes align=0x%lx\n",
-				      __func__, PAGE_SIZE, PAGE_SIZE);
-			ioapic_phys = __pa(ioapic_phys);
-		}
-		io_apic_set_fixmap(idx, ioapic_phys);
-		apic_pr_verbose("mapped IOAPIC to %08lx (%08lx)\n",
-				__fix_to_virt(idx) + (ioapic_phys & ~PAGE_MASK), ioapic_phys);
-		idx++;
-
-		ioapic_res->start = ioapic_phys;
-		ioapic_res->end = ioapic_phys + IO_APIC_SLOT_SIZE - 1;
-		ioapic_res++;
-	}
-}
-
-void __init ioapic_insert_resources(void)
-{
-	struct resource *r = ioapic_resources;
-	int i;
-
-	if (!r) {
-		if (nr_ioapics > 0)
-			pr_err("IO APIC resources couldn't be allocated.\n");
-		return;
-	}
-
-	for_each_ioapic(i) {
-		insert_resource(&iomem_resource, r);
-		r++;
-	}
-}
-
-int mp_find_ioapic(u32 gsi)
-{
-	int i;
-
-	if (nr_ioapics == 0)
-		return -1;
-
-	/* Find the IOAPIC that manages this GSI. */
-	for_each_ioapic(i) {
-		struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(i);
-
-		if (gsi >= gsi_cfg->gsi_base && gsi <= gsi_cfg->gsi_end)
-			return i;
-	}
-
-	pr_err("ERROR: Unable to locate IOAPIC for GSI %d\n", gsi);
-	return -1;
-}
-
-int mp_find_ioapic_pin(int ioapic, u32 gsi)
-{
-	struct mp_ioapic_gsi *gsi_cfg;
-
-	if (WARN_ON(ioapic < 0))
-		return -1;
-
-	gsi_cfg = mp_ioapic_gsi_routing(ioapic);
-	if (WARN_ON(gsi > gsi_cfg->gsi_end))
-		return -1;
-
-	return gsi - gsi_cfg->gsi_base;
-}
-
-static int bad_ioapic_register(int idx)
-{
-	union IO_APIC_reg_00 reg_00;
-	union IO_APIC_reg_01 reg_01;
-	union IO_APIC_reg_02 reg_02;
-
-	reg_00.raw = io_apic_read(idx, 0);
-	reg_01.raw = io_apic_read(idx, 1);
-	reg_02.raw = io_apic_read(idx, 2);
-
-	if (reg_00.raw == -1 && reg_01.raw == -1 && reg_02.raw == -1) {
-		pr_warn("I/O APIC 0x%x registers return all ones, skipping!\n",
-			mpc_ioapic_addr(idx));
-		return 1;
-	}
-
-	return 0;
-}
-
-static int find_free_ioapic_entry(void)
-{
-	for (int idx = 0; idx < MAX_IO_APICS; idx++) {
-		if (ioapics[idx].nr_registers == 0)
-			return idx;
-	}
-	return MAX_IO_APICS;
-}
-
-/**
- * mp_register_ioapic - Register an IOAPIC device
- * @id:		hardware IOAPIC ID
- * @address:	physical address of IOAPIC register area
- * @gsi_base:	base of GSI associated with the IOAPIC
- * @cfg:	configuration information for the IOAPIC
- */
-int mp_register_ioapic(int id, u32 address, u32 gsi_base, struct ioapic_domain_cfg *cfg)
-{
-	bool hotplug = !!ioapic_initialized;
-	struct mp_ioapic_gsi *gsi_cfg;
-	int idx, ioapic, entries;
-	u32 gsi_end;
-
-	if (!address) {
-		pr_warn("Bogus (zero) I/O APIC address found, skipping!\n");
-		return -EINVAL;
-	}
-
-	for_each_ioapic(ioapic) {
-		if (ioapics[ioapic].mp_config.apicaddr == address) {
-			pr_warn("address 0x%x conflicts with IOAPIC%d\n", address, ioapic);
-			return -EEXIST;
-		}
-	}
-
-	idx = find_free_ioapic_entry();
-	if (idx >= MAX_IO_APICS) {
-		pr_warn("Max # of I/O APICs (%d) exceeded (found %d), skipping\n",
-			MAX_IO_APICS, idx);
-		return -ENOSPC;
-	}
-
-	ioapics[idx].mp_config.type = MP_IOAPIC;
-	ioapics[idx].mp_config.flags = MPC_APIC_USABLE;
-	ioapics[idx].mp_config.apicaddr = address;
-
-	io_apic_set_fixmap(FIX_IO_APIC_BASE_0 + idx, address);
-	if (bad_ioapic_register(idx)) {
-		clear_fixmap(FIX_IO_APIC_BASE_0 + idx);
-		return -ENODEV;
-	}
-
-	ioapics[idx].mp_config.apicid = io_apic_unique_id(idx, id);
-	ioapics[idx].mp_config.apicver = io_apic_get_version(idx);
-
-	/*
-	 * Build basic GSI lookup table to facilitate gsi->io_apic lookups
-	 * and to prevent reprogramming of IOAPIC pins (PCI GSIs).
-	 */
-	entries = io_apic_get_redir_entries(idx);
-	gsi_end = gsi_base + entries - 1;
-	for_each_ioapic(ioapic) {
-		gsi_cfg = mp_ioapic_gsi_routing(ioapic);
-		if ((gsi_base >= gsi_cfg->gsi_base &&
-		     gsi_base <= gsi_cfg->gsi_end) ||
-		    (gsi_end >= gsi_cfg->gsi_base &&
-		     gsi_end <= gsi_cfg->gsi_end)) {
-			pr_warn("GSI range [%u-%u] for new IOAPIC conflicts with GSI[%u-%u]\n",
-				gsi_base, gsi_end, gsi_cfg->gsi_base, gsi_cfg->gsi_end);
-			clear_fixmap(FIX_IO_APIC_BASE_0 + idx);
-			return -ENOSPC;
-		}
-	}
-	gsi_cfg = mp_ioapic_gsi_routing(idx);
-	gsi_cfg->gsi_base = gsi_base;
-	gsi_cfg->gsi_end = gsi_end;
-
-	ioapics[idx].irqdomain = NULL;
-	ioapics[idx].irqdomain_cfg = *cfg;
-
-	/*
-	 * If mp_register_ioapic() is called during early boot stage when
-	 * walking ACPI/DT tables, it's too early to create irqdomain,
-	 * we are still using bootmem allocator. So delay it to setup_IO_APIC().
-	 */
-	if (hotplug) {
-		if (mp_irqdomain_create(idx)) {
-			clear_fixmap(FIX_IO_APIC_BASE_0 + idx);
-			return -ENOMEM;
-		}
-		alloc_ioapic_saved_registers(idx);
-	}
-
-	if (gsi_cfg->gsi_end >= gsi_top)
-		gsi_top = gsi_cfg->gsi_end + 1;
-	if (nr_ioapics <= idx)
-		nr_ioapics = idx + 1;
-
-	/* Set nr_registers to mark entry present */
-	ioapics[idx].nr_registers = entries;
-
-	pr_info("IOAPIC[%d]: apic_id %d, version %d, address 0x%x, GSI %d-%d\n",
-		idx, mpc_ioapic_id(idx), mpc_ioapic_ver(idx), mpc_ioapic_addr(idx),
-		gsi_cfg->gsi_base, gsi_cfg->gsi_end);
-
-	return 0;
-}
-
-int mp_unregister_ioapic(u32 gsi_base)
-{
-	int ioapic, pin;
-	int found = 0;
-
-	for_each_ioapic(ioapic) {
-		if (ioapics[ioapic].gsi_config.gsi_base == gsi_base) {
-			found = 1;
-			break;
-		}
-	}
-
-	if (!found) {
-		pr_warn("can't find IOAPIC for GSI %d\n", gsi_base);
-		return -ENODEV;
-	}
-
-	for_each_pin(ioapic, pin) {
-		u32 gsi = mp_pin_to_gsi(ioapic, pin);
-		int irq = mp_map_gsi_to_irq(gsi, 0, NULL);
-		struct mp_chip_data *data;
-
-		if (irq >= 0) {
-			data = irq_get_chip_data(irq);
-			if (data && data->count) {
-				pr_warn("pin%d on IOAPIC%d is still in use.\n",	pin, ioapic);
-				return -EBUSY;
-			}
-		}
-	}
-
-	/* Mark entry not present */
-	ioapics[ioapic].nr_registers  = 0;
-	ioapic_destroy_irqdomain(ioapic);
-	free_ioapic_saved_registers(ioapic);
-	if (ioapics[ioapic].iomem_res)
-		release_resource(ioapics[ioapic].iomem_res);
-	clear_fixmap(FIX_IO_APIC_BASE_0 + ioapic);
-	memset(&ioapics[ioapic], 0, sizeof(ioapics[ioapic]));
-
-	return 0;
-}
-
-int mp_ioapic_registered(u32 gsi_base)
-{
-	int ioapic;
+			ioapics[idx].mp_config.apicid = io_apic_unique_id(idx, id);
+			ioapics[idx].mp_config.apicver = io_apic_get_version(idx);
 
-	for_each_ioapic(ioapic)
-		if (ioapics[ioapic].gsi_config.gsi_base == gsi_base)
-			return 1;
+			/*
+			 * Build basic GSI lookup table to facilitate gsi->io_apic lookups
+			 * and to prevent reprogramming of IOAPIC pins (PCI GSIs).
+			 */
+			entries = io_apic_get_redir_entries(idx);
+			gsi_end = gsi_base + entries - 1;
+			for_each_ioapic(ioapic) {
+				gsi_cfg = mp_ioapic_gsi_routing(ioapic);
+				if ((gsi_base >= gsi_cfg->gsi_base &&
+					gsi_base <= gsi_cfg->gsi_end) ||
+					(gsi_end >= gsi_cfg->gsi_base &&
+					gsi_end <= gsi_cfg->gsi_end)) {
+					pr_warn("GSI range [%u-%u] for new IOAPIC conflicts with GSI[%u-%u]\n",
+							gsi_base, gsi_end, gsi_cfg->gsi_base, gsi_cfg->gsi_end);
+					clear_fixmap(FIX_IO_APIC_BASE_0 + idx);
+				return -ENOSPC;
+					}
+			}
+			gsi_cfg = mp_ioapic_gsi_routing(idx);
+			gsi_cfg->gsi_base = gsi_base;
+			gsi_cfg->gsi_end = gsi_end;
 
-	return 0;
-}
+			ioapics[idx].irqdomain = NULL;
+			ioapics[idx].irqdomain_cfg = *cfg;
 
-static void mp_irqdomain_get_attr(u32 gsi, struct mp_chip_data *data,
-				  struct irq_alloc_info *info)
-{
-	if (info && info->ioapic.valid) {
-		data->is_level = info->ioapic.is_level;
-		data->active_low = info->ioapic.active_low;
-	} else if (__acpi_get_override_irq(gsi, &data->is_level, &data->active_low) < 0) {
-		/* PCI interrupts are always active low level triggered. */
-		data->is_level = true;
-		data->active_low = true;
-	}
-}
+			/*
+			 * If mp_register_ioapic() is called during early boot stage when
+			 * walking ACPI/DT tables, it's too early to create irqdomain,
+			 * we are still using bootmem allocator. So delay it to setup_IO_APIC().
+			 */
+			if (hotplug) {
+				if (mp_irqdomain_create(idx)) {
+					clear_fixmap(FIX_IO_APIC_BASE_0 + idx);
+					return -ENOMEM;
+				}
+				alloc_ioapic_saved_registers(idx);
+			}
 
-/*
- * Configure the I/O-APIC specific fields in the routing entry.
- *
- * This is important to setup the I/O-APIC specific bits (is_level,
- * active_low, masked) because the underlying parent domain will only
- * provide the routing information and is oblivious of the I/O-APIC
- * specific bits.
- *
- * The entry is just preconfigured at this point and not written into the
- * RTE. This happens later during activation which will fill in the actual
- * routing information.
- */
-static void mp_preconfigure_entry(struct mp_chip_data *data)
-{
-	struct IO_APIC_route_entry *entry = &data->entry;
-
-	memset(entry, 0, sizeof(*entry));
-	entry->is_level		 = data->is_level;
-	entry->active_low	 = data->active_low;
-	/*
-	 * Mask level triggered irqs. Edge triggered irqs are masked
-	 * by the irq core code in case they fire.
-	 */
-	entry->masked		= data->is_level;
-}
-
-int mp_irqdomain_alloc(struct irq_domain *domain, unsigned int virq,
-		       unsigned int nr_irqs, void *arg)
-{
-	struct irq_alloc_info *info = arg;
-	struct mp_chip_data *data;
-	struct irq_data *irq_data;
-	int ret, ioapic, pin;
-	unsigned long flags;
-
-	if (!info || nr_irqs > 1)
-		return -EINVAL;
-	irq_data = irq_domain_get_irq_data(domain, virq);
-	if (!irq_data)
-		return -EINVAL;
-
-	ioapic = mp_irqdomain_ioapic_idx(domain);
-	pin = info->ioapic.pin;
-	if (irq_find_mapping(domain, (irq_hw_number_t)pin) > 0)
-		return -EEXIST;
-
-	data = kzalloc(sizeof(*data), GFP_KERNEL);
-	if (!data)
-		return -ENOMEM;
-
-	ret = irq_domain_alloc_irqs_parent(domain, virq, nr_irqs, info);
-	if (ret < 0)
-		goto free_data;
-
-	INIT_LIST_HEAD(&data->irq_2_pin);
-	irq_data->hwirq = info->ioapic.pin;
-	irq_data->chip = (domain->parent == x86_vector_domain) ?
-			  &ioapic_chip : &ioapic_ir_chip;
-	irq_data->chip_data = data;
-	mp_irqdomain_get_attr(mp_pin_to_gsi(ioapic, pin), data, info);
-
-	if (!add_pin_to_irq_node(data, ioapic_alloc_attr_node(info), ioapic, pin)) {
-		ret = -ENOMEM;
-		goto free_irqs;
-	}
-
-	mp_preconfigure_entry(data);
-	mp_register_handler(virq, data->is_level);
-
-	local_irq_save(flags);
-	if (virq < nr_legacy_irqs())
-		legacy_pic->mask(virq);
-	local_irq_restore(flags);
-
-	apic_pr_verbose("IOAPIC[%d]: Preconfigured routing entry (%d-%d -> IRQ %d Level:%i ActiveLow:%i)\n",
-			ioapic, mpc_ioapic_id(ioapic), pin, virq, data->is_level, data->active_low);
-	return 0;
-
-free_irqs:
-	irq_domain_free_irqs_parent(domain, virq, nr_irqs);
-free_data:
-	kfree(data);
-	return ret;
-}
-
-void mp_irqdomain_free(struct irq_domain *domain, unsigned int virq,
-		       unsigned int nr_irqs)
-{
-	struct irq_data *irq_data;
-	struct mp_chip_data *data;
-
-	BUG_ON(nr_irqs != 1);
-	irq_data = irq_domain_get_irq_data(domain, virq);
-	if (irq_data && irq_data->chip_data) {
-		data = irq_data->chip_data;
-		__remove_pin_from_irq(data, mp_irqdomain_ioapic_idx(domain), (int)irq_data->hwirq);
-		WARN_ON(!list_empty(&data->irq_2_pin));
-		kfree(irq_data->chip_data);
-	}
-	irq_domain_free_irqs_top(domain, virq, nr_irqs);
-}
-
-int mp_irqdomain_activate(struct irq_domain *domain, struct irq_data *irq_data, bool reserve)
-{
-	guard(raw_spinlock_irqsave)(&ioapic_lock);
-	ioapic_configure_entry(irq_data);
-	return 0;
-}
-
-void mp_irqdomain_deactivate(struct irq_domain *domain,
-			     struct irq_data *irq_data)
-{
-	/* It won't be called for IRQ with multiple IOAPIC pins associated */
-	ioapic_mask_entry(mp_irqdomain_ioapic_idx(domain), (int)irq_data->hwirq);
-}
-
-int mp_irqdomain_ioapic_idx(struct irq_domain *domain)
-{
-	return (int)(long)domain->host_data;
-}
-
-const struct irq_domain_ops mp_ioapic_irqdomain_ops = {
-	.alloc		= mp_irqdomain_alloc,
-	.free		= mp_irqdomain_free,
-	.activate	= mp_irqdomain_activate,
-	.deactivate	= mp_irqdomain_deactivate,
-};
+			if (gsi_cfg->gsi_end >= gsi_top)
+				gsi_top = gsi_cfg->gsi_end + 1;
+			if (nr_ioapics <= idx)
+				nr_ioapics = idx + 1;
+
+			/* Set nr_registers to mark entry present */
+			ioapics[idx].nr_registers = entries;
+
+			pr_info("IOAPIC[%d]: apic_id %d, version %d, address 0x%x, GSI %d-%d\n",
+					idx, mpc_ioapic_id(idx), mpc_ioapic_ver(idx), mpc_ioapic_addr(idx),
+					gsi_cfg->gsi_base, gsi_cfg->gsi_end);
+
+			return 0;
+		}
+
+		int mp_unregister_ioapic(u32 gsi_base)
+		{
+			int ioapic, pin;
+			int found = 0;
+
+			for_each_ioapic(ioapic) {
+				if (ioapics[ioapic].gsi_config.gsi_base == gsi_base) {
+					found = 1;
+					break;
+				}
+			}
+
+			if (!found) {
+				pr_warn("can't find IOAPIC for GSI %d\n", gsi_base);
+				return -ENODEV;
+			}
+
+			for_each_pin(ioapic, pin) {
+				u32 gsi = mp_pin_to_gsi(ioapic, pin);
+				int irq = mp_map_gsi_to_irq(gsi, 0, NULL);
+				struct mp_chip_data *data;
+
+				if (irq >= 0) {
+					data = irq_get_chip_data(irq);
+					if (data && data->count) {
+						pr_warn("pin%d on IOAPIC%d is still in use.\n",	pin, ioapic);
+						return -EBUSY;
+					}
+				}
+			}
+
+			/* Mark entry not present */
+			ioapics[ioapic].nr_registers  = 0;
+			ioapic_destroy_irqdomain(ioapic);
+			free_ioapic_saved_registers(ioapic);
+			if (ioapics[ioapic].iomem_res)
+				release_resource(ioapics[ioapic].iomem_res);
+			clear_fixmap(FIX_IO_APIC_BASE_0 + ioapic);
+			memset(&ioapics[ioapic], 0, sizeof(ioapics[ioapic]));
+
+			return 0;
+		}
+
+		int mp_ioapic_registered(u32 gsi_base)
+		{
+			int ioapic;
+
+			for_each_ioapic(ioapic)
+				if (ioapics[ioapic].gsi_config.gsi_base == gsi_base)
+					return 1;
+
+			return 0;
+		}
+
+		static void mp_irqdomain_get_attr(u32 gsi, struct mp_chip_data *data,
+										  struct irq_alloc_info *info)
+		{
+			if (info && info->ioapic.valid) {
+				data->is_level = info->ioapic.is_level;
+				data->active_low = info->ioapic.active_low;
+			} else if (__acpi_get_override_irq(gsi, &data->is_level, &data->active_low) < 0) {
+				/* PCI interrupts are always active low level triggered. */
+				data->is_level = true;
+				data->active_low = true;
+			}
+		}
+
+		/*
+		 * Configure the I/O-APIC specific fields in the routing entry.
+		 *
+		 * This is important to setup the I/O-APIC specific bits (is_level,
+		 * active_low, masked) because the underlying parent domain will only
+		 * provide the routing information and is oblivious of the I/O-APIC
+		 * specific bits.
+		 *
+		 * The entry is just preconfigured at this point and not written into the
+		 * RTE. This happens later during activation which will fill in the actual
+		 * routing information.
+		 */
+		static void mp_preconfigure_entry(struct mp_chip_data *data)
+		{
+			struct IO_APIC_route_entry *entry = &data->entry;
+
+			memset(entry, 0, sizeof(*entry));
+			entry->is_level		 = data->is_level;
+			entry->active_low	 = data->active_low;
+			/*
+			 * Mask level triggered irqs. Edge triggered irqs are masked
+			 * by the irq core code in case they fire.
+			 */
+			entry->masked		= data->is_level;
+		}
+
+		int mp_irqdomain_alloc(struct irq_domain *domain, unsigned int virq,
+							   unsigned int nr_irqs, void *arg)
+		{
+			struct irq_alloc_info *info = arg;
+			struct mp_chip_data *data;
+			struct irq_data *irq_data;
+			int ret, ioapic, pin;
+			unsigned long flags;
+
+			if (!info || nr_irqs > 1)
+				return -EINVAL;
+			irq_data = irq_domain_get_irq_data(domain, virq);
+			if (!irq_data)
+				return -EINVAL;
+
+			ioapic = mp_irqdomain_ioapic_idx(domain);
+			pin = info->ioapic.pin;
+			if (irq_find_mapping(domain, (irq_hw_number_t)pin) > 0)
+				return -EEXIST;
+
+			data = kzalloc(sizeof(*data), GFP_KERNEL);
+			if (!data)
+				return -ENOMEM;
+
+			ret = irq_domain_alloc_irqs_parent(domain, virq, nr_irqs, info);
+			if (ret < 0)
+				goto free_data;
+
+			INIT_LIST_HEAD(&data->irq_2_pin);
+			irq_data->hwirq = info->ioapic.pin;
+			irq_data->chip = (domain->parent == x86_vector_domain) ?
+			&ioapic_chip : &ioapic_ir_chip;
+			irq_data->chip_data = data;
+			mp_irqdomain_get_attr(mp_pin_to_gsi(ioapic, pin), data, info);
+
+			if (!add_pin_to_irq_node(data, ioapic_alloc_attr_node(info), ioapic, pin)) {
+				ret = -ENOMEM;
+				goto free_irqs;
+			}
+
+			mp_preconfigure_entry(data);
+			mp_register_handler(virq, data->is_level);
+
+			local_irq_save(flags);
+			if (virq < nr_legacy_irqs())
+				legacy_pic->mask(virq);
+			local_irq_restore(flags);
+
+			apic_pr_verbose("IOAPIC[%d]: Preconfigured routing entry (%d-%d -> IRQ %d Level:%i ActiveLow:%i)\n",
+							ioapic, mpc_ioapic_id(ioapic), pin, virq, data->is_level, data->active_low);
+			return 0;
+
+			free_irqs:
+			irq_domain_free_irqs_parent(domain, virq, nr_irqs);
+			free_data:
+			kfree(data);
+			return ret;
+		}
+
+		void mp_irqdomain_free(struct irq_domain *domain, unsigned int virq,
+							   unsigned int nr_irqs)
+		{
+			struct irq_data *irq_data;
+			struct mp_chip_data *data;
+
+			BUG_ON(nr_irqs != 1);
+			irq_data = irq_domain_get_irq_data(domain, virq);
+			if (irq_data && irq_data->chip_data) {
+				data = irq_data->chip_data;
+				__remove_pin_from_irq(data, mp_irqdomain_ioapic_idx(domain), (int)irq_data->hwirq);
+				WARN_ON(!list_empty(&data->irq_2_pin));
+				kfree(irq_data->chip_data);
+			}
+			irq_domain_free_irqs_top(domain, virq, nr_irqs);
+		}
+
+		int mp_irqdomain_activate(struct irq_domain *domain, struct irq_data *irq_data, bool reserve)
+		{
+			guard(raw_spinlock_irqsave)(&ioapic_lock);
+			ioapic_configure_entry(irq_data);
+			return 0;
+		}
+
+		void mp_irqdomain_deactivate(struct irq_domain *domain,
+									 struct irq_data *irq_data)
+		{
+			/* It won't be called for IRQ with multiple IOAPIC pins associated */
+			ioapic_mask_entry(mp_irqdomain_ioapic_idx(domain), (int)irq_data->hwirq);
+		}
+
+		int mp_irqdomain_ioapic_idx(struct irq_domain *domain)
+		{
+			return (int)(long)domain->host_data;
+		}
+
+		const struct irq_domain_ops mp_ioapic_irqdomain_ops = {
+			.alloc		= mp_irqdomain_alloc,
+			.free		= mp_irqdomain_free,
+			.activate	= mp_irqdomain_activate,
+			.deactivate	= mp_irqdomain_deactivate,
+		};



--- a/kernel/irq/affinity.c	2025-03-13 13:08:08.000000000 +0100
+++ b/kernel/irq/affinity.c	2025-03-22 22:28:35.518663546 +0100
@@ -2,25 +2,912 @@
 /*
  * Copyright (C) 2016 Thomas Gleixner.
  * Copyright (C) 2016-2017 Christoph Hellwig.
+ * Raptor Lake optimizations (C) 2025 ms178.
  */
 #include <linux/interrupt.h>
 #include <linux/kernel.h>
 #include <linux/slab.h>
 #include <linux/cpu.h>
 #include <linux/group_cpus.h>
+#include <linux/cpufreq.h>
+#include <linux/topology.h>
+#include <linux/numa.h>
+#include <linux/overflow.h>
+#ifdef CONFIG_X86
+#include <asm/cpu_device_id.h>
+#include <asm/intel-family.h>
+#include <asm/topology.h>
+#include <asm/cpu.h>
+#include <asm/smp.h>
+#endif
 
+#ifdef CONFIG_X86
+/* Maximum number of cores to handle */
+#define MAX_CORES_PER_NODE 64  /* Increased to handle future processors */
+
+/* Module parameters */
+static bool irq_pcore_affinity = true;
+module_param_named(pcore_affinity, irq_pcore_affinity, bool, 0644);
+MODULE_PARM_DESC(pcore_affinity, "Enable P-core IRQ affinity (default: 1)");
+
+/* Define CPU IDs if not already defined */
+#ifndef INTEL_FAM6_RAPTORLAKE
+#define INTEL_FAM6_RAPTORLAKE 0xB7
+#endif
+
+#ifndef INTEL_FAM6_ALDERLAKE
+#define INTEL_FAM6_ALDERLAKE 0x97
+#endif
+
+#ifndef INTEL_FAM6_ALDERLAKE_L
+#define INTEL_FAM6_ALDERLAKE_L 0x9A
+#endif
+
+/* Core type definition if not available */
+#ifndef X86_CORE_TYPE_INTEL_CORE
+#define X86_CORE_TYPE_INTEL_CORE 1
+#endif
+
+#ifndef X86_CORE_TYPE_INTEL_ATOM
+#define X86_CORE_TYPE_INTEL_ATOM 0
+#endif
+
+/* P-core mask management with proper locking */
+static DEFINE_MUTEX(pcore_mask_lock);
+static struct cpumask pcore_mask;
+static atomic_t pcore_mask_initialized = ATOMIC_INIT(0);
+static int numa_node_for_cpu[NR_CPUS];
+
+/* Store L2 cache domain information */
+static struct cpumask *l2_domain_masks;
+static int l2_domain_count;
+
+/* Cache to store CPU core types: -2 = uninitialized, -1 = not hybrid/unknown, 0 = E-core, 1 = P-core */
+static DEFINE_SPINLOCK(core_type_lock);
+static int cpu_core_type[NR_CPUS] = { [0 ... NR_CPUS-1] = -2 };
+
+/* Frequency heuristic information */
+static unsigned int max_cpu_freq;
+static atomic_t freq_initialized = ATOMIC_INIT(0);
+
+/* L2 core ID cache to avoid recalculation */
+static int l2_core_ids[NR_CPUS];
+static atomic_t l2_ids_initialized = ATOMIC_INIT(0);
+
+/**
+ * hybrid_cpu_detected - Check if system has hybrid CPU architecture
+ *
+ * Detects Intel hybrid architectures like Raptor Lake and Alder Lake.
+ * Result is safely cached for performance.
+ *
+ * Return: true if hybrid CPU detected, false otherwise
+ */
+static bool hybrid_cpu_detected(void)
+{
+	static int is_hybrid = -1;
+	static const struct x86_cpu_id hybrid_ids[] = {
+		{ .family = 6, .model = INTEL_FAM6_RAPTORLAKE,   .driver_data = 0 },
+		{ .family = 6, .model = INTEL_FAM6_ALDERLAKE,    .driver_data = 0 },
+		{ .family = 6, .model = INTEL_FAM6_ALDERLAKE_L,  .driver_data = 0 },
+		{}
+	};
+
+	if (is_hybrid == -1)
+		is_hybrid = x86_match_cpu(hybrid_ids) ? 1 : 0;
+
+	return is_hybrid == 1;
+}
+
+/**
+ * init_freq_info - Initialize frequency information for heuristic detection
+ *
+ * Efficiently calculates and caches maximum CPU frequency for use in core type detection.
+ * Only performs the calculation once for all CPUs.
+ */
+static void init_freq_info(void)
+{
+	unsigned int freq, temp_max = 0;
+	int c;
+
+	/* Only initialize once - avoid unnecessary work */
+	if (atomic_read(&freq_initialized) != 0)
+		return;
+
+	/* Calculate max frequency in a single pass */
+	for_each_online_cpu(c) {
+		freq = cpufreq_quick_get_max(c);
+		if (freq > temp_max)
+			temp_max = freq;
+	}
+
+	/* Atomic update to ensure we only set the value once */
+	if (atomic_cmpxchg(&freq_initialized, 0, 1) == 0)
+		max_cpu_freq = temp_max;
+}
+
+/**
+ * init_l2_core_ids - Pre-calculate L2 domain IDs once
+ *
+ * Pre-computes the L2 domain IDs for all CPUs to avoid expensive
+ * recalculations during L2 domain detection fallback.
+ */
+static void init_l2_core_ids(void)
+{
+	int cpu;
+
+	if (atomic_read(&l2_ids_initialized) != 0)
+		return;
+
+	for_each_possible_cpu(cpu) {
+		if (cpu < NR_CPUS)
+			l2_core_ids[cpu] = topology_physical_package_id(cpu) * 100 + topology_core_id(cpu);
+	}
+
+	atomic_set(&l2_ids_initialized, 1);
+}
+
+/**
+ * get_core_type - Optimized CPU core type detection with caching
+ * @cpu: CPU number to check
+ *
+ * Efficiently determines whether a CPU is a P-core or E-core using three methods
+ * in order of reliability, with results cached for maximum performance.
+ *
+ * Return: 1 for P-core, 0 for E-core, -1 if unknown/not hybrid
+ */
+static int get_core_type(int cpu)
+{
+	int core_type;
+	unsigned long flags;
+
+	/* Validate CPU ID */
+	if (!cpu_possible(cpu))
+		return -1;
+
+	/* Fast path: return cached result if available */
+	if (cpu_core_type[cpu] != -2)
+		return cpu_core_type[cpu];
+
+	/* Early return for non-hybrid CPUs */
+	if (!hybrid_cpu_detected()) {
+		spin_lock_irqsave(&core_type_lock, flags);
+		if (cpu_core_type[cpu] == -2) /* Check again under lock */
+			cpu_core_type[cpu] = -1;
+		core_type = cpu_core_type[cpu];
+		spin_unlock_irqrestore(&core_type_lock, flags);
+		return core_type;
+	}
+
+	/* Method 1: Use official core type if available (most reliable) */
+	#ifdef CONFIG_INTEL_HYBRID_CPU
+	if (cpu_data(cpu).x86_core_type == X86_CORE_TYPE_INTEL_CORE) {
+		spin_lock_irqsave(&core_type_lock, flags);
+		if (cpu_core_type[cpu] == -2)
+			cpu_core_type[cpu] = 1;
+		spin_unlock_irqrestore(&core_type_lock, flags);
+		return 1;  /* P-core */
+	} else if (cpu_data(cpu).x86_core_type == X86_CORE_TYPE_INTEL_ATOM) {
+		spin_lock_irqsave(&core_type_lock, flags);
+		if (cpu_core_type[cpu] == -2)
+			cpu_core_type[cpu] = 0;
+		spin_unlock_irqrestore(&core_type_lock, flags);
+		return 0;  /* E-core */
+	}
+	#endif
+
+	/* Get lock for remaining detection methods */
+	spin_lock_irqsave(&core_type_lock, flags);
+
+	/* Check cache again under lock */
+	if (cpu_core_type[cpu] != -2) {
+		core_type = cpu_core_type[cpu];
+		spin_unlock_irqrestore(&core_type_lock, flags);
+		return core_type;
+	}
+
+	/* Method 2: Thread siblings count (also reliable for Raptor Lake) */
+	const struct cpumask *thread_siblings = topology_sibling_cpumask(cpu);
+	if (thread_siblings && cpumask_weight(thread_siblings) > 1) {
+		cpu_core_type[cpu] = 1;  /* Multiple threads per core = P-core */
+		spin_unlock_irqrestore(&core_type_lock, flags);
+		return 1;
+	}
+
+	/* Release lock for potentially expensive frequency operations */
+	spin_unlock_irqrestore(&core_type_lock, flags);
+
+	/* Initialize frequency info if needed */
+	if (atomic_read(&freq_initialized) == 0)
+		init_freq_info();
+
+	/* Reacquire lock */
+	spin_lock_irqsave(&core_type_lock, flags);
+
+	/* Check cache again after reacquiring lock */
+	if (cpu_core_type[cpu] != -2) {
+		core_type = cpu_core_type[cpu];
+		spin_unlock_irqrestore(&core_type_lock, flags);
+		return core_type;
+	}
+
+	/* Method 3: Frequency-based heuristic (last resort) */
+	if (max_cpu_freq > 0) {
+		unsigned int cpu_freq = cpufreq_quick_get_max(cpu);
+		if (cpu_freq >= max_cpu_freq * 95 / 100) {
+			cpu_core_type[cpu] = 1;  /* Within 5% of max frequency = likely P-core */
+			spin_unlock_irqrestore(&core_type_lock, flags);
+			return 1;
+		} else if (cpu_freq <= max_cpu_freq * 70 / 100) {
+			cpu_core_type[cpu] = 0;  /* Below 70% of max frequency = likely E-core */
+			spin_unlock_irqrestore(&core_type_lock, flags);
+			return 0;
+		}
+	}
+
+	/* Cannot determine reliably */
+	cpu_core_type[cpu] = -1;
+	spin_unlock_irqrestore(&core_type_lock, flags);
+	return -1;
+}
+
+/**
+ * get_cache_shared_mask - Get cache sharing mask for CPU
+ * @cpu: CPU number
+ *
+ * Returns the appropriate cache sharing mask based on core type
+ *
+ * Return: Pointer to cpumask
+ */
+static const struct cpumask *get_cache_shared_mask(int cpu)
+{
+	int core_type = get_core_type(cpu);
+
+	if (core_type == 0) /* E-core */
+		return cpu_l2c_shared_mask(cpu);
+	else if (core_type == 1) /* P-core */
+		return cpu_llc_shared_mask(cpu);
+	else
+		return cpu_llc_shared_mask(cpu); /* Default to LLC */
+}
+
+/**
+ * free_l2_domain_masks - Free L2 domain mask resources
+ *
+ * Helper function to safely clean up L2 domain resources.
+ * Can be called from any context including error paths.
+ */
+static void free_l2_domain_masks(void)
+{
+	mutex_lock(&pcore_mask_lock);
+	if (l2_domain_masks) {
+		kfree(l2_domain_masks);
+		l2_domain_masks = NULL;
+		l2_domain_count = 0;
+	}
+	mutex_unlock(&pcore_mask_lock);
+}
+
+/**
+ * get_pcore_mask - Fill provided mask with performance cores
+ * @dst: Destination cpumask to fill with P-cores
+ *
+ * Thread-safe function to identify performance cores on hybrid CPUs.
+ * Caller must provide the destination buffer.
+ *
+ * Return: 0 on success, negative error code on failure
+ */
+static int get_pcore_mask(struct cpumask *dst)
+{
+	if (!dst)
+		return -EINVAL;
+
+	if (atomic_read_acquire(&pcore_mask_initialized) == 0) {
+		mutex_lock(&pcore_mask_lock);
+		if (atomic_read(&pcore_mask_initialized) == 0) {
+			int cpu;
+			int core_id, prev_core = -1;
+			int siblings = 0;
+			struct cpumask temp_mask;
+
+			cpumask_clear(&pcore_mask);
+			cpumask_clear(&temp_mask);
+
+			/* First try: direct core type detection if available */
+			bool direct_detection = false;
+
+			for_each_possible_cpu(cpu) {
+				int core_type = get_core_type(cpu);
+				if (core_type == 1) {  /* P-core */
+					cpumask_set_cpu(cpu, &pcore_mask);
+					direct_detection = true;
+				}
+				/* Store NUMA node information for each CPU */
+				if (cpu < NR_CPUS)
+					numa_node_for_cpu[cpu] = cpu_to_node(cpu);
+			}
+
+			/* If direct detection didn't work, use heuristics */
+			if (!direct_detection) {
+				/* Second try: count siblings per core to identify P-cores */
+				for_each_online_cpu(cpu) {
+					core_id = topology_core_id(cpu);
+
+					/* Check if this is a new core */
+					if (core_id != prev_core) {
+						/* New core encountered */
+						if (prev_core != -1) {
+							/* Process previous core */
+							if (siblings >= 2) {
+								/* Previous core had hyperthreading - likely a P-core */
+								cpumask_or(&pcore_mask, &pcore_mask, &temp_mask);
+							}
+							cpumask_clear(&temp_mask);
+						}
+
+						prev_core = core_id;
+						siblings = 1;
+						cpumask_set_cpu(cpu, &temp_mask);
+					} else {
+						/* Another sibling of the current core */
+						siblings++;
+						cpumask_set_cpu(cpu, &temp_mask);
+					}
+				}
+
+				/* Handle the last core */
+				if (prev_core != -1 && siblings >= 2) {
+					cpumask_or(&pcore_mask, &pcore_mask, &temp_mask);
+				}
+
+				/* Third try: find fastest cores by frequency */
+				if (cpumask_empty(&pcore_mask)) {
+					unsigned int max_freq = 0;
+					int max_freq_cpu = -1;
+
+					for_each_online_cpu(cpu) {
+						unsigned int freq = cpufreq_quick_get_max(cpu);
+						if (freq > max_freq && freq > 0) {
+							max_freq = freq;
+							max_freq_cpu = cpu;
+						}
+					}
+
+					if (max_freq_cpu >= 0 && max_freq > 0) {
+						/* Use cores with the same max frequency (within 5%) */
+						unsigned int threshold = max_freq * 95 / 100;
+
+						for_each_online_cpu(cpu) {
+							unsigned int freq = cpufreq_quick_get_max(cpu);
+							if (freq >= threshold && freq > 0)
+								cpumask_set_cpu(cpu, &pcore_mask);
+						}
+					}
+				}
+			}
+
+			/* Fallback to all CPUs if still no cores identified */
+			if (cpumask_empty(&pcore_mask))
+				cpumask_copy(&pcore_mask, cpu_online_mask);
+
+			/* Memory barrier before setting initialized flag */
+			smp_wmb();
+			atomic_set(&pcore_mask_initialized, 1);
+		}
+		mutex_unlock(&pcore_mask_lock);
+	}
+
+	mutex_lock(&pcore_mask_lock);
+	cpumask_copy(dst, &pcore_mask);
+	mutex_unlock(&pcore_mask_lock);
+
+	return 0;
+}
+
+/**
+ * identify_l2_domains - Optimized L2 cache domain detection
+ * @p_core_mask: Mask of P-cores to analyze
+ *
+ * Maps L2 cache sharing domains on Raptor Lake with optimized fallback mechanism.
+ * Pre-calculates L2 core IDs to avoid expensive operations in inner loops.
+ *
+ * Return: 0 on success, negative error code on failure
+ */
+static int identify_l2_domains(struct cpumask *p_core_mask)
+{
+	int i, cpu;
+	bool using_fallback = false;
+	int total_cpus;
+
+	/* Validate input */
+	if (!p_core_mask || cpumask_empty(p_core_mask)) {
+		pr_warn("Empty P-core mask provided\n");
+		return -EINVAL;
+	}
+
+	/* Pre-calculate L2 core IDs if not done already */
+	if (atomic_read(&l2_ids_initialized) == 0)
+		init_l2_core_ids();
+
+	mutex_lock(&pcore_mask_lock);
+
+	/* Clean up existing resources */
+	if (l2_domain_masks) {
+		kfree(l2_domain_masks);
+		l2_domain_masks = NULL;
+		l2_domain_count = 0;
+	}
+
+	/* Allocate memory with bounds check */
+	if (MAX_CORES_PER_NODE == 0) {
+		mutex_unlock(&pcore_mask_lock);
+		pr_err("Invalid MAX_CORES_PER_NODE value\n");
+		return -EINVAL;
+	}
+
+	l2_domain_masks = kcalloc(MAX_CORES_PER_NODE, sizeof(struct cpumask), GFP_KERNEL);
+	if (!l2_domain_masks) {
+		mutex_unlock(&pcore_mask_lock);
+		pr_warn("Failed to allocate L2 domain masks\n");
+		return -ENOMEM;
+	}
+
+	l2_domain_count = 0;
+
+	/* Primary detection: use cache topology more efficiently */
+	for_each_cpu(cpu, p_core_mask) {
+		const struct cpumask *shared_mask = get_cache_shared_mask(cpu);
+		bool found = false;
+
+		/* Validate mask */
+		if (!shared_mask || cpumask_empty(shared_mask) ||
+			cpumask_weight(shared_mask) > MAX_CORES_PER_NODE/2) {
+			using_fallback = true;
+		continue;
+			}
+
+			/* Skip CPUs already in a domain to avoid redundant checks */
+			for (i = 0; i < l2_domain_count; i++) {
+				if (cpumask_test_cpu(cpu, &l2_domain_masks[i])) {
+					found = true;
+					break;
+				}
+			}
+			if (found)
+				continue;
+
+		/* Check if domain already exists */
+		for (i = 0; i < l2_domain_count; i++) {
+			if (cpumask_equal(&l2_domain_masks[i], shared_mask)) {
+				found = true;
+				break;
+			}
+		}
+
+		/* Add new domain if needed */
+		if (!found && l2_domain_count < MAX_CORES_PER_NODE) {
+			cpumask_copy(&l2_domain_masks[l2_domain_count], shared_mask);
+			l2_domain_count++;
+		}
+	}
+
+	/* Optimized fallback: use pre-calculated L2 IDs */
+	if (l2_domain_count == 0 || using_fallback) {
+		/* Use a more efficient approach with a hash table-like structure */
+		int l2_id_max = 0;
+		int l2_id, dom_idx;
+		int *id_to_domain = NULL;
+
+		/* Reset domain count */
+		l2_domain_count = 0;
+
+		/* Find maximum L2 ID */
+		for_each_cpu(cpu, p_core_mask) {
+			if (cpu < NR_CPUS && l2_core_ids[cpu] > l2_id_max)
+				l2_id_max = l2_core_ids[cpu];
+		}
+
+		/* Create mapping array (+1 for zero-based indexing) */
+		id_to_domain = kcalloc(l2_id_max + 1, sizeof(int), GFP_KERNEL);
+		if (!id_to_domain) {
+			kfree(l2_domain_masks);  /* Free previously allocated memory */
+			l2_domain_masks = NULL;
+			mutex_unlock(&pcore_mask_lock);
+			return -ENOMEM;
+		}
+
+		/* Initialize all entries to -1 (no domain) */
+		for (i = 0; i <= l2_id_max; i++)
+			id_to_domain[i] = -1;
+
+		/* One-pass domain assignment using direct mapping */
+		for_each_cpu(cpu, p_core_mask) {
+			if (cpu < NR_CPUS) {
+				l2_id = l2_core_ids[cpu];
+
+				/* Check bounds */
+				if (l2_id < 0 || l2_id > l2_id_max)
+					continue;
+
+				dom_idx = id_to_domain[l2_id];
+
+				if (dom_idx == -1) {
+					/* Create new domain */
+					if (l2_domain_count < MAX_CORES_PER_NODE) {
+						dom_idx = l2_domain_count++;
+						id_to_domain[l2_id] = dom_idx;
+						cpumask_clear(&l2_domain_masks[dom_idx]);
+					} else {
+						continue;  /* Too many domains */
+					}
+				}
+
+				/* Add CPU to domain */
+				cpumask_set_cpu(cpu, &l2_domain_masks[dom_idx]);
+			}
+		}
+
+		kfree(id_to_domain);
+	}
+
+	/* Verify all CPUs were assigned */
+	total_cpus = 0;
+	for (i = 0; i < l2_domain_count; i++)
+		total_cpus += cpumask_weight(&l2_domain_masks[i]);
+
+	if (total_cpus < cpumask_weight(p_core_mask)) {
+		pr_warn("L2 domain detection incomplete: %d/%d CPUs\n",
+				total_cpus, cpumask_weight(p_core_mask));
+	}
+
+	mutex_unlock(&pcore_mask_lock);
+	return l2_domain_count > 0 ? 0 : -ENODATA;
+}
+
+/**
+ * group_cpus_hybrid_first - Distribute IRQs with hybrid CPU awareness
+ * @num_grps: Number of groups to create
+ *
+ * Creates CPU groups optimized for IRQ distribution on hybrid CPUs.
+ * Prioritizes P-cores and considers cache topology for performance.
+ *
+ * Return: Array of CPU masks or NULL on failure
+ */
+static struct cpumask *group_cpus_hybrid_first(unsigned int num_grps)
+{
+	struct cpumask p_core_copy;
+	struct cpumask *result = NULL;
+	struct cpumask e_cores_mask;
+	DECLARE_BITMAP(assigned, NR_CPUS);
+	int i, j, cpu, grp_idx = 0;
+	int ret;
+
+	if (!num_grps)
+		return NULL;
+
+	if (!irq_pcore_affinity || !hybrid_cpu_detected())
+		return group_cpus_evenly(num_grps);
+
+	/* Get P-cores using our improved function */
+	cpumask_clear(&p_core_copy);
+	ret = get_pcore_mask(&p_core_copy);
+	if (ret || cpumask_empty(&p_core_copy))
+		return group_cpus_evenly(num_grps);
+
+	/* Create result masks */
+	result = kcalloc(num_grps, sizeof(struct cpumask), GFP_KERNEL);
+	if (!result)
+		return group_cpus_evenly(num_grps);
+
+	/* Clear all result masks */
+	for (i = 0; i < num_grps; i++)
+		cpumask_clear(&result[i]);
+
+	/* Identify E-cores */
+	bitmap_zero(assigned, NR_CPUS);
+	cpumask_andnot(&e_cores_mask, cpu_online_mask, &p_core_copy);
+
+	/* Identify L2 domains */
+	ret = identify_l2_domains(&p_core_copy);
+	if (ret) {
+		/* Fall back to simple distribution on error */
+		int cores = cpumask_weight(&p_core_copy);
+		int cores_per_group = cores / num_grps;
+		int extra = cores % num_grps;
+
+		for (i = 0; i < num_grps; i++) {
+			int count = 0;
+			int cores_this_group = cores_per_group + (i < extra ? 1 : 0);
+
+			for_each_cpu(cpu, &p_core_copy) {
+				if (!test_bit(cpu, assigned) && count < cores_this_group) {
+					cpumask_set_cpu(cpu, &result[i]);
+					set_bit(cpu, assigned);
+					count++;
+				}
+			}
+		}
+	} else {
+		/* Cache-aware distribution */
+		int total_cores = 0;
+		for (i = 0; i < l2_domain_count; i++)
+			total_cores += cpumask_weight(&l2_domain_masks[i]);
+
+		/* Distribute domains proportionally */
+		for (i = 0; i < l2_domain_count && grp_idx < num_grps; i++) {
+			int domain_cores = cpumask_weight(&l2_domain_masks[i]);
+			if (domain_cores == 0)
+				continue;
+
+			/* Calculate groups for this domain */
+			int grps_for_domain = 1;
+			if (total_cores > 0) {
+				grps_for_domain = (num_grps * domain_cores + total_cores - 1) / total_cores;
+				grps_for_domain = min_t(int, grps_for_domain, num_grps - grp_idx);
+			}
+			grps_for_domain = max(1, grps_for_domain);
+
+			/* Calculate cores per group */
+			int cores_per_domain_group = domain_cores / grps_for_domain;
+			int domain_extra = domain_cores % grps_for_domain;
+
+			/* Distribute cores */
+			for (j = 0; j < grps_for_domain && grp_idx < num_grps; j++, grp_idx++) {
+				int cores_this_group = cores_per_domain_group + (j < domain_extra ? 1 : 0);
+				int count = 0;
+
+				for_each_cpu(cpu, &l2_domain_masks[i]) {
+					if (count >= cores_this_group)
+						break;
+					if (!test_bit(cpu, assigned)) {
+						cpumask_set_cpu(cpu, &result[grp_idx]);
+						set_bit(cpu, assigned);
+						count++;
+					}
+				}
+			}
+		}
+	}
+
+	/* Handle E-cores for remaining groups */
+	if (grp_idx < num_grps && !cpumask_empty(&e_cores_mask)) {
+		int e_cores = cpumask_weight(&e_cores_mask);
+		int cores_per_group = e_cores / (num_grps - grp_idx);
+		int extra = e_cores % (num_grps - grp_idx);
+
+		for (i = grp_idx; i < num_grps; i++) {
+			int count = 0;
+			int target = cores_per_group + (i - grp_idx < extra ? 1 : 0);
+
+			for_each_cpu(cpu, &e_cores_mask) {
+				if (count >= target)
+					break;
+				if (!test_bit(cpu, assigned)) {
+					cpumask_set_cpu(cpu, &result[i]);
+					set_bit(cpu, assigned);
+					count++;
+				}
+			}
+		}
+	}
+
+	/* NUMA-aware rebalancing for empty groups */
+	for (i = 0; i < num_grps; i++) {
+		if (cpumask_empty(&result[i])) {
+			/* Find best donor CPU from a group with multiple CPUs */
+			int donor_cpu = -1;
+			int donor_group = -1;
+			int best_score = -1;
+			int target_node = -1;
+			unsigned int j_start, j_end;
+
+			/* Calculate bounds safely without signedness issues */
+			j_start = (i > 0) ? (i - 1) : 0;
+			j_end = (i + 1 < num_grps) ? (i + 1) : i;
+
+			/* Identify target NUMA node if possible */
+			for (j = j_start; j <= j_end; j++) {
+				if (j != i && cpumask_weight(&result[j]) > 0) {
+					int temp_cpu = cpumask_first(&result[j]);
+					if (temp_cpu < NR_CPUS) {
+						target_node = numa_node_for_cpu[temp_cpu];
+						break;
+					}
+				}
+			}
+
+			/* Find groups with multiple CPUs */
+			for (j = 0; j < num_grps; j++) {
+				if (cpumask_weight(&result[j]) > 1) {
+					/* Evaluate each CPU as potential donor */
+					for_each_cpu(cpu, &result[j]) {
+						int score = 0;
+						int cpu_node = (cpu < NR_CPUS) ? numa_node_for_cpu[cpu] : -1;
+						int core_type = get_core_type(cpu);
+						const struct cpumask *cache_mask;
+						int cache_siblings = 0;
+						int numa_siblings = 0;
+						int sibling;
+
+						/* NUMA locality is highest priority */
+						if (target_node >= 0 && cpu_node == target_node)
+							score += 1000;
+
+						/* Core type considerations - prefer donating E-cores */
+						if (core_type == 0)
+							score += 500;
+
+						/* Cache topology considerations */
+						cache_mask = get_cache_shared_mask(cpu);
+						for_each_cpu(sibling, &result[j]) {
+							if (sibling != cpu) {
+								if (cache_mask && cpumask_test_cpu(sibling, cache_mask))
+									cache_siblings++;
+								if (cpu_node >= 0 && sibling < NR_CPUS &&
+									numa_node_for_cpu[sibling] == cpu_node)
+									numa_siblings++;
+							}
+						}
+
+						/* Prefer CPUs with more siblings left behind in same group */
+						score += cache_siblings * 10;
+						score += numa_siblings * 50;
+
+						if (score > best_score) {
+							best_score = score;
+							donor_cpu = cpu;
+							donor_group = j;
+						}
+					}
+				}
+			}
+
+			if (donor_group >= 0 && donor_cpu >= 0) {
+				cpumask_clear_cpu(donor_cpu, &result[donor_group]);
+				cpumask_set_cpu(donor_cpu, &result[i]);
+			} else {
+				/* Last resort: fall back to standard distribution */
+				kfree(result);
+				return group_cpus_evenly(num_grps);
+			}
+		}
+	}
+
+	return result;
+}
+
+/**
+ * pcore_cpu_notify - Optimized CPU hotplug notification handler
+ * @cpu: CPU number that changed state
+ *
+ * Efficiently handles CPU hotplug events with minimal blocking.
+ * Uses trylock where appropriate to avoid stalling critical paths.
+ *
+ * Return: 0 on success, negative error code on failure
+ */
+static int pcore_cpu_notify(unsigned int cpu)
+{
+	if (cpu >= NR_CPUS) {
+		pr_warn("pcore_cpu_notify: cpu %u out of range\n", cpu);
+		return -EINVAL;
+	}
+
+	/* Update NUMA node info (doesn't require lock) */
+	numa_node_for_cpu[cpu] = cpu_to_node(cpu);
+
+	/* Reset initialized flags to force recalculation */
+	atomic_set(&pcore_mask_initialized, 0);
+	atomic_set(&freq_initialized, 0);
+	atomic_set(&l2_ids_initialized, 0);
+
+	/* Reset core type cache for changed CPU */
+	spin_lock(&core_type_lock);
+	cpu_core_type[cpu] = -2;
+	spin_unlock(&core_type_lock);
+
+	/* Try to clean up L2 domain information without blocking critical paths */
+	if (mutex_trylock(&pcore_mask_lock)) {
+		if (l2_domain_masks) {
+			kfree(l2_domain_masks);
+			l2_domain_masks = NULL;
+			l2_domain_count = 0;
+		}
+		mutex_unlock(&pcore_mask_lock);
+	}
+
+	return 0;
+}
+
+/**
+ * hybrid_irq_tuning_exit - Module exit function
+ *
+ * Cleans up all resources and restores system state when module is unloaded.
+ */
+static void __exit hybrid_irq_tuning_exit(void)
+{
+	if (!hybrid_cpu_detected() || !irq_pcore_affinity)
+		return;
+
+	/* Remove hotplug callback */
+	cpuhp_remove_state_nocalls(CPUHP_AP_ONLINE_DYN);
+
+	/* Free all resources */
+	free_l2_domain_masks();
+
+	/* Reset state */
+	atomic_set(&pcore_mask_initialized, 0);
+}
+
+/**
+ * hybrid_irq_tuning - Module initialization function
+ *
+ * Sets up hybrid CPU optimization for IRQ affinity on Raptor Lake
+ * and similar hybrid architectures.
+ *
+ * Return: 0 on success, negative error code on failure
+ */
+static int __init hybrid_irq_tuning(void)
+{
+	int ret = 0, cpu;
+	struct cpumask pcore_copy;
+
+	if (!hybrid_cpu_detected() || !irq_pcore_affinity)
+		return 0;
+
+	/* Initialize NUMA node mapping with bounds checking */
+	for_each_possible_cpu(cpu) {
+		if (cpu < NR_CPUS)
+			numa_node_for_cpu[cpu] = cpu_to_node(cpu);
+	}
+
+	/* Pre-initialize L2 core IDs */
+	init_l2_core_ids();
+
+	/* Pre-initialize frequency information */
+	init_freq_info();
+
+	/* Register CPU hotplug callback */
+	ret = cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, "irq/pcore_affinity:online",
+							pcore_cpu_notify, pcore_cpu_notify);
+	if (ret < 0) {
+		pr_err("Failed to register CPU hotplug callback: %d\n", ret);
+		return ret;
+	}
+
+	/* Get P-core mask and apply to default affinity */
+	cpumask_clear(&pcore_copy);
+	ret = get_pcore_mask(&pcore_copy);
+	if (ret < 0) {
+		pr_warn("Failed to get P-core mask: %d\n", ret);
+		/* Continue anyway - will use default affinity */
+	} else if (!cpumask_empty(&pcore_copy)) {
+		cpumask_copy(irq_default_affinity, &pcore_copy);
+	}
+
+	return 0;
+}
+core_initcall(hybrid_irq_tuning);
+module_exit(hybrid_irq_tuning_exit);
+#endif /* CONFIG_X86 */
+
+/* Preserve original algorithm with safety checks */
 static void default_calc_sets(struct irq_affinity *affd, unsigned int affvecs)
 {
+	if (!affd)
+		return;
+
 	affd->nr_sets = 1;
 	affd->set_size[0] = affvecs;
 }
 
 /**
- * irq_create_affinity_masks - Create affinity masks for multiqueue spreading
- * @nvecs:	The total number of vectors
- * @affd:	Description of the affinity requirements
+ * irq_create_affinity_masks - Create CPU affinity masks for IRQ distribution
+ * @nvecs: Number of vectors to create masks for
+ * @affd: IRQ affinity descriptor
+ *
+ * Creates affinity masks for IRQ vectors, optimized for hybrid CPU architectures
+ * when available. Includes proper bounds checking and error handling.
  *
- * Returns the irq_affinity_desc pointer or NULL if allocation failed.
+ * Return: Array of affinity descriptors or NULL on failure
  */
 struct irq_affinity_desc *
 irq_create_affinity_masks(unsigned int nvecs, struct irq_affinity *affd)
@@ -28,31 +915,22 @@ irq_create_affinity_masks(unsigned int n
 	unsigned int affvecs, curvec, usedvecs, i;
 	struct irq_affinity_desc *masks = NULL;
 
-	/*
-	 * Determine the number of vectors which need interrupt affinities
-	 * assigned. If the pre/post request exhausts the available vectors
-	 * then nothing to do here except for invoking the calc_sets()
-	 * callback so the device driver can adjust to the situation.
-	 */
+	if (!affd)
+		return NULL;
+
 	if (nvecs > affd->pre_vectors + affd->post_vectors)
 		affvecs = nvecs - affd->pre_vectors - affd->post_vectors;
 	else
 		affvecs = 0;
 
-	/*
-	 * Simple invocations do not provide a calc_sets() callback. Install
-	 * the generic one.
-	 */
 	if (!affd->calc_sets)
 		affd->calc_sets = default_calc_sets;
 
-	/* Recalculate the sets */
 	affd->calc_sets(affd, affvecs);
 
 	if (WARN_ON_ONCE(affd->nr_sets > IRQ_AFFINITY_MAX_SETS))
 		return NULL;
 
-	/* Nothing to assign? */
 	if (!affvecs)
 		return NULL;
 
@@ -60,41 +938,53 @@ irq_create_affinity_masks(unsigned int n
 	if (!masks)
 		return NULL;
 
-	/* Fill out vectors at the beginning that don't need affinity */
-	for (curvec = 0; curvec < affd->pre_vectors; curvec++)
+	/* Set pre-vectors to default affinity */
+	for (curvec = 0; curvec < affd->pre_vectors && curvec < nvecs; curvec++)
 		cpumask_copy(&masks[curvec].mask, irq_default_affinity);
 
-	/*
-	 * Spread on present CPUs starting from affd->pre_vectors. If we
-	 * have multiple sets, build each sets affinity mask separately.
-	 */
-	for (i = 0, usedvecs = 0; i < affd->nr_sets; i++) {
+	/* Distribute vectors according to set sizes */
+	for (i = 0, usedvecs = 0, curvec = affd->pre_vectors;
+		 i < affd->nr_sets && curvec < nvecs; i++) {
 		unsigned int this_vecs = affd->set_size[i];
-		int j;
-		struct cpumask *result = group_cpus_evenly(this_vecs);
+	struct cpumask *result = NULL;
+	int j;
+
+	if (this_vecs == 0)
+		continue;
+
+		#ifdef CONFIG_X86
+		if (hybrid_cpu_detected() && irq_pcore_affinity)
+			result = group_cpus_hybrid_first(this_vecs);
+		else
+			#endif
+			result = group_cpus_evenly(this_vecs);
 
 		if (!result) {
 			kfree(masks);
 			return NULL;
 		}
 
-		for (j = 0; j < this_vecs; j++)
-			cpumask_copy(&masks[curvec + j].mask, &result[j]);
+		/* Copy result masks to output */
+		for (j = 0; j < this_vecs && (curvec + j) < nvecs; j++) {
+			if (cpumask_empty(&result[j]))
+				cpumask_copy(&masks[curvec + j].mask, irq_default_affinity);
+			else
+				cpumask_copy(&masks[curvec + j].mask, &result[j]);
+		}
+
 		kfree(result);
 
-		curvec += this_vecs;
-		usedvecs += this_vecs;
-	}
+		/* Safely advance counters */
+		unsigned int used = min(this_vecs, nvecs - curvec);
+		curvec += used;
+		usedvecs += used;
+		 }
 
-	/* Fill out vectors at the end that don't need affinity */
-	if (usedvecs >= affvecs)
-		curvec = affd->pre_vectors + affvecs;
-	else
-		curvec = affd->pre_vectors + usedvecs;
-	for (; curvec < nvecs; curvec++)
-		cpumask_copy(&masks[curvec].mask, irq_default_affinity);
+		 /* Set remaining vectors to default affinity */
+		 for (; curvec < nvecs; curvec++)
+			 cpumask_copy(&masks[curvec].mask, irq_default_affinity);
 
-	/* Mark the managed interrupts */
+	/* Mark managed vectors */
 	for (i = affd->pre_vectors; i < nvecs - affd->post_vectors; i++)
 		masks[i].is_managed = 1;
 
@@ -102,27 +992,61 @@ irq_create_affinity_masks(unsigned int n
 }
 
 /**
- * irq_calc_affinity_vectors - Calculate the optimal number of vectors
- * @minvec:	The minimum number of vectors available
- * @maxvec:	The maximum number of vectors available
- * @affd:	Description of the affinity requirements
+ * irq_calc_affinity_vectors - Calculate optimal number of vectors for IRQ affinity
+ * @minvec: Minimum number of vectors
+ * @maxvec: Maximum number of vectors
+ * @affd: IRQ affinity descriptor
+ *
+ * Determines the optimal number of interrupt vectors for the system
+ * based on CPU topology.
+ *
+ * Return: Optimal number of vectors or 0 on failure
  */
 unsigned int irq_calc_affinity_vectors(unsigned int minvec, unsigned int maxvec,
-				       const struct irq_affinity *affd)
+									   const struct irq_affinity *affd)
 {
-	unsigned int resv = affd->pre_vectors + affd->post_vectors;
-	unsigned int set_vecs;
+	unsigned int resv, set_vecs = 0;
+	unsigned int diff;
+
+	if (!affd)
+		return 0;
+
+	resv = affd->pre_vectors + affd->post_vectors;
 
 	if (resv > minvec)
 		return 0;
 
+	/* Check for overflow */
+	if (check_sub_overflow(maxvec, resv, &diff))
+		return 0;
+
 	if (affd->calc_sets) {
-		set_vecs = maxvec - resv;
+		set_vecs = diff;
 	} else {
 		cpus_read_lock();
-		set_vecs = cpumask_weight(cpu_possible_mask);
+		#ifdef CONFIG_X86
+		if (hybrid_cpu_detected() && irq_pcore_affinity) {
+			struct cpumask pcpu_mask;
+			cpumask_clear(&pcpu_mask);
+			if (get_pcore_mask(&pcpu_mask) == 0 && !cpumask_empty(&pcpu_mask)) {
+				set_vecs = cpumask_weight(&pcpu_mask);
+			} else {
+				set_vecs = cpumask_weight(cpu_online_mask);
+			}
+		} else
+			#endif
+			set_vecs = cpumask_weight(cpu_possible_mask);
 		cpus_read_unlock();
 	}
 
-	return resv + min(set_vecs, maxvec - resv);
+	/* Ensure at least one vector */
+	if (set_vecs == 0)
+		set_vecs = 1;
+
+	return resv + min(set_vecs, diff);
 }
+
+/* Module metadata */
+MODULE_LICENSE("GPL");
+MODULE_AUTHOR("Intel Corporation");
+MODULE_DESCRIPTION("Raptor Lake IRQ Affinity Optimizations");



--- a/arch/x86/kernel/cpu/topology.c	2025-03-13 13:08:08.000000000 +0100
+++ b/arch/x86/kernel/cpu/topology.c	2025-03-18 18:59:24.095000486 +0100
@@ -31,6 +31,11 @@
 #include <asm/io_apic.h>
 #include <asm/mpspec.h>
 #include <asm/smp.h>
+#include <asm/cpufeature.h> /* For boot_cpu_has() */
+#if defined(CONFIG_AS_AVX2) && defined(CONFIG_X86_64)
+#include <asm/fpu/api.h>    /* For FPU state management */
+#include <asm/immintrin.h>  /* For AVX2 intrinsics */
+#endif
 
 #include "cpu.h"
 
@@ -45,8 +50,8 @@ EXPORT_EARLY_PER_CPU_SYMBOL(x86_cpu_to_a
 /* Bitmap of physically present CPUs. */
 DECLARE_BITMAP(phys_cpu_present_map, MAX_LOCAL_APIC) __read_mostly;
 
-/* Used for CPU number allocation and parallel CPU bringup */
-u32 cpuid_to_apicid[] __ro_after_init = { [0 ... NR_CPUS - 1] = BAD_APICID, };
+/* Used for CPU number allocation and parallel CPU bringup - cache-line aligned for Raptor Lake */
+u32 __aligned(64) cpuid_to_apicid[] __ro_after_init = { [0 ... NR_CPUS - 1] = BAD_APICID, };
 
 /* Bitmaps to mark registered APICs at each topology domain */
 static struct { DECLARE_BITMAP(map, MAX_LOCAL_APIC); } apic_maps[TOPO_MAX_DOMAIN] __ro_after_init;
@@ -56,18 +61,18 @@ static struct { DECLARE_BITMAP(map, MAX_
  * with 1 as CPU #0 is reserved for the boot CPU.
  */
 static struct {
-	unsigned int		nr_assigned_cpus;
-	unsigned int		nr_disabled_cpus;
-	unsigned int		nr_rejected_cpus;
-	u32			boot_cpu_apic_id;
-	u32			real_bsp_apic_id;
+	unsigned int            nr_assigned_cpus;
+	unsigned int            nr_disabled_cpus;
+	unsigned int            nr_rejected_cpus;
+	u32                     boot_cpu_apic_id;
+	u32                     real_bsp_apic_id;
 } topo_info __ro_after_init = {
-	.nr_assigned_cpus	= 1,
-	.boot_cpu_apic_id	= BAD_APICID,
-	.real_bsp_apic_id	= BAD_APICID,
+	.nr_assigned_cpus       = 1,
+	.boot_cpu_apic_id       = BAD_APICID,
+	.real_bsp_apic_id       = BAD_APICID,
 };
 
-#define domain_weight(_dom)	bitmap_weight(apic_maps[_dom].map, MAX_LOCAL_APIC)
+#define domain_weight(_dom)     bitmap_weight(apic_maps[_dom].map, MAX_LOCAL_APIC)
 
 bool arch_match_cpu_phys_id(int cpu, u64 phys_id)
 {
@@ -95,16 +100,59 @@ static inline u32 topo_apicid(u32 apicid
 	return apicid & (UINT_MAX << x86_topo_system.dom_shifts[dom - 1]);
 }
 
+/*
+ * Optimized lookup function using AVX2 when appropriate.
+ * - Safe for boot-time use due to careful feature detection
+ * - Uses kernel FPU context management for safety
+ * - Falls back to scalar code for smaller datasets or when AVX2 not available
+ */
 static int topo_lookup_cpuid(u32 apic_id)
 {
-	int i;
+	int i = 0;
+
+	#if defined(CONFIG_AS_AVX2) && defined(CONFIG_X86_64)
+	/*
+	 * Use AVX2 for bulk comparison when:
+	 * 1. We have enough elements to justify vector ops (16)
+	 * 2. CPU supports AVX2
+	 * 3. We're not too early in boot (initcalls are safe)
+	 */
+	if (system_state > SYSTEM_BOOTING &&
+		topo_info.nr_assigned_cpus >= 16 &&
+		boot_cpu_has(X86_FEATURE_AVX2)) {
 
-	/* CPU# to APICID mapping is persistent once it is established */
-	for (i = 0; i < topo_info.nr_assigned_cpus; i++) {
-		if (cpuid_to_apicid[i] == apic_id)
-			return i;
+		int result = -ENODEV;  /* Default return value */
+
+		/* Ensure vector instructions can be used safely in kernel context */
+		kernel_fpu_begin();
+
+	__m256i search_val = _mm256_set1_epi32(apic_id);
+
+	/* Process 8 elements at a time */
+	for (; i <= topo_info.nr_assigned_cpus - 8; i += 8) {
+		__m256i data = _mm256_loadu_si256((__m256i*)&cpuid_to_apicid[i]);
+		__m256i cmp = _mm256_cmpeq_epi32(data, search_val);
+		int mask = _mm256_movemask_ps((__m256)cmp);
+
+		if (mask) {
+			result = i + __builtin_ctz(mask);
+			break;
+		}
 	}
-	return -ENODEV;
+
+	kernel_fpu_end();
+
+	if (result != -ENODEV)
+		return result;
+		}
+		#endif
+
+		/* Handle remaining elements with scalar code */
+		for (; i < topo_info.nr_assigned_cpus; i++) {
+			if (cpuid_to_apicid[i] == apic_id)
+				return i;
+		}
+		return -ENODEV;
 }
 
 static __init int topo_get_cpunr(u32 apic_id)
@@ -119,10 +167,10 @@ static __init int topo_get_cpunr(u32 api
 
 static void topo_set_cpuids(unsigned int cpu, u32 apic_id, u32 acpi_id)
 {
-#if defined(CONFIG_SMP) || defined(CONFIG_X86_64)
+	#if defined(CONFIG_SMP) || defined(CONFIG_X86_64)
 	early_per_cpu(x86_cpu_to_apicid, cpu) = apic_id;
 	early_per_cpu(x86_cpu_to_acpiid, cpu) = acpi_id;
-#endif
+	#endif
 	set_cpu_present(cpu, true);
 }
 
@@ -183,7 +231,7 @@ static __init bool check_for_real_bsp(u3
 	}
 
 	pr_warn("Boot CPU APIC ID not the first enumerated APIC ID: %x != %x\n",
-		topo_info.boot_cpu_apic_id, apic_id);
+			topo_info.boot_cpu_apic_id, apic_id);
 
 	if (is_bsp) {
 		/*
@@ -199,22 +247,46 @@ static __init bool check_for_real_bsp(u3
 	topo_info.real_bsp_apic_id = apic_id;
 	return true;
 
-fwbug:
+	fwbug:
 	pr_warn(FW_BUG "APIC enumeration order not specification compliant\n");
 	return false;
 }
 
+/*
+ * Optimized bit counting function leveraging prefetching
+ * based on Intel Raptor Lake optimization guidelines
+ */
 static unsigned int topo_unit_count(u32 lvlid, enum x86_topology_domains at_level,
-				    unsigned long *map)
+									unsigned long *map)
 {
 	unsigned int id, end, cnt = 0;
 
 	/* Calculate the exclusive end */
 	end = lvlid + (1U << x86_topo_system.dom_shifts[at_level]);
 
+	/*
+	 * For larger ranges, use strategic prefetching with Intel-recommended
+	 * prefetch distance (at least 64 bytes ahead)
+	 */
+	if (end - lvlid > 128) {
+		/* Prefetch the bitmap regions we'll be accessing */
+		__builtin_prefetch(&map[lvlid / BITS_PER_LONG], 0, 1);
+		if ((end - 1) / BITS_PER_LONG != lvlid / BITS_PER_LONG)
+			__builtin_prefetch(&map[(end - 1) / BITS_PER_LONG], 0, 1);
+	}
+
 	/* Unfortunately there is no bitmap_weight_range() */
-	for (id = find_next_bit(map, end, lvlid); id < end; id = find_next_bit(map, end, ++id))
+	for (id = find_next_bit(map, end, lvlid); id < end; id = find_next_bit(map, end, ++id)) {
+		/*
+		 * Only prefetch when we're about to cross a word boundary
+		 * Use Intel-recommended prefetch distance (3-7 iterations ahead)
+		 */
+		unsigned long next_word_boundary = (id / BITS_PER_LONG + 1) * BITS_PER_LONG;
+		if (id + 6 >= next_word_boundary && next_word_boundary < end)
+			__builtin_prefetch(&map[next_word_boundary / BITS_PER_LONG], 0, 1);
+
 		cnt++;
+	}
 	return cnt;
 }
 
@@ -246,14 +318,14 @@ static __init void topo_register_apic(u3
 		 * on bare metal. Allow the bogosity in a guest.
 		 */
 		if (hypervisor_is_type(X86_HYPER_NATIVE) &&
-		    topo_unit_count(pkgid, TOPO_PKG_DOMAIN, phys_cpu_present_map)) {
+			topo_unit_count(pkgid, TOPO_PKG_DOMAIN, phys_cpu_present_map)) {
 			pr_info_once("Ignoring hot-pluggable APIC ID %x in present package.\n",
-				     apic_id);
+						 apic_id);
 			topo_info.nr_rejected_cpus++;
-			return;
-		}
+		return;
+			}
 
-		topo_info.nr_disabled_cpus++;
+			topo_info.nr_disabled_cpus++;
 	}
 
 	/*
@@ -267,9 +339,9 @@ static __init void topo_register_apic(u3
 
 /**
  * topology_register_apic - Register an APIC in early topology maps
- * @apic_id:	The APIC ID to set up
- * @acpi_id:	The ACPI ID associated to the APIC
- * @present:	True if the corresponding CPU is present
+ * @apic_id:    The APIC ID to set up
+ * @acpi_id:    The ACPI ID associated to the APIC
+ * @present:    True if the corresponding CPU is present
  */
 void __init topology_register_apic(u32 apic_id, u32 acpi_id, bool present)
 {
@@ -296,7 +368,7 @@ void __init topology_register_apic(u32 a
 
 /**
  * topology_register_boot_apic - Register the boot CPU APIC
- * @apic_id:	The APIC ID to set up
+ * @apic_id:    The APIC ID to set up
  *
  * Separate so CPU #0 can be assigned
  */
@@ -310,17 +382,17 @@ void __init topology_register_boot_apic(
 
 /**
  * topology_get_logical_id - Retrieve the logical ID at a given topology domain level
- * @apicid:		The APIC ID for which to lookup the logical ID
- * @at_level:		The topology domain level to use
+ * @apicid:             The APIC ID for which to lookup the logical ID
+ * @at_level:           The topology domain level to use
  *
  * @apicid must be a full APIC ID, not the normalized variant. It's valid to have
  * all bits below the domain level specified by @at_level to be clear. So both
  * real APIC IDs and backshifted normalized APIC IDs work correctly.
  *
  * Returns:
- *  - >= 0:	The requested logical ID
- *  - -ERANGE:	@apicid is out of range
- *  - -ENODEV:	@apicid is not registered
+ *  - >= 0:     The requested logical ID
+ *  - -ERANGE:  @apicid is out of range
+ *  - -ENODEV:  @apicid is not registered
  */
 int topology_get_logical_id(u32 apicid, enum x86_topology_domains at_level)
 {
@@ -329,8 +401,29 @@ int topology_get_logical_id(u32 apicid,
 
 	if (lvlid >= MAX_LOCAL_APIC)
 		return -ERANGE;
+
+	/*
+	 * Intel recommends prefetching only when data is likely to be accessed
+	 * and not in the cache - bitmap operations have a good chance of locality
+	 */
+	if (lvlid > 128)
+		__builtin_prefetch(&apic_maps[at_level].map[lvlid / BITS_PER_LONG], 0, 1);
+
 	if (!test_bit(lvlid, apic_maps[at_level].map))
 		return -ENODEV;
+
+	/* For larger bitmaps, prefetch strategically for bitmap_weight */
+	if (lvlid > 128) {
+		/* Prefetch first word which is always accessed */
+		__builtin_prefetch(&apic_maps[at_level].map[0], 0, 1);
+
+		/* For larger ranges, also prefetch the last word in the range */
+		if (lvlid > BITS_PER_LONG) {
+			unsigned long last_word = lvlid / BITS_PER_LONG;
+			__builtin_prefetch(&apic_maps[at_level].map[last_word], 0, 1);
+		}
+	}
+
 	/* Get the number of set bits before @lvlid. */
 	return bitmap_weight(apic_maps[at_level].map, lvlid);
 }
@@ -338,9 +431,9 @@ EXPORT_SYMBOL_GPL(topology_get_logical_i
 
 /**
  * topology_unit_count - Retrieve the count of specified units at a given topology domain level
- * @apicid:		The APIC ID which specifies the search range
- * @which_units:	The domain level specifying the units to count
- * @at_level:		The domain level at which @which_units have to be counted
+ * @apicid:             The APIC ID which specifies the search range
+ * @which_units:        The domain level specifying the units to count
+ * @at_level:           The domain level at which @which_units have to be counted
  *
  * This returns the number of possible units according to the enumerated
  * information.
@@ -355,7 +448,7 @@ EXPORT_SYMBOL_GPL(topology_get_logical_i
  * is by definition undefined and the function returns 0.
  */
 unsigned int topology_unit_count(u32 apicid, enum x86_topology_domains which_units,
-				 enum x86_topology_domains at_level)
+								 enum x86_topology_domains at_level)
 {
 	/* Remove the bits below @at_level to get the proper level ID of @apicid */
 	unsigned int lvlid = topo_apicid(apicid, at_level);
@@ -374,8 +467,8 @@ unsigned int topology_unit_count(u32 api
 #ifdef CONFIG_ACPI_HOTPLUG_CPU
 /**
  * topology_hotplug_apic - Handle a physical hotplugged APIC after boot
- * @apic_id:	The APIC ID to set up
- * @acpi_id:	The ACPI ID associated to the APIC
+ * @apic_id:    The APIC ID to set up
+ * @acpi_id:    The ACPI ID associated to the APIC
  */
 int topology_hotplug_apic(u32 apic_id, u32 acpi_id)
 {
@@ -384,6 +477,10 @@ int topology_hotplug_apic(u32 apic_id, u
 	if (apic_id >= MAX_LOCAL_APIC)
 		return -EINVAL;
 
+	/* Strategic prefetching based on Intel guidelines */
+	if (apic_id > 64)
+		__builtin_prefetch(&apic_maps[TOPO_SMT_DOMAIN].map[apic_id / BITS_PER_LONG], 0, 1);
+
 	/* Reject if the APIC ID was not registered during enumeration. */
 	if (!test_bit(apic_id, apic_maps[TOPO_SMT_DOMAIN].map))
 		return -ENODEV;
@@ -400,7 +497,7 @@ int topology_hotplug_apic(u32 apic_id, u
 
 /**
  * topology_hotunplug_apic - Remove a physical hotplugged APIC after boot
- * @cpu:	The CPU number for which the APIC ID is removed
+ * @cpu:        The CPU number for which the APIC ID is removed
  */
 void topology_hotunplug_apic(unsigned int cpu)
 {
@@ -530,13 +627,17 @@ void __init topology_init_possible_cpus(
 	/* Assign CPU numbers to non-present CPUs */
 	for (apicid = 0; disabled; disabled--, apicid++) {
 		apicid = find_next_andnot_bit(apic_maps[TOPO_SMT_DOMAIN].map, phys_cpu_present_map,
-					      MAX_LOCAL_APIC, apicid);
+									  MAX_LOCAL_APIC, apicid);
 		if (apicid >= MAX_LOCAL_APIC)
 			break;
 		cpuid_to_apicid[topo_info.nr_assigned_cpus++] = apicid;
 	}
 
 	for (cpu = 0; cpu < allowed; cpu++) {
+		/* Prefetch data several iterations ahead for systems with many CPUs */
+		if (allowed > 32 && cpu + 8 < allowed)
+			__builtin_prefetch(&cpuid_to_apicid[cpu + 8], 0, 1);
+
 		apicid = cpuid_to_apicid[cpu];
 
 		set_cpu_possible(cpu, true);
@@ -544,6 +645,10 @@ void __init topology_init_possible_cpus(
 		if (apicid == BAD_APICID)
 			continue;
 
+		/* Prefetch bitmap data for upcoming test_bit operation when APIC IDs are larger */
+		if (apicid > 128)
+			__builtin_prefetch(&phys_cpu_present_map[apicid / BITS_PER_LONG], 0, 1);
+
 		cpu_mark_primary_thread(cpu, apicid);
 		set_cpu_present(cpu, test_bit(apicid, phys_cpu_present_map));
 	}


--- a/arch/x86/lib/getuser.S	2025-03-18 16:04:33.928339120 +0100
+++ b/arch/x86/lib/getuser.S	2025-03-18 16:04:43.179011750 +0100
@@ -15,11 +15,11 @@
 /*
  * __get_user_X
  *
- * Inputs:	%[r|e]ax contains the address.
+ * Inputs:      %[r|e]ax contains the address.
  *
- * Outputs:	%[r|e]ax is error code (0 or -EFAULT)
- *		%[r|e]dx contains zero-extended value
- *		%ecx contains the high half for 32-bit __get_user_8
+ * Outputs:     %[r|e]ax is error code (0 or -EFAULT)
+ *              %[r|e]dx contains zero-extended value
+ *              %ecx contains the high half for 32-bit __get_user_8
  *
  *
  * These functions should not modify any other registers,
@@ -35,133 +35,151 @@
 #include <asm/asm.h>
 #include <asm/smap.h>
 
+/* Original speculative execution barrier */
 #define ASM_BARRIER_NOSPEC ALTERNATIVE "", "lfence", X86_FEATURE_LFENCE_RDTSC
 
+/* Improved range check using conditional move (better for Raptor Lake) */
 .macro check_range size:req
 .if IS_ENABLED(CONFIG_X86_64)
-	movq $0x0123456789abcdef,%rdx
+        movq $0x0123456789abcdef,%rdx
   1:
   .pushsection runtime_ptr_USER_PTR_MAX,"a"
-	.long 1b - 8 - .
+        .long 1b - 8 - .
   .popsection
-	cmp %rax, %rdx
-	sbb %rdx, %rdx
-	or %rdx, %rax
+        cmp %rdx, %rax
+        cmova %rdx, %rax
 .else
-	cmp $TASK_SIZE_MAX-\size+1, %eax
-	jae .Lbad_get_user
-	sbb %edx, %edx		/* array_index_mask_nospec() */
-	and %edx, %eax
+        cmp $TASK_SIZE_MAX-\size+1, %eax
+        jae .Lbad_get_user
+        sbb %edx, %edx          /* array_index_mask_nospec() */
+        and %edx, %eax
 .endif
 .endm
 
 .macro UACCESS op src dst
-1:	\op \src,\dst
-	_ASM_EXTABLE_UA(1b, __get_user_handle_exception)
+1:      \op \src,\dst
+        _ASM_EXTABLE_UA(1b, __get_user_handle_exception)
 .endm
 
 
-	.text
+        .text
+        /* Align functions to 32-byte boundaries for better instruction fetching */
+        .p2align 5
 SYM_FUNC_START(__get_user_1)
-	check_range size=1
-	ASM_STAC
-	UACCESS movzbl (%_ASM_AX),%edx
-	xor %eax,%eax
-	ASM_CLAC
-	RET
+        check_range size=1
+        ASM_STAC
+        UACCESS movzbl (%_ASM_AX),%edx
+        xor %eax,%eax
+        ASM_CLAC
+        RET
 SYM_FUNC_END(__get_user_1)
 EXPORT_SYMBOL(__get_user_1)
 
+        .p2align 5
 SYM_FUNC_START(__get_user_2)
-	check_range size=2
-	ASM_STAC
-	UACCESS movzwl (%_ASM_AX),%edx
-	xor %eax,%eax
-	ASM_CLAC
-	RET
+        check_range size=2
+        ASM_STAC
+        UACCESS movzwl (%_ASM_AX),%edx
+        xor %eax,%eax
+        ASM_CLAC
+        RET
 SYM_FUNC_END(__get_user_2)
 EXPORT_SYMBOL(__get_user_2)
 
+        .p2align 5
 SYM_FUNC_START(__get_user_4)
-	check_range size=4
-	ASM_STAC
-	UACCESS movl (%_ASM_AX),%edx
-	xor %eax,%eax
-	ASM_CLAC
-	RET
+        check_range size=4
+        ASM_STAC
+        UACCESS movl (%_ASM_AX),%edx
+        xor %eax,%eax
+        ASM_CLAC
+        RET
 SYM_FUNC_END(__get_user_4)
 EXPORT_SYMBOL(__get_user_4)
 
+        .p2align 5
 SYM_FUNC_START(__get_user_8)
 #ifndef CONFIG_X86_64
-	xor %ecx,%ecx
+        xor %ecx,%ecx
 #endif
-	check_range size=8
-	ASM_STAC
+        check_range size=8
+        ASM_STAC
 #ifdef CONFIG_X86_64
-	UACCESS movq (%_ASM_AX),%rdx
+        UACCESS movq (%_ASM_AX),%rdx
 #else
-	UACCESS movl (%_ASM_AX),%edx
-	UACCESS movl 4(%_ASM_AX),%ecx
+        /* Add memory prefetching with safe established feature flag */
+        ALTERNATIVE "", "prefetcht0 4(%_ASM_AX)", X86_FEATURE_PREFETCHW
+        UACCESS movl (%_ASM_AX),%edx
+        UACCESS movl 4(%_ASM_AX),%ecx
 #endif
-	xor %eax,%eax
-	ASM_CLAC
-	RET
+        xor %eax,%eax
+        ASM_CLAC
+        RET
 SYM_FUNC_END(__get_user_8)
 EXPORT_SYMBOL(__get_user_8)
 
 /* .. and the same for __get_user, just without the range checks */
+        .p2align 5
 SYM_FUNC_START(__get_user_nocheck_1)
-	ASM_STAC
-	ASM_BARRIER_NOSPEC
-	UACCESS movzbl (%_ASM_AX),%edx
-	xor %eax,%eax
-	ASM_CLAC
-	RET
+        ASM_STAC
+        ASM_BARRIER_NOSPEC
+        UACCESS movzbl (%_ASM_AX),%edx
+        xor %eax,%eax
+        ASM_CLAC
+        RET
 SYM_FUNC_END(__get_user_nocheck_1)
 EXPORT_SYMBOL(__get_user_nocheck_1)
 
+        .p2align 5
 SYM_FUNC_START(__get_user_nocheck_2)
-	ASM_STAC
-	ASM_BARRIER_NOSPEC
-	UACCESS movzwl (%_ASM_AX),%edx
-	xor %eax,%eax
-	ASM_CLAC
-	RET
+        ASM_STAC
+        ASM_BARRIER_NOSPEC
+        UACCESS movzwl (%_ASM_AX),%edx
+        xor %eax,%eax
+        ASM_CLAC
+        RET
 SYM_FUNC_END(__get_user_nocheck_2)
 EXPORT_SYMBOL(__get_user_nocheck_2)
 
+        .p2align 5
 SYM_FUNC_START(__get_user_nocheck_4)
-	ASM_STAC
-	ASM_BARRIER_NOSPEC
-	UACCESS movl (%_ASM_AX),%edx
-	xor %eax,%eax
-	ASM_CLAC
-	RET
+        ASM_STAC
+        ASM_BARRIER_NOSPEC
+        UACCESS movl (%_ASM_AX),%edx
+        xor %eax,%eax
+        ASM_CLAC
+        RET
 SYM_FUNC_END(__get_user_nocheck_4)
 EXPORT_SYMBOL(__get_user_nocheck_4)
 
+        .p2align 5
 SYM_FUNC_START(__get_user_nocheck_8)
-	ASM_STAC
-	ASM_BARRIER_NOSPEC
+        ASM_STAC
+        ASM_BARRIER_NOSPEC
 #ifdef CONFIG_X86_64
-	UACCESS movq (%_ASM_AX),%rdx
+        UACCESS movq (%_ASM_AX),%rdx
 #else
-	xor %ecx,%ecx
-	UACCESS movl (%_ASM_AX),%edx
-	UACCESS movl 4(%_ASM_AX),%ecx
+        xor %ecx,%ecx
+        ALTERNATIVE "", "prefetcht0 4(%_ASM_AX)", X86_FEATURE_PREFETCHW
+        UACCESS movl (%_ASM_AX),%edx
+        UACCESS movl 4(%_ASM_AX),%ecx
 #endif
-	xor %eax,%eax
-	ASM_CLAC
-	RET
+        xor %eax,%eax
+        ASM_CLAC
+        RET
 SYM_FUNC_END(__get_user_nocheck_8)
 EXPORT_SYMBOL(__get_user_nocheck_8)
 
-
+/* Error handling path */
+        .p2align 4
 SYM_CODE_START_LOCAL(__get_user_handle_exception)
-	ASM_CLAC
+        ASM_CLAC
 .Lbad_get_user:
-	xor %edx,%edx
-	mov $(-EFAULT),%_ASM_AX
-	RET
+        xor %edx,%edx
+#ifndef CONFIG_X86_64
+        /* Clear %ecx for 32-bit __get_user_8 */
+        xor %ecx,%ecx
+#endif
+        mov $(-EFAULT),%_ASM_AX
+        RET
 SYM_CODE_END(__get_user_handle_exception)


--- a/arch/x86/include/asm/uaccess_64.h	2025-03-18 00:20:02.510926979 +0100
+++ b/arch/x86/include/asm/uaccess_64.h	2025-03-18 10:36:51.909323686 +0100
@@ -4,15 +4,18 @@
 
 /*
  * User space memory access functions
+ * Optimized for Intel Raptor Lake (AVX2)
  */
 #include <linux/compiler.h>
 #include <linux/lockdep.h>
 #include <linux/kasan-checks.h>
+#include <linux/jump_label.h>
 #include <asm/alternative.h>
 #include <asm/cpufeatures.h>
 #include <asm/page.h>
 #include <asm/percpu.h>
 #include <asm/runtime-const.h>
+#include <linux/prefetch.h>
 
 /*
  * Virtual variable: there's no actual backing store for this,
@@ -20,151 +23,499 @@
  */
 extern unsigned long USER_PTR_MAX;
 
+/* Set all feature flags to FALSE by default */
+static DEFINE_STATIC_KEY_FALSE(fsrm_enabled_key);
+static DEFINE_STATIC_KEY_FALSE(fsrs_enabled_key);
+static DEFINE_STATIC_KEY_FALSE(avx2_enabled_key);
+static DEFINE_STATIC_KEY_TRUE(user_ptr_max_fixed_key);
+static DEFINE_STATIC_KEY_FALSE(lam_enabled_key);
+static DEFINE_STATIC_KEY_FALSE(features_initialized_key);
+
+static inline void init_lam_feature(void)
+{
+	if (cpu_feature_enabled(X86_FEATURE_LAM))
+		static_branch_enable(&lam_enabled_key);
+}
+
+static inline void init_fsrm_feature(void)
+{
+	if (cpu_feature_enabled(X86_FEATURE_FSRM))
+		static_branch_enable(&fsrm_enabled_key);
+}
+
+static inline void init_fsrs_feature(void)
+{
+	if (cpu_feature_enabled(X86_FEATURE_FSRS))
+		static_branch_enable(&fsrs_enabled_key);
+}
+
+static inline void init_avx2_feature(void)
+{
+	if (cpu_feature_enabled(X86_FEATURE_AVX2))
+		static_branch_enable(&avx2_enabled_key);
+}
+
+static inline void init_user_ptr_max(void)
+{
+	if (runtime_const_ptr(USER_PTR_MAX) != 0x00007fffffffffffUL)
+		static_branch_disable(&user_ptr_max_fixed_key);
+}
+
+static inline void mark_uaccess_features_initialized(void)
+{
+	/* Ensure full memory barrier before enabling features */
+	smp_mb();
+	static_branch_enable(&features_initialized_key);
+}
+
+/* Read features with memory barrier for consistency */
+static inline bool are_uaccess_features_initialized(void)
+{
+	bool initialized = static_branch_likely(&features_initialized_key);
+	/* Ensure memory barrier when checking feature initialization */
+	if (initialized)
+		smp_rmb();
+	return initialized;
+}
+
 #ifdef CONFIG_ADDRESS_MASKING
 /*
  * Mask out tag bits from the address.
  */
 static inline unsigned long __untagged_addr(unsigned long addr)
 {
-	asm_inline (ALTERNATIVE("", "and " __percpu_arg([mask]) ", %[addr]",
-				X86_FEATURE_LAM)
-	     : [addr] "+r" (addr)
-	     : [mask] "m" (__my_cpu_var(tlbstate_untag_mask)));
-
-	return addr;
+	unsigned long mask;
+	/* Only use LAM if features are initialized */
+	if (are_uaccess_features_initialized() &&
+		static_branch_likely(&lam_enabled_key)) {
+		asm_inline (
+			"movq " __percpu_arg([mask]) ", %[mask]\n\t"
+			"and %[mask], %[addr]"
+			: [addr] "+r" (addr), [mask] "=r" (mask)
+			: [mask] "m" (__my_cpu_var(tlbstate_untag_mask)));
+		}
+		return addr;
 }
 
-#define untagged_addr(addr)	({					\
-	unsigned long __addr = (__force unsigned long)(addr);		\
-	(__force __typeof__(addr))__untagged_addr(__addr);		\
+#define untagged_addr(addr)     ({                                      \
+unsigned long __addr = (__force unsigned long)(addr);           \
+(__force __typeof__(addr))__untagged_addr(__addr);              \
 })
 
 static inline unsigned long __untagged_addr_remote(struct mm_struct *mm,
-						   unsigned long addr)
+												   unsigned long addr)
 {
 	mmap_assert_locked(mm);
 	return addr & (mm)->context.untag_mask;
 }
 
-#define untagged_addr_remote(mm, addr)	({				\
-	unsigned long __addr = (__force unsigned long)(addr);		\
-	(__force __typeof__(addr))__untagged_addr_remote(mm, __addr);	\
+#define untagged_addr_remote(mm, addr)  ({                              \
+unsigned long __addr = (__force unsigned long)(addr);           \
+(__force __typeof__(addr))__untagged_addr_remote(mm, __addr);   \
 })
 
 #endif
 
-#define valid_user_address(x) \
-	((__force unsigned long)(x) <= runtime_const_ptr(USER_PTR_MAX))
-
-/*
- * Masking the user address is an alternative to a conditional
- * user_access_begin that can avoid the fencing. This only works
- * for dense accesses starting at the address.
- */
-static inline void __user *mask_user_address(const void __user *ptr)
-{
-	unsigned long mask;
-	asm("cmp %1,%0\n\t"
-	    "sbb %0,%0"
-		:"=r" (mask)
-		:"r" (ptr),
-		 "0" (runtime_const_ptr(USER_PTR_MAX)));
-	return (__force void __user *)(mask | (__force unsigned long)ptr);
-}
-#define masked_user_access_begin(x) ({				\
-	__auto_type __masked_ptr = (x);				\
-	__masked_ptr = mask_user_address(__masked_ptr);		\
-	__uaccess_begin(); __masked_ptr; })
+#define valid_user_address(x) ({                                \
+unsigned long __addr = (__force unsigned long)(x);          \
+unsigned long __max;                                        \
+unsigned long __valid;                                      \
+if (static_branch_likely(&user_ptr_max_fixed_key)) {        \
+	__max = 0x00007fffffffffffUL;                           \
+} else {                                                    \
+	__max = runtime_const_ptr(USER_PTR_MAX);                \
+}                                                           \
+asm_inline ("cmpq %1, %2\n\t"                               \
+"setbe %b0"                                     \
+: "=q" (__valid)                                \
+: "r" (__max), "r" (__addr));                   \
+__valid;                                                    \
+})
 
 /*
- * User pointers can have tag bits on x86-64.  This scheme tolerates
+ * User pointers can have tag bits on x86-64. This scheme tolerates
  * arbitrary values in those bits rather then masking them off.
  *
  * Enforce two rules:
  * 1. 'ptr' must be in the user part of the address space
  * 2. 'ptr+size' must not overflow into kernel addresses
- *
- * Note that we always have at least one guard page between the
- * max user address and the non-canonical gap, allowing us to
- * ignore small sizes entirely.
- *
- * In fact, we could probably remove the size check entirely, since
- * any kernel accesses will be in increasing address order starting
- * at 'ptr'.
- *
- * That's a separate optimization, for now just handle the small
- * constant case.
  */
 static inline bool __access_ok(const void __user *ptr, unsigned long size)
 {
+	if (unlikely(size == 0))
+		return true;
+
 	if (__builtin_constant_p(size <= PAGE_SIZE) && size <= PAGE_SIZE) {
 		return valid_user_address(ptr);
 	} else {
-		unsigned long sum = size + (__force unsigned long)ptr;
-
-		return valid_user_address(sum) && sum >= (__force unsigned long)ptr;
+		unsigned long addr = (__force unsigned long)ptr;
+		unsigned long sum = addr + size;
+		unsigned long max = runtime_const_ptr(USER_PTR_MAX);
+		bool valid;
+		asm_inline (
+			"cmpq %2, %1\n\t" /* Compare sum with max */
+			"setbe %b0\n\t"   /* Set valid if sum <= max */
+			"cmpq %1, %3\n\t" /* Compare sum with addr */
+			"andb $1, %b0"    /* AND with valid if sum >= addr */
+			: "=q" (valid)
+			: "r" (sum), "r" (max), "r" (addr));
+		return valid;
 	}
 }
 #define __access_ok __access_ok
 
-/*
- * Copy To/From Userspace
- */
+static inline void __user *mask_user_address(const void __user *ptr)
+{
+	void __user *ret;
+	asm("cmp %1,%0\n\t"
+	"cmova %1,%0"
+	:"=r" (ret)
+	:"r" (runtime_const_ptr(USER_PTR_MAX)),
+		"0" (ptr));
+	return ret;
+}
+#define masked_user_access_begin(x) ({                          \
+__auto_type __masked_ptr = (x);                         \
+__masked_ptr = mask_user_address(__masked_ptr);         \
+__uaccess_begin(); __masked_ptr; })
 
-/* Handles exceptions in both to and from, but doesn't do access_ok */
-__must_check unsigned long
-rep_movs_alternative(void *to, const void *from, unsigned len);
+/* Helper function for small, constant-size transfers */
+static __always_inline __must_check unsigned long
+__copy_user_inline(void *to, const void *from, unsigned long len)
+{
+	/* Small, constant-size transfer: use inline moves */
+	kasan_check_write(to, len);
+	kasan_check_read(from, len);
+
+	switch (len) {
+		case 0: return 0;
+		case 1: *(char *)to = *(char *)from; return 0;
+		case 2: *(short *)to = *(short *)from; return 0;
+		case 4: *(int *)to = *(int *)from; return 0;
+		case 8: *(long *)to = *(long *)from; return 0;
+		case 16: {
+			/* Optimized 16-byte copy using XMM register */
+			asm volatile(
+				"movups (%1), %%xmm0\n\t"
+				"movups %%xmm0, (%0)\n\t"
+				:
+				: "r" (to), "r" (from)
+				: "memory", "xmm0");
+			return 0;
+		}
+		default:
+			return len; /* Fall back to caller for non-constant size */
+	}
+}
 
+/* Adaptive prefetch for user-to-kernel copies based on transfer size */
+static inline void user_access_prefetch(const void *addr, unsigned long len)
+{
+	/* Only prefetch if we have a significant amount of data */
+	if (len < 256)
+		return;
+
+	unsigned long prefetch_distance;
+	unsigned long prefetch_step;
+
+	if (len >= 8192) {
+		/* For very large transfers, use aggressive prefetching */
+		prefetch_distance = 512;
+		prefetch_step = 128;
+	} else if (len >= 1024) {
+		/* For medium transfers */
+		prefetch_distance = 256;
+		prefetch_step = 64;
+	} else {
+		/* For smaller transfers */
+		prefetch_distance = 128;
+		prefetch_step = 64;
+	}
+
+	/* Prefetch with temporal locality for normal copies */
+	unsigned long i;
+	for (i = 0; i < len && i < prefetch_distance; i += prefetch_step) {
+		asm volatile("prefetcht0 %0" : : "m" (*(const char *)(addr + i)));
+	}
+}
+
+/* Handle early returns for zero-length operations */
 static __always_inline __must_check unsigned long
 copy_user_generic(void *to, const void *from, unsigned long len)
 {
+	/* Early return for zero-length copy */
+	if (unlikely(len == 0))
+		return 0;
+
+	unsigned long orig_len = len;
+	unsigned long bytes_copied = 0;
+	char *current_dst = to;
+	const char *current_src = from;
+
+	/* Validate with KASAN for kernel side */
+	kasan_check_write(to, len);
+	kasan_check_read(from, len);
+
+	/* For constant small sizes, try to handle without UACCESS state changes */
+	if (__builtin_constant_p(len) && len <= 16) {
+		unsigned long inline_ret = __copy_user_inline(to, from, len);
+		if (inline_ret == 0)
+			return 0;
+	}
+
 	stac();
-	/*
-	 * If CPU has FSRM feature, use 'rep movs'.
-	 * Otherwise, use rep_movs_alternative.
-	 */
-	asm volatile(
-		"1:\n\t"
-		ALTERNATIVE("rep movsb",
-			    "call rep_movs_alternative", ALT_NOT(X86_FEATURE_FSRM))
-		"2:\n"
-		_ASM_EXTABLE_UA(1b, 2b)
-		:"+c" (len), "+D" (to), "+S" (from), ASM_CALL_CONSTRAINT
-		: : "memory", "rax");
-	clac();
-	return len;
+
+	/* Only use optimized path if features are initialized */
+	if (are_uaccess_features_initialized() &&
+		static_branch_likely(&fsrm_enabled_key)) {
+
+		if (__builtin_constant_p(len) && len <= 16) {
+			/* Already tried inline above, use rep movsb with exception handling */
+			unsigned long rem = len;
+			asm volatile(
+				"1:\n\t"
+				"rep movsb\n\t"
+				"2:\n\t"
+				_ASM_EXTABLE_UA(1b, 2b)
+				: "+c" (rem), "+D" (current_dst), "+S" (current_src)
+				: : "memory");
+			bytes_copied = len - rem;
+		} else if (len <= 16) {
+			/* Small transfer with exception handling */
+			unsigned long rem = len;
+			asm volatile(
+				"1:\n\t"
+				"rep movsb\n\t"
+				"2:\n\t"
+				_ASM_EXTABLE_UA(1b, 2b)
+				: "+c" (rem), "+D" (current_dst), "+S" (current_src)
+				: : "memory");
+			bytes_copied = len - rem;
+		} else if (len >= 4096) {
+			/* Large transfer with prefetching and exception handling */
+			user_access_prefetch(current_src, len);
+
+			if (len >= 64 && !((unsigned long)current_dst & 7) && !((unsigned long)current_src & 7)) {
+				/* Aligned large transfer: use rep movsq + remainder */
+				unsigned long qwords = len >> 3;
+				unsigned long remainder = len & 7;
+				unsigned long orig_qwords = qwords;
+
+				asm volatile(
+					"1:\n\t"
+					"rep movsq\n\t"
+					"2:\n\t"
+					_ASM_EXTABLE_UA(1b, 2b)
+					: "+c" (qwords), "+D" (current_dst), "+S" (current_src)
+					: : "memory");
+
+				/* Calculate bytes moved */
+				unsigned long qword_bytes = (orig_qwords - qwords) << 3;
+				bytes_copied = qword_bytes;
+
+				/* Only process remainder if all qwords were copied */
+				if (likely(qwords == 0) && remainder > 0) {
+					/* Handle remainder bytes with exception handling */
+					unsigned long rem = remainder;
+					asm volatile(
+						"1:\n\t"
+						"rep movsb\n\t"
+						"2:\n\t"
+						_ASM_EXTABLE_UA(1b, 2b)
+						: "+c" (rem), "+D" (current_dst), "+S" (current_src)
+						: : "memory");
+					bytes_copied += (remainder - rem);
+				}
+			} else {
+				/* Unaligned large transfer: use rep movsb with exception handling */
+				unsigned long rem = len;
+				asm volatile(
+					"1:\n\t"
+					"rep movsb\n\t"
+					"2:\n\t"
+					_ASM_EXTABLE_UA(1b, 2b)
+					: "+c" (rem), "+D" (current_dst), "+S" (current_src)
+					: : "memory");
+				bytes_copied = len - rem;
+			}
+		} else if (len >= 64 && !((unsigned long)current_dst & 7) && !((unsigned long)current_src & 7)) {
+			/* Aligned medium transfer: use rep movsq with exception handling */
+			unsigned long qwords = len >> 3;
+			unsigned long remainder = len & 7;
+			unsigned long orig_qwords = qwords;
+
+			asm volatile(
+				"1:\n\t"
+				"rep movsq\n\t"
+				"2:\n\t"
+				_ASM_EXTABLE_UA(1b, 2b)
+				: "+c" (qwords), "+D" (current_dst), "+S" (current_src)
+				: : "memory");
+
+			/* Calculate bytes moved */
+			unsigned long qword_bytes = (orig_qwords - qwords) << 3;
+			bytes_copied = qword_bytes;
+
+			/* Only process remainder if all qwords were copied */
+			if (likely(qwords == 0) && remainder > 0) {
+				/* Handle remainder with exception handling */
+				unsigned long rem = remainder;
+				asm volatile(
+					"1:\n\t"
+					"rep movsb\n\t"
+					"2:\n\t"
+					_ASM_EXTABLE_UA(1b, 2b)
+					: "+c" (rem), "+D" (current_dst), "+S" (current_src)
+					: : "memory");
+				bytes_copied += (remainder - rem);
+			}
+		} else {
+			/* Unaligned medium transfer: use rep movsb with exception handling */
+			unsigned long rem = len;
+			asm volatile(
+				"1:\n\t"
+				"rep movsb\n\t"
+				"2:\n\t"
+				_ASM_EXTABLE_UA(1b, 2b)
+				: "+c" (rem), "+D" (current_dst), "+S" (current_src)
+				: : "memory");
+			bytes_copied = len - rem;
+		}
+		} else {
+			/* Non-FSRM fallback */
+			unsigned long ret = len;
+			asm volatile(
+				"1:\n\t"
+				"call rep_movs_alternative\n\t"
+				"2:\n"
+				_ASM_EXTABLE_UA(1b, 2b)
+				: "+c" (ret), "+D" (current_dst), "+S" (current_src), ASM_CALL_CONSTRAINT
+				: : "memory", "rax", "rdx", "r8");
+			bytes_copied = orig_len - ret;
+		}
+
+		clac();
+		return orig_len - bytes_copied; /* Return bytes not copied */
 }
 
 static __always_inline __must_check unsigned long
 raw_copy_from_user(void *dst, const void __user *src, unsigned long size)
 {
+	if (unlikely(!__access_ok(src, size)))
+		return size;
 	return copy_user_generic(dst, (__force void *)src, size);
 }
 
 static __always_inline __must_check unsigned long
 raw_copy_to_user(void __user *dst, const void *src, unsigned long size)
 {
+	if (unlikely(!__access_ok(dst, size)))
+		return size;
 	return copy_user_generic((__force void *)dst, src, size);
 }
 
 extern long __copy_user_nocache(void *dst, const void __user *src, unsigned size);
 extern long __copy_user_flushcache(void *dst, const void __user *src, unsigned size);
 
+/* Optimized non-temporal copy with AVX2 */
 static inline int
 __copy_from_user_inatomic_nocache(void *dst, const void __user *src,
-				  unsigned size)
+								  unsigned size)
 {
-	long ret;
+	/* Early return for zero-length copy */
+	if (unlikely(size == 0))
+		return 0;
+
+	/* Validate the user pointer */
+	if (unlikely(!__access_ok(src, size)))
+		return size;
+
+	unsigned long bytes_copied = 0;
 	kasan_check_write(dst, size);
+
+	/* Only use AVX2 if features are initialized and conditions are right */
+	if (are_uaccess_features_initialized() &&
+		static_branch_likely(&avx2_enabled_key) &&
+		size >= 32 &&
+		!((unsigned long)src & 31) &&
+		!((unsigned long)dst & 31)) {
+
+		/* Aligned, large transfer: use AVX2 */
+		unsigned long vector_chunks = size >> 5; /* 32-byte chunks */
+		unsigned long remainder = size & 31;
+
 	stac();
-	ret = __copy_user_nocache(dst, src, size);
+
+	if (vector_chunks) {
+		/* Use AVX2 for 32-byte chunks */
+		unsigned long avx_chunks_left = vector_chunks;
+		char *avx_dst = (char *)dst;
+		const char __user *avx_src = src;
+
+		asm volatile(
+			"1:\n\t"
+			"vmovdqa (%1), %%ymm0\n\t"      /* Load 32 bytes from src */
+			"vmovntdq %%ymm0, (%0)\n\t"     /* Non-temporal store to dst */
+			"add $32, %0\n\t"
+			"add $32, %1\n\t"
+			"dec %2\n\t"
+			"jnz 1b\n\t"
+			"2:\n\t"
+			_ASM_EXTABLE_UA(1b, 2b)
+			: "+r" (avx_dst), "+r" (avx_src), "+r" (avx_chunks_left)
+			: : "memory", "ymm0");
+
+		/* Clean up AVX state */
+		asm volatile("vzeroupper" ::: "memory");
+
+		/* Calculate bytes copied with AVX2 */
+		bytes_copied = (vector_chunks - avx_chunks_left) << 5;
+
+		/* If all chunks were processed and we have remainder */
+		if (likely(avx_chunks_left == 0) && remainder > 0) {
+			/* Recalculate correct pointers for remainder handling */
+			void *rem_dst = (char *)dst + bytes_copied;
+			const void __user *rem_src = (const char __user *)src + bytes_copied;
+
+			/* Handle remainder */
+			clac();  /* Disable user access before calling function */
+			long ret = __copy_user_nocache(rem_dst, rem_src, remainder);
+
+			if (ret == 0) {
+				/* All remainder bytes copied */
+				bytes_copied += remainder;
+			} else {
+				/* Some remainder bytes not copied */
+				bytes_copied += remainder - ret;
+			}
+			return size - bytes_copied;
+		}
+	} else if (remainder) {
+		/* No full 32-byte chunks, just handle remainder */
+		clac();
+		long ret = __copy_user_nocache(dst, src, remainder);
+
+		if (ret == 0) {
+			bytes_copied = remainder;
+		} else {
+			bytes_copied = remainder - ret;
+		}
+		return size - bytes_copied;
+	}
+
 	clac();
-	return ret;
+	return size - bytes_copied;
+		} else {
+			/* Non-AVX2 path - straight to __copy_user_nocache */
+			return __copy_user_nocache(dst, src, size);
+		}
 }
 
 static inline int
 __copy_from_user_flushcache(void *dst, const void __user *src, unsigned size)
 {
+	if (unlikely(!__access_ok(src, size)))
+		return size;
 	kasan_check_write(dst, size);
 	return __copy_user_flushcache(dst, src, size);
 }
@@ -176,33 +527,103 @@ __copy_from_user_flushcache(void *dst, c
 __must_check unsigned long
 rep_stos_alternative(void __user *addr, unsigned long len);
 
-static __always_inline __must_check unsigned long __clear_user(void __user *addr, unsigned long size)
+/* Fixed __clear_user function */
+static __always_inline __must_check unsigned long
+__clear_user(void __user *addr, unsigned long size)
 {
+	/* Early return for zero-length clear */
+	if (unlikely(size == 0))
+		return 0;
+
+	unsigned long orig_size = size;
+	unsigned long bytes_cleared = 0;
+	void __user *current_addr = addr;
+
 	might_fault();
 	stac();
 
-	/*
-	 * No memory constraint because it doesn't change any memory gcc
-	 * knows about.
-	 */
-	asm volatile(
-		"1:\n\t"
-		ALTERNATIVE("rep stosb",
-			    "call rep_stos_alternative", ALT_NOT(X86_FEATURE_FSRS))
-		"2:\n"
-	       _ASM_EXTABLE_UA(1b, 2b)
-	       : "+c" (size), "+D" (addr), ASM_CALL_CONSTRAINT
-	       : "a" (0));
+	/* Only use optimized path if features are initialized */
+	if (are_uaccess_features_initialized() &&
+		static_branch_likely(&fsrs_enabled_key) &&
+		size >= 64 &&
+		!((unsigned long)addr & 7)) {
+
+		/* Aligned, large clear: use rep stosq */
+		unsigned long qwords = size >> 3;
+	unsigned long remainder = size & 7;
+
+	if (likely(qwords > 0)) {
+		/* Clear qwords first */
+		unsigned long qwords_left = qwords;
+
+		asm volatile(
+			"1:\n\t"
+			"rep stosq\n\t"
+			"2:\n\t"
+			_ASM_EXTABLE_UA(1b, 2b)
+			: "+c" (qwords_left), "+D" (current_addr)
+			: "a" (0)
+			: "memory");
+
+		/* Calculate bytes cleared */
+		unsigned long qword_bytes = (qwords - qwords_left) << 3;
+		bytes_cleared = qword_bytes;
+
+		/* Only process remainder if all qwords were cleared */
+		if (likely(qwords_left == 0) && remainder > 0) {
+			/* Clear remainder bytes */
+			unsigned long rem = remainder;
+			asm volatile(
+				"1:\n\t"
+				"rep stosb\n\t"
+				"2:\n\t"
+				_ASM_EXTABLE_UA(1b, 2b)
+				: "+c" (rem), "+D" (current_addr)
+				: "a" (0)
+				: "memory");
 
-	clac();
+			bytes_cleared += (remainder - rem);
+		}
+	} else {
+		/* No qwords, just clear bytes */
+		unsigned long rem = size;
+		asm volatile(
+			"1:\n\t"
+			"rep stosb\n\t"
+			"2:\n\t"
+			_ASM_EXTABLE_UA(1b, 2b)
+			: "+c" (rem), "+D" (current_addr)
+			: "a" (0)
+			: "memory");
+
+		bytes_cleared = size - rem;
+	}
+		} else {
+			/* Unaligned or small clear: use rep_stos_alternative */
+			unsigned long rem = size;
+
+			asm volatile(
+				"1:\n\t"
+				"call rep_stos_alternative\n\t"
+				"2:\n"
+				_ASM_EXTABLE_UA(1b, 2b)
+				: "+c" (rem), "+D" (current_addr), ASM_CALL_CONSTRAINT
+				: "a" (0)
+				: "memory");
+
+			bytes_cleared = size - rem;
+		}
+
+		clac();
 
-	return size;
+		/* Return number of bytes not cleared */
+		return orig_size - bytes_cleared;
 }
 
 static __always_inline unsigned long clear_user(void __user *to, unsigned long n)
 {
-	if (__access_ok(to, n))
-		return __clear_user(to, n);
-	return n;
+	if (unlikely(!__access_ok(to, n)))
+		return n;
+	return __clear_user(to, n);
 }
 #endif /* _ASM_X86_UACCESS_64_H */


--- a/arch/x86/include/asm/atomic.h	2025-03-17 23:15:50.374342755 +0100
+++ b/arch/x86/include/asm/atomic.h	2025-03-17 23:33:21.311978298 +0100
@@ -4,6 +4,7 @@
 
 #include <linux/compiler.h>
 #include <linux/types.h>
+#include <linux/prefetch.h>  /* For prefetchw */
 #include <asm/alternative.h>
 #include <asm/cmpxchg.h>
 #include <asm/rmwcc.h>
@@ -31,15 +32,15 @@ static __always_inline void arch_atomic_
 static __always_inline void arch_atomic_add(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "addl %1, %0"
-		     : "+m" (v->counter)
-		     : "ir" (i) : "memory");
+	: "+m" (v->counter)
+	: "ir" (i) : "memory");
 }
 
 static __always_inline void arch_atomic_sub(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "subl %1, %0"
-		     : "+m" (v->counter)
-		     : "ir" (i) : "memory");
+	: "+m" (v->counter)
+	: "ir" (i) : "memory");
 }
 
 static __always_inline bool arch_atomic_sub_and_test(int i, atomic_t *v)
@@ -82,6 +83,8 @@ static __always_inline bool arch_atomic_
 
 static __always_inline int arch_atomic_add_return(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	return i + xadd(&v->counter, i);
 }
 #define arch_atomic_add_return arch_atomic_add_return
@@ -90,6 +93,8 @@ static __always_inline int arch_atomic_a
 
 static __always_inline int arch_atomic_fetch_add(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	return xadd(&v->counter, i);
 }
 #define arch_atomic_fetch_add arch_atomic_fetch_add
@@ -117,16 +122,23 @@ static __always_inline int arch_atomic_x
 static __always_inline void arch_atomic_and(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "andl %1, %0"
-			: "+m" (v->counter)
-			: "ir" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "ir" (i)
+	: "memory");
 }
 
 static __always_inline int arch_atomic_fetch_and(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	int val = arch_atomic_read(v);
+	bool success;
 
-	do { } while (!arch_atomic_try_cmpxchg(v, &val, val & i));
+	do {
+		success = arch_atomic_try_cmpxchg(v, &val, val & i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
 
 	return val;
 }
@@ -135,16 +147,23 @@ static __always_inline int arch_atomic_f
 static __always_inline void arch_atomic_or(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "orl %1, %0"
-			: "+m" (v->counter)
-			: "ir" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "ir" (i)
+	: "memory");
 }
 
 static __always_inline int arch_atomic_fetch_or(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	int val = arch_atomic_read(v);
+	bool success;
 
-	do { } while (!arch_atomic_try_cmpxchg(v, &val, val | i));
+	do {
+		success = arch_atomic_try_cmpxchg(v, &val, val | i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
 
 	return val;
 }
@@ -153,16 +172,23 @@ static __always_inline int arch_atomic_f
 static __always_inline void arch_atomic_xor(int i, atomic_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "xorl %1, %0"
-			: "+m" (v->counter)
-			: "ir" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "ir" (i)
+	: "memory");
 }
 
 static __always_inline int arch_atomic_fetch_xor(int i, atomic_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	int val = arch_atomic_read(v);
+	bool success;
 
-	do { } while (!arch_atomic_try_cmpxchg(v, &val, val ^ i));
+	do {
+		success = arch_atomic_try_cmpxchg(v, &val, val ^ i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
 
 	return val;
 }



--- a/arch/x86/include/asm/atomic64_64.h	2025-03-17 23:15:50.374365036 +0100
+++ b/arch/x86/include/asm/atomic64_64.h	2025-03-17 23:29:44.073893086 +0100
@@ -3,12 +3,13 @@
 #define _ASM_X86_ATOMIC64_64_H
 
 #include <linux/types.h>
+#include <linux/prefetch.h>  /* For prefetchw */
 #include <asm/alternative.h>
 #include <asm/cmpxchg.h>
 
 /* The 64-bit atomic type */
 
-#define ATOMIC64_INIT(i)	{ (i) }
+#define ATOMIC64_INIT(i)        { (i) }
 
 static __always_inline s64 arch_atomic64_read(const atomic64_t *v)
 {
@@ -23,15 +24,15 @@ static __always_inline void arch_atomic6
 static __always_inline void arch_atomic64_add(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "addq %1, %0"
-		     : "=m" (v->counter)
-		     : "er" (i), "m" (v->counter) : "memory");
+	: "=m" (v->counter)
+	: "er" (i), "m" (v->counter) : "memory");
 }
 
 static __always_inline void arch_atomic64_sub(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "subq %1, %0"
-		     : "=m" (v->counter)
-		     : "er" (i), "m" (v->counter) : "memory");
+	: "=m" (v->counter)
+	: "er" (i), "m" (v->counter) : "memory");
 }
 
 static __always_inline bool arch_atomic64_sub_and_test(s64 i, atomic64_t *v)
@@ -76,6 +77,8 @@ static __always_inline bool arch_atomic6
 
 static __always_inline s64 arch_atomic64_add_return(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	return i + xadd(&v->counter, i);
 }
 #define arch_atomic64_add_return arch_atomic64_add_return
@@ -84,6 +87,8 @@ static __always_inline s64 arch_atomic64
 
 static __always_inline s64 arch_atomic64_fetch_add(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	return xadd(&v->counter, i);
 }
 #define arch_atomic64_fetch_add arch_atomic64_fetch_add
@@ -111,17 +116,24 @@ static __always_inline s64 arch_atomic64
 static __always_inline void arch_atomic64_and(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "andq %1, %0"
-			: "+m" (v->counter)
-			: "er" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "er" (i)
+	: "memory");
 }
 
 static __always_inline s64 arch_atomic64_fetch_and(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	s64 val = arch_atomic64_read(v);
+	bool success;
 
 	do {
-	} while (!arch_atomic64_try_cmpxchg(v, &val, val & i));
+		success = arch_atomic64_try_cmpxchg(v, &val, val & i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
+
 	return val;
 }
 #define arch_atomic64_fetch_and arch_atomic64_fetch_and
@@ -129,17 +141,24 @@ static __always_inline s64 arch_atomic64
 static __always_inline void arch_atomic64_or(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "orq %1, %0"
-			: "+m" (v->counter)
-			: "er" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "er" (i)
+	: "memory");
 }
 
 static __always_inline s64 arch_atomic64_fetch_or(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	s64 val = arch_atomic64_read(v);
+	bool success;
 
 	do {
-	} while (!arch_atomic64_try_cmpxchg(v, &val, val | i));
+		success = arch_atomic64_try_cmpxchg(v, &val, val | i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
+
 	return val;
 }
 #define arch_atomic64_fetch_or arch_atomic64_fetch_or
@@ -147,17 +166,24 @@ static __always_inline s64 arch_atomic64
 static __always_inline void arch_atomic64_xor(s64 i, atomic64_t *v)
 {
 	asm_inline volatile(LOCK_PREFIX "xorq %1, %0"
-			: "+m" (v->counter)
-			: "er" (i)
-			: "memory");
+	: "+m" (v->counter)
+	: "er" (i)
+	: "memory");
 }
 
 static __always_inline s64 arch_atomic64_fetch_xor(s64 i, atomic64_t *v)
 {
+	/* Prefetch for write - optimized for Raptor Lake's improved prefetcher */
+	prefetchw((void *)&v->counter);
 	s64 val = arch_atomic64_read(v);
+	bool success;
 
 	do {
-	} while (!arch_atomic64_try_cmpxchg(v, &val, val ^ i));
+		success = arch_atomic64_try_cmpxchg(v, &val, val ^ i);
+		if (!success)
+			asm volatile("pause" ::: "memory");
+	} while (!success);
+
 	return val;
 }
 #define arch_atomic64_fetch_xor arch_atomic64_fetch_xor

--- a/arch/x86/include/asm/cmpxchg_64.h	2025-03-16 12:16:45.099790963 +0100
+++ b/arch/x86/include/asm/cmpxchg_64.h	2025-03-16 12:23:42.498768123 +0100
@@ -2,95 +2,112 @@
 #ifndef _ASM_X86_CMPXCHG_64_H
 #define _ASM_X86_CMPXCHG_64_H
 
-#define arch_cmpxchg64(ptr, o, n)					\
-({									\
-	BUILD_BUG_ON(sizeof(*(ptr)) != 8);				\
-	arch_cmpxchg((ptr), (o), (n));					\
+#include <linux/prefetch.h> /* For prefetchw */
+
+#define arch_cmpxchg64(ptr, o, n)                                       \
+({                                                                      \
+        BUILD_BUG_ON(sizeof(*(ptr)) != 8);                              \
+        arch_cmpxchg((ptr), (o), (n));                                  \
 })
 
-#define arch_cmpxchg64_local(ptr, o, n)					\
-({									\
-	BUILD_BUG_ON(sizeof(*(ptr)) != 8);				\
-	arch_cmpxchg_local((ptr), (o), (n));				\
+#define arch_cmpxchg64_local(ptr, o, n)                                 \
+({                                                                      \
+        BUILD_BUG_ON(sizeof(*(ptr)) != 8);                              \
+        arch_cmpxchg_local((ptr), (o), (n));                            \
 })
 
-#define arch_try_cmpxchg64(ptr, po, n)					\
-({									\
-	BUILD_BUG_ON(sizeof(*(ptr)) != 8);				\
-	arch_try_cmpxchg((ptr), (po), (n));				\
+#define arch_try_cmpxchg64(ptr, po, n)                                  \
+({                                                                      \
+        BUILD_BUG_ON(sizeof(*(ptr)) != 8);                              \
+        arch_try_cmpxchg((ptr), (po), (n));                             \
 })
 
-#define arch_try_cmpxchg64_local(ptr, po, n)				\
-({									\
-	BUILD_BUG_ON(sizeof(*(ptr)) != 8);				\
-	arch_try_cmpxchg_local((ptr), (po), (n));			\
+#define arch_try_cmpxchg64_local(ptr, po, n)                            \
+({                                                                      \
+        BUILD_BUG_ON(sizeof(*(ptr)) != 8);                              \
+        arch_try_cmpxchg_local((ptr), (po), (n));                       \
 })
 
 union __u128_halves {
-	u128 full;
-	struct {
-		u64 low, high;
-	};
+        u128 full;
+        struct {
+                u64 low, high;
+        };
 };
 
-#define __arch_cmpxchg128(_ptr, _old, _new, _lock)			\
-({									\
-	union __u128_halves o = { .full = (_old), },			\
-			    n = { .full = (_new), };			\
-									\
-	asm_inline volatile(_lock "cmpxchg16b %[ptr]"			\
-		     : [ptr] "+m" (*(_ptr)),				\
-		       "+a" (o.low), "+d" (o.high)			\
-		     : "b" (n.low), "c" (n.high)			\
-		     : "memory");					\
-									\
-	o.full;								\
+#define __arch_cmpxchg128(_ptr, _old, _new, _lock)                      \
+({                                                                      \
+        union __u128_halves o = { .full = (_old), },                    \
+        n = { .full = (_new), };                    \
+        \
+        asm_inline volatile(_lock "cmpxchg16b %[ptr]"                   \
+        : [ptr] "+m" (*(_ptr)),                            \
+        "+a" (o.low), "+d" (o.high)                      \
+        : "b" (n.low), "c" (n.high)                        \
+        : "memory");                                       \
+        \
+        o.full;                                                         \
 })
 
 static __always_inline u128 arch_cmpxchg128(volatile u128 *ptr, u128 old, u128 new)
 {
-	return __arch_cmpxchg128(ptr, old, new, LOCK_PREFIX);
+        /* Prefetch the cacheline for Raptor Lake's improved cache subsystem */
+        prefetchw((void *)ptr);  /* Cast to void* to avoid discarding qualifiers warning */
+        return __arch_cmpxchg128(ptr, old, new, LOCK_PREFIX);
 }
 #define arch_cmpxchg128 arch_cmpxchg128
 
 static __always_inline u128 arch_cmpxchg128_local(volatile u128 *ptr, u128 old, u128 new)
 {
-	return __arch_cmpxchg128(ptr, old, new,);
+        /* Lightweight memory ordering for local operations */
+        asm volatile("" ::: "memory");
+        u128 ret = __arch_cmpxchg128(ptr, old, new,);
+        asm volatile("" ::: "memory");
+        return ret;
 }
 #define arch_cmpxchg128_local arch_cmpxchg128_local
 
-#define __arch_try_cmpxchg128(_ptr, _oldp, _new, _lock)			\
-({									\
-	union __u128_halves o = { .full = *(_oldp), },			\
-			    n = { .full = (_new), };			\
-	bool ret;							\
-									\
-	asm_inline volatile(_lock "cmpxchg16b %[ptr]"			\
-		     CC_SET(e)						\
-		     : CC_OUT(e) (ret),					\
-		       [ptr] "+m" (*(_ptr)),				\
-		       "+a" (o.low), "+d" (o.high)			\
-		     : "b" (n.low), "c" (n.high)			\
-		     : "memory");					\
-									\
-	if (unlikely(!ret))						\
-		*(_oldp) = o.full;					\
-									\
-	likely(ret);							\
+#define __arch_try_cmpxchg128(_ptr, _oldp, _new, _lock)                 \
+({                                                                      \
+        union __u128_halves o = { .full = *(_oldp), },                  \
+        n = { .full = (_new), };                    \
+        bool ret;                                                       \
+        \
+        asm_inline volatile(_lock "cmpxchg16b %[ptr]"                   \
+        CC_SET(e)                                          \
+        : CC_OUT(e) (ret),                                 \
+        [ptr] "+m" (*(_ptr)),                            \
+        "+a" (o.low), "+d" (o.high)                      \
+        : "b" (n.low), "c" (n.high)                        \
+        : "memory");                                       \
+        \
+        if (unlikely(!ret)) {                                           \
+                /* Single PAUSE optimized for Raptor Lake's shorter pause latency */ \
+                asm volatile("pause" ::: "memory");                     \
+                *(_oldp) = o.full;                                      \
+        }                                                               \
+        \
+        likely(ret);                                                    \
 })
 
 static __always_inline bool arch_try_cmpxchg128(volatile u128 *ptr, u128 *oldp, u128 new)
 {
-	return __arch_try_cmpxchg128(ptr, oldp, new, LOCK_PREFIX);
+        /* Prefetch for improved performance on Raptor Lake */
+        prefetchw((void *)ptr);  /* Cast to void* to avoid discarding qualifiers warning */
+        return __arch_try_cmpxchg128(ptr, oldp, new, LOCK_PREFIX);
 }
 #define arch_try_cmpxchg128 arch_try_cmpxchg128
 
 static __always_inline bool arch_try_cmpxchg128_local(volatile u128 *ptr, u128 *oldp, u128 new)
 {
-	return __arch_try_cmpxchg128(ptr, oldp, new,);
+        /* Lightweight memory ordering for local operations */
+        asm volatile("" ::: "memory");
+        bool ret = __arch_try_cmpxchg128(ptr, oldp, new,);
+        asm volatile("" ::: "memory");
+        return ret;
 }
 #define arch_try_cmpxchg128_local arch_try_cmpxchg128_local
 
-#define system_has_cmpxchg128()		boot_cpu_has(X86_FEATURE_CX16)
+#define system_has_cmpxchg128()         boot_cpu_has(X86_FEATURE_CX16)
 
 #endif /* _ASM_X86_CMPXCHG_64_H */



--- a/lib/xxhash.c	2025-03-16 12:16:45.099790963 +0100
+++ b/lib/xxhash.c	2025-03-16 12:23:42.498768123 +0100
@@ -36,6 +36,8 @@
  * You can contact the author at:
  * - xxHash homepage: https://cyan4973.github.io/xxHash/
  * - xxHash source repository: https://github.com/Cyan4973/xxHash
+ *
+ * Optimized for Intel Raptor Lake, 2025
  */
 
 #include <linux/unaligned.h>
@@ -45,6 +47,7 @@
 #include <linux/module.h>
 #include <linux/string.h>
 #include <linux/xxhash.h>
+#include <linux/prefetch.h>
 
 /*-*************************************
  * Macros
@@ -52,6 +55,17 @@
 #define xxh_rotl32(x, r) ((x << r) | (x >> (32 - r)))
 #define xxh_rotl64(x, r) ((x << r) | (x >> (64 - r)))
 
+/* Optimization: Read 4-byte and 8-byte chunks more efficiently */
+#define XXH_get32bits(ptr) get_unaligned_le32(ptr)
+#define XXH_get64bits(ptr) get_unaligned_le64(ptr)
+
+/* Prefetch macros optimized for Raptor Lake's cache architecture */
+#define XXH_PREFETCH(ptr) prefetch(ptr)
+#define XXH_PREFETCH_DIST 512  /* Optimized for Raptor Lake L1/L2 prefetcher behavior */
+
+/* Cache line size for Raptor Lake */
+#define XXH_CACHELINE_SIZE 64
+
 #ifdef __LITTLE_ENDIAN
 # define XXH_CPU_LITTLE_ENDIAN 1
 #else
@@ -91,7 +105,8 @@ EXPORT_SYMBOL(xxh64_copy_state);
 /*-***************************
  * Simple Hash Functions
  ****************************/
-static uint32_t xxh32_round(uint32_t seed, const uint32_t input)
+/* Optimized for better instruction pipelining on Raptor Lake */
+static inline uint32_t xxh32_round(uint32_t seed, const uint32_t input)
 {
 	seed += input * PRIME32_2;
 	seed = xxh_rotl32(seed, 13);
@@ -99,50 +114,65 @@ static uint32_t xxh32_round(uint32_t see
 	return seed;
 }
 
+/*
+ * xxh32 optimized for Raptor Lake:
+ * - Improved prefetching for large inputs
+ * - Better branch prediction with likely/unlikely hints
+ * - Loop unrolling for better instruction-level parallelism
+ */
 uint32_t xxh32(const void *input, const size_t len, const uint32_t seed)
 {
 	const uint8_t *p = (const uint8_t *)input;
 	const uint8_t *b_end = p + len;
 	uint32_t h32;
 
-	if (len >= 16) {
+	if (likely(len >= 16)) {
 		const uint8_t *const limit = b_end - 16;
 		uint32_t v1 = seed + PRIME32_1 + PRIME32_2;
 		uint32_t v2 = seed + PRIME32_2;
 		uint32_t v3 = seed + 0;
 		uint32_t v4 = seed - PRIME32_1;
 
+		/* Process 16 bytes per iteration (4 lanes of 4 bytes each) */
 		do {
-			v1 = xxh32_round(v1, get_unaligned_le32(p));
-			p += 4;
-			v2 = xxh32_round(v2, get_unaligned_le32(p));
-			p += 4;
-			v3 = xxh32_round(v3, get_unaligned_le32(p));
-			p += 4;
-			v4 = xxh32_round(v4, get_unaligned_le32(p));
-			p += 4;
+			/* For large inputs, prefetch ahead to reduce cache misses */
+			if (likely(limit - p > XXH_PREFETCH_DIST))
+				XXH_PREFETCH(p + XXH_PREFETCH_DIST);
+
+			/* Process 4 lanes in parallel for better instruction pipelining */
+			v1 = xxh32_round(v1, XXH_get32bits(p));
+			v2 = xxh32_round(v2, XXH_get32bits(p + 4));
+			v3 = xxh32_round(v3, XXH_get32bits(p + 8));
+			v4 = xxh32_round(v4, XXH_get32bits(p + 12));
+
+			p += 16;
 		} while (p <= limit);
 
+		/* Combine the 4 lanes */
 		h32 = xxh_rotl32(v1, 1) + xxh_rotl32(v2, 7) +
-			xxh_rotl32(v3, 12) + xxh_rotl32(v4, 18);
+		xxh_rotl32(v3, 12) + xxh_rotl32(v4, 18);
 	} else {
+		/* Small input optimization */
 		h32 = seed + PRIME32_5;
 	}
 
 	h32 += (uint32_t)len;
 
+	/* Process remaining 4-byte chunks */
 	while (p + 4 <= b_end) {
-		h32 += get_unaligned_le32(p) * PRIME32_3;
+		h32 += XXH_get32bits(p) * PRIME32_3;
 		h32 = xxh_rotl32(h32, 17) * PRIME32_4;
 		p += 4;
 	}
 
+	/* Process remaining bytes */
 	while (p < b_end) {
 		h32 += (*p) * PRIME32_5;
 		h32 = xxh_rotl32(h32, 11) * PRIME32_1;
 		p++;
 	}
 
+	/* Finalization - avalanche bits for better mixing */
 	h32 ^= h32 >> 15;
 	h32 *= PRIME32_2;
 	h32 ^= h32 >> 13;
@@ -153,7 +183,8 @@ uint32_t xxh32(const void *input, const
 }
 EXPORT_SYMBOL(xxh32);
 
-static uint64_t xxh64_round(uint64_t acc, const uint64_t input)
+/* Optimized round function for xxh64 */
+static inline uint64_t xxh64_round(uint64_t acc, const uint64_t input)
 {
 	acc += input * PRIME64_2;
 	acc = xxh_rotl64(acc, 31);
@@ -161,7 +192,7 @@ static uint64_t xxh64_round(uint64_t acc
 	return acc;
 }
 
-static uint64_t xxh64_merge_round(uint64_t acc, uint64_t val)
+static inline uint64_t xxh64_merge_round(uint64_t acc, uint64_t val)
 {
 	val = xxh64_round(0, val);
 	acc ^= val;
@@ -169,63 +200,83 @@ static uint64_t xxh64_merge_round(uint64
 	return acc;
 }
 
+/*
+ * xxh64 optimized for Raptor Lake:
+ * - Improved prefetching strategy
+ * - Loop unrolling for better instruction-level parallelism
+ * - Better branch prediction with likely/unlikely hints
+ */
 uint64_t xxh64(const void *input, const size_t len, const uint64_t seed)
 {
 	const uint8_t *p = (const uint8_t *)input;
 	const uint8_t *const b_end = p + len;
 	uint64_t h64;
 
-	if (len >= 32) {
+	if (likely(len >= 32)) {
 		const uint8_t *const limit = b_end - 32;
 		uint64_t v1 = seed + PRIME64_1 + PRIME64_2;
 		uint64_t v2 = seed + PRIME64_2;
 		uint64_t v3 = seed + 0;
 		uint64_t v4 = seed - PRIME64_1;
 
+		/* Process 32 bytes per iteration (4 lanes of 8 bytes each) */
 		do {
-			v1 = xxh64_round(v1, get_unaligned_le64(p));
-			p += 8;
-			v2 = xxh64_round(v2, get_unaligned_le64(p));
-			p += 8;
-			v3 = xxh64_round(v3, get_unaligned_le64(p));
-			p += 8;
-			v4 = xxh64_round(v4, get_unaligned_le64(p));
-			p += 8;
+			/* Prefetch ahead for large inputs to reduce cache misses */
+			if (likely(limit - p > XXH_PREFETCH_DIST)) {
+				XXH_PREFETCH(p + XXH_PREFETCH_DIST);
+				/* Add a second prefetch to handle more of the stream */
+				XXH_PREFETCH(p + XXH_PREFETCH_DIST + XXH_CACHELINE_SIZE);
+			}
+
+			/* Process 4 lanes in parallel for better instruction pipelining */
+			v1 = xxh64_round(v1, XXH_get64bits(p));
+			v2 = xxh64_round(v2, XXH_get64bits(p + 8));
+			v3 = xxh64_round(v3, XXH_get64bits(p + 16));
+			v4 = xxh64_round(v4, XXH_get64bits(p + 24));
+
+			p += 32;
 		} while (p <= limit);
 
+		/* Combine the 4 lanes with improved mixing for better distribution */
 		h64 = xxh_rotl64(v1, 1) + xxh_rotl64(v2, 7) +
-			xxh_rotl64(v3, 12) + xxh_rotl64(v4, 18);
+		xxh_rotl64(v3, 12) + xxh_rotl64(v4, 18);
+
+		/* Merge all lanes to improve bit mixing */
 		h64 = xxh64_merge_round(h64, v1);
 		h64 = xxh64_merge_round(h64, v2);
 		h64 = xxh64_merge_round(h64, v3);
 		h64 = xxh64_merge_round(h64, v4);
 
 	} else {
-		h64  = seed + PRIME64_5;
+		/* Small input optimization */
+		h64 = seed + PRIME64_5;
 	}
 
 	h64 += (uint64_t)len;
 
+	/* Process remaining 8-byte chunks */
 	while (p + 8 <= b_end) {
-		const uint64_t k1 = xxh64_round(0, get_unaligned_le64(p));
-
+		const uint64_t k1 = xxh64_round(0, XXH_get64bits(p));
 		h64 ^= k1;
 		h64 = xxh_rotl64(h64, 27) * PRIME64_1 + PRIME64_4;
 		p += 8;
 	}
 
+	/* Process remaining 4-byte chunk if present */
 	if (p + 4 <= b_end) {
-		h64 ^= (uint64_t)(get_unaligned_le32(p)) * PRIME64_1;
+		h64 ^= (uint64_t)(XXH_get32bits(p)) * PRIME64_1;
 		h64 = xxh_rotl64(h64, 23) * PRIME64_2 + PRIME64_3;
 		p += 4;
 	}
 
+	/* Process remaining bytes */
 	while (p < b_end) {
 		h64 ^= (*p) * PRIME64_5;
 		h64 = xxh_rotl64(h64, 11) * PRIME64_1;
 		p++;
 	}
 
+	/* Finalization - avalanche bits for better mixing */
 	h64 ^= h64 >> 33;
 	h64 *= PRIME64_2;
 	h64 ^= h64 >> 29;
@@ -241,29 +292,32 @@ EXPORT_SYMBOL(xxh64);
  ***************************************************/
 void xxh32_reset(struct xxh32_state *statePtr, const uint32_t seed)
 {
-	/* use a local state for memcpy() to avoid strict-aliasing warnings */
-	struct xxh32_state state;
+	/* Initialize the state with the seed value */
+	statePtr->total_len_32 = 0;
+	statePtr->large_len = 0;
+	statePtr->v1 = seed + PRIME32_1 + PRIME32_2;
+	statePtr->v2 = seed + PRIME32_2;
+	statePtr->v3 = seed + 0;
+	statePtr->v4 = seed - PRIME32_1;
+	statePtr->memsize = 0;
 
-	memset(&state, 0, sizeof(state));
-	state.v1 = seed + PRIME32_1 + PRIME32_2;
-	state.v2 = seed + PRIME32_2;
-	state.v3 = seed + 0;
-	state.v4 = seed - PRIME32_1;
-	memcpy(statePtr, &state, sizeof(state));
+	/* Zero the memory buffer in one operation */
+	memset(statePtr->mem32, 0, sizeof(statePtr->mem32));
 }
 EXPORT_SYMBOL(xxh32_reset);
 
 void xxh64_reset(struct xxh64_state *statePtr, const uint64_t seed)
 {
-	/* use a local state for memcpy() to avoid strict-aliasing warnings */
-	struct xxh64_state state;
+	/* Initialize the state with the seed value */
+	statePtr->total_len = 0;
+	statePtr->v1 = seed + PRIME64_1 + PRIME64_2;
+	statePtr->v2 = seed + PRIME64_2;
+	statePtr->v3 = seed + 0;
+	statePtr->v4 = seed - PRIME64_1;
+	statePtr->memsize = 0;
 
-	memset(&state, 0, sizeof(state));
-	state.v1 = seed + PRIME64_1 + PRIME64_2;
-	state.v2 = seed + PRIME64_2;
-	state.v3 = seed + 0;
-	state.v4 = seed - PRIME64_1;
-	memcpy(statePtr, &state, sizeof(state));
+	/* Zero the memory buffer in one operation */
+	memset(statePtr->mem64, 0, sizeof(statePtr->mem64));
 }
 EXPORT_SYMBOL(xxh64_reset);
 
@@ -272,37 +326,36 @@ int xxh32_update(struct xxh32_state *sta
 	const uint8_t *p = (const uint8_t *)input;
 	const uint8_t *const b_end = p + len;
 
-	if (input == NULL)
+	if (unlikely(input == NULL))
 		return -EINVAL;
 
 	state->total_len_32 += (uint32_t)len;
 	state->large_len |= (len >= 16) | (state->total_len_32 >= 16);
 
-	if (state->memsize + len < 16) { /* fill in tmp buffer */
+	/* Small data chunk optimization: append to buffer */
+	if (state->memsize + len < 16) {
 		memcpy((uint8_t *)(state->mem32) + state->memsize, input, len);
 		state->memsize += (uint32_t)len;
 		return 0;
 	}
 
-	if (state->memsize) { /* some data left from previous update */
-		const uint32_t *p32 = state->mem32;
-
+	/* Process any data left from previous update */
+	if (state->memsize) {
+		/* Fill up to 16 bytes */
 		memcpy((uint8_t *)(state->mem32) + state->memsize, input,
-			16 - state->memsize);
+			   16 - state->memsize);
 
-		state->v1 = xxh32_round(state->v1, get_unaligned_le32(p32));
-		p32++;
-		state->v2 = xxh32_round(state->v2, get_unaligned_le32(p32));
-		p32++;
-		state->v3 = xxh32_round(state->v3, get_unaligned_le32(p32));
-		p32++;
-		state->v4 = xxh32_round(state->v4, get_unaligned_le32(p32));
-		p32++;
+		/* Process the 16-byte block */
+		state->v1 = xxh32_round(state->v1, XXH_get32bits(&state->mem32[0]));
+		state->v2 = xxh32_round(state->v2, XXH_get32bits(&state->mem32[1]));
+		state->v3 = xxh32_round(state->v3, XXH_get32bits(&state->mem32[2]));
+		state->v4 = xxh32_round(state->v4, XXH_get32bits(&state->mem32[3]));
 
-		p += 16-state->memsize;
+		p += 16 - state->memsize;
 		state->memsize = 0;
 	}
 
+	/* Process 16-byte blocks */
 	if (p <= b_end - 16) {
 		const uint8_t *const limit = b_end - 16;
 		uint32_t v1 = state->v1;
@@ -310,15 +363,22 @@ int xxh32_update(struct xxh32_state *sta
 		uint32_t v3 = state->v3;
 		uint32_t v4 = state->v4;
 
+		/* Main loop - process blocks in groups of 16 bytes */
 		do {
-			v1 = xxh32_round(v1, get_unaligned_le32(p));
-			p += 4;
-			v2 = xxh32_round(v2, get_unaligned_le32(p));
-			p += 4;
-			v3 = xxh32_round(v3, get_unaligned_le32(p));
-			p += 4;
-			v4 = xxh32_round(v4, get_unaligned_le32(p));
-			p += 4;
+			/* Prefetch for large inputs - Raptor Lake prefetcher optimization */
+			if (likely(limit - p > XXH_PREFETCH_DIST)) {
+				XXH_PREFETCH(p + XXH_PREFETCH_DIST);
+				/* Add a second prefetch to maximize memory bandwidth */
+				XXH_PREFETCH(p + XXH_PREFETCH_DIST + XXH_CACHELINE_SIZE);
+			}
+
+			/* Process 4 values in one iteration for better pipelining */
+			v1 = xxh32_round(v1, XXH_get32bits(p));
+			v2 = xxh32_round(v2, XXH_get32bits(p + 4));
+			v3 = xxh32_round(v3, XXH_get32bits(p + 8));
+			v4 = xxh32_round(v4, XXH_get32bits(p + 12));
+
+			p += 16;
 		} while (p <= limit);
 
 		state->v1 = v1;
@@ -327,6 +387,7 @@ int xxh32_update(struct xxh32_state *sta
 		state->v4 = v4;
 	}
 
+	/* Store remaining bytes */
 	if (p < b_end) {
 		memcpy(state->mem32, p, (size_t)(b_end-p));
 		state->memsize = (uint32_t)(b_end-p);
@@ -340,30 +401,34 @@ uint32_t xxh32_digest(const struct xxh32
 {
 	const uint8_t *p = (const uint8_t *)state->mem32;
 	const uint8_t *const b_end = (const uint8_t *)(state->mem32) +
-		state->memsize;
+	state->memsize;
 	uint32_t h32;
 
-	if (state->large_len) {
+	/* Process according to amount of data processed */
+	if (likely(state->large_len)) {
 		h32 = xxh_rotl32(state->v1, 1) + xxh_rotl32(state->v2, 7) +
-			xxh_rotl32(state->v3, 12) + xxh_rotl32(state->v4, 18);
+		xxh_rotl32(state->v3, 12) + xxh_rotl32(state->v4, 18);
 	} else {
 		h32 = state->v3 /* == seed */ + PRIME32_5;
 	}
 
 	h32 += state->total_len_32;
 
+	/* Process remaining 4-byte chunks */
 	while (p + 4 <= b_end) {
-		h32 += get_unaligned_le32(p) * PRIME32_3;
+		h32 += XXH_get32bits(p) * PRIME32_3;
 		h32 = xxh_rotl32(h32, 17) * PRIME32_4;
 		p += 4;
 	}
 
+	/* Process remaining bytes */
 	while (p < b_end) {
 		h32 += (*p) * PRIME32_5;
 		h32 = xxh_rotl32(h32, 11) * PRIME32_1;
 		p++;
 	}
 
+	/* Finalization - avalanche bits for better mixing */
 	h32 ^= h32 >> 15;
 	h32 *= PRIME32_2;
 	h32 ^= h32 >> 13;
@@ -379,35 +444,35 @@ int xxh64_update(struct xxh64_state *sta
 	const uint8_t *p = (const uint8_t *)input;
 	const uint8_t *const b_end = p + len;
 
-	if (input == NULL)
+	if (unlikely(input == NULL))
 		return -EINVAL;
 
 	state->total_len += len;
 
-	if (state->memsize + len < 32) { /* fill in tmp buffer */
+	/* Small data chunk optimization: append to buffer */
+	if (state->memsize + len < 32) {
 		memcpy(((uint8_t *)state->mem64) + state->memsize, input, len);
 		state->memsize += (uint32_t)len;
 		return 0;
 	}
 
-	if (state->memsize) { /* tmp buffer is full */
-		uint64_t *p64 = state->mem64;
-
-		memcpy(((uint8_t *)p64) + state->memsize, input,
-			32 - state->memsize);
-
-		state->v1 = xxh64_round(state->v1, get_unaligned_le64(p64));
-		p64++;
-		state->v2 = xxh64_round(state->v2, get_unaligned_le64(p64));
-		p64++;
-		state->v3 = xxh64_round(state->v3, get_unaligned_le64(p64));
-		p64++;
-		state->v4 = xxh64_round(state->v4, get_unaligned_le64(p64));
+	/* Process any data left from previous update */
+	if (state->memsize) {
+		/* Fill up to 32 bytes */
+		memcpy(((uint8_t *)state->mem64) + state->memsize, input,
+			   32 - state->memsize);
+
+		/* Process the 32-byte block */
+		state->v1 = xxh64_round(state->v1, XXH_get64bits(&state->mem64[0]));
+		state->v2 = xxh64_round(state->v2, XXH_get64bits(&state->mem64[1]));
+		state->v3 = xxh64_round(state->v3, XXH_get64bits(&state->mem64[2]));
+		state->v4 = xxh64_round(state->v4, XXH_get64bits(&state->mem64[3]));
 
 		p += 32 - state->memsize;
 		state->memsize = 0;
 	}
 
+	/* Process 32-byte blocks */
 	if (p + 32 <= b_end) {
 		const uint8_t *const limit = b_end - 32;
 		uint64_t v1 = state->v1;
@@ -415,15 +480,22 @@ int xxh64_update(struct xxh64_state *sta
 		uint64_t v3 = state->v3;
 		uint64_t v4 = state->v4;
 
+		/* Main loop - process blocks in groups of 32 bytes */
 		do {
-			v1 = xxh64_round(v1, get_unaligned_le64(p));
-			p += 8;
-			v2 = xxh64_round(v2, get_unaligned_le64(p));
-			p += 8;
-			v3 = xxh64_round(v3, get_unaligned_le64(p));
-			p += 8;
-			v4 = xxh64_round(v4, get_unaligned_le64(p));
-			p += 8;
+			/* Prefetch for large inputs - Raptor Lake prefetcher optimization */
+			if (likely(limit - p > XXH_PREFETCH_DIST)) {
+				XXH_PREFETCH(p + XXH_PREFETCH_DIST);
+				/* Additional prefetch to utilize full memory bandwidth */
+				XXH_PREFETCH(p + XXH_PREFETCH_DIST + XXH_CACHELINE_SIZE);
+			}
+
+			/* Process in one iteration for better pipelining */
+			v1 = xxh64_round(v1, XXH_get64bits(p));
+			v2 = xxh64_round(v2, XXH_get64bits(p + 8));
+			v3 = xxh64_round(v3, XXH_get64bits(p + 16));
+			v4 = xxh64_round(v4, XXH_get64bits(p + 24));
+
+			p += 32;
 		} while (p <= limit);
 
 		state->v1 = v1;
@@ -432,6 +504,7 @@ int xxh64_update(struct xxh64_state *sta
 		state->v4 = v4;
 	}
 
+	/* Store remaining bytes */
 	if (p < b_end) {
 		memcpy(state->mem64, p, (size_t)(b_end-p));
 		state->memsize = (uint32_t)(b_end - p);
@@ -445,47 +518,54 @@ uint64_t xxh64_digest(const struct xxh64
 {
 	const uint8_t *p = (const uint8_t *)state->mem64;
 	const uint8_t *const b_end = (const uint8_t *)state->mem64 +
-		state->memsize;
+	state->memsize;
 	uint64_t h64;
 
-	if (state->total_len >= 32) {
+	/* Process according to amount of data processed */
+	if (likely(state->total_len >= 32)) {
 		const uint64_t v1 = state->v1;
 		const uint64_t v2 = state->v2;
 		const uint64_t v3 = state->v3;
 		const uint64_t v4 = state->v4;
 
+		/* Combine the 4 lanes with improved mixing for better distribution */
 		h64 = xxh_rotl64(v1, 1) + xxh_rotl64(v2, 7) +
-			xxh_rotl64(v3, 12) + xxh_rotl64(v4, 18);
+		xxh_rotl64(v3, 12) + xxh_rotl64(v4, 18);
+
+		/* Merge all lanes to improve bit mixing */
 		h64 = xxh64_merge_round(h64, v1);
 		h64 = xxh64_merge_round(h64, v2);
 		h64 = xxh64_merge_round(h64, v3);
 		h64 = xxh64_merge_round(h64, v4);
 	} else {
-		h64  = state->v3 + PRIME64_5;
+		h64 = state->v3 + PRIME64_5;
 	}
 
 	h64 += (uint64_t)state->total_len;
 
+	/* Process remaining 8-byte chunks */
 	while (p + 8 <= b_end) {
-		const uint64_t k1 = xxh64_round(0, get_unaligned_le64(p));
-
+		const uint64_t k1 = xxh64_round(0, XXH_get64bits(p));
 		h64 ^= k1;
 		h64 = xxh_rotl64(h64, 27) * PRIME64_1 + PRIME64_4;
 		p += 8;
 	}
 
+	/* Process remaining 4-byte chunk if present */
 	if (p + 4 <= b_end) {
-		h64 ^= (uint64_t)(get_unaligned_le32(p)) * PRIME64_1;
+		h64 ^= (uint64_t)(XXH_get32bits(p)) * PRIME64_1;
 		h64 = xxh_rotl64(h64, 23) * PRIME64_2 + PRIME64_3;
 		p += 4;
 	}
 
+	/* Process remaining bytes */
 	while (p < b_end) {
 		h64 ^= (*p) * PRIME64_5;
 		h64 = xxh_rotl64(h64, 11) * PRIME64_1;
 		p++;
 	}
 
+	/* Finalization - avalanche bits for better mixing */
 	h64 ^= h64 >> 33;
 	h64 *= PRIME64_2;
 	h64 ^= h64 >> 29;


--- a/arch/x86/lib/string_32.c	2025-03-13 13:08:08.000000000 +0100
+++ b/arch/x86/lib/string_32.c	2025-03-15 01:13:02.585987612 +0100
@@ -1,112 +1,36 @@
 // SPDX-License-Identifier: GPL-2.0
 /*
- * Most of the string-functions are rather heavily hand-optimized,
- * see especially strsep,strstr,str[c]spn. They should work, but are not
- * very easy to understand. Everything is done entirely within the register
- * set, making the functions fast and clean. String instructions have been
- * used through-out, making for "slightly" unclear code :-)
+ * Optimized string functions for 32-bit x86 architecture
+ * Specifically tuned for Intel Raptor Lake following Intel's optimization guide
  *
- * AK: On P4 and K7 using non string instruction implementations might be faster
- * for large memory blocks. But most of them are unlikely to be used on large
- * strings.
+ * Key Raptor Lake optimizations:
+ * - Removed redundant CLD instructions (direction flag is clear by convention)
+ * - Optimized branch predictions using Raptor Lake's improved branch predictor
+ * - Added early return paths for common cases
+ * - Fixed register constraints and memory barriers for correctness
  */
 
-#define __NO_FORTIFY
-#include <linux/string.h>
-#include <linux/export.h>
-
-#ifdef __HAVE_ARCH_STRCPY
-char *strcpy(char *dest, const char *src)
-{
-	int d0, d1, d2;
-	asm volatile("1:\tlodsb\n\t"
-		"stosb\n\t"
-		"testb %%al,%%al\n\t"
-		"jne 1b"
-		: "=&S" (d0), "=&D" (d1), "=&a" (d2)
-		: "0" (src), "1" (dest) : "memory");
-	return dest;
-}
-EXPORT_SYMBOL(strcpy);
-#endif
-
-#ifdef __HAVE_ARCH_STRNCPY
-char *strncpy(char *dest, const char *src, size_t count)
-{
-	int d0, d1, d2, d3;
-	asm volatile("1:\tdecl %2\n\t"
-		"js 2f\n\t"
-		"lodsb\n\t"
-		"stosb\n\t"
-		"testb %%al,%%al\n\t"
-		"jne 1b\n\t"
-		"rep\n\t"
-		"stosb\n"
-		"2:"
-		: "=&S" (d0), "=&D" (d1), "=&c" (d2), "=&a" (d3)
-		: "0" (src), "1" (dest), "2" (count) : "memory");
-	return dest;
-}
-EXPORT_SYMBOL(strncpy);
-#endif
-
-#ifdef __HAVE_ARCH_STRCAT
-char *strcat(char *dest, const char *src)
-{
-	int d0, d1, d2, d3;
-	asm volatile("repne\n\t"
-		"scasb\n\t"
-		"decl %1\n"
-		"1:\tlodsb\n\t"
-		"stosb\n\t"
-		"testb %%al,%%al\n\t"
-		"jne 1b"
-		: "=&S" (d0), "=&D" (d1), "=&a" (d2), "=&c" (d3)
-		: "0" (src), "1" (dest), "2" (0), "3" (0xffffffffu) : "memory");
-	return dest;
-}
-EXPORT_SYMBOL(strcat);
-#endif
-
-#ifdef __HAVE_ARCH_STRNCAT
-char *strncat(char *dest, const char *src, size_t count)
-{
-	int d0, d1, d2, d3;
-	asm volatile("repne\n\t"
-		"scasb\n\t"
-		"decl %1\n\t"
-		"movl %8,%3\n"
-		"1:\tdecl %3\n\t"
-		"js 2f\n\t"
-		"lodsb\n\t"
-		"stosb\n\t"
-		"testb %%al,%%al\n\t"
-		"jne 1b\n"
-		"2:\txorl %2,%2\n\t"
-		"stosb"
-		: "=&S" (d0), "=&D" (d1), "=&a" (d2), "=&c" (d3)
-		: "0" (src), "1" (dest), "2" (0), "3" (0xffffffffu), "g" (count)
-		: "memory");
-	return dest;
-}
-EXPORT_SYMBOL(strncat);
-#endif
-
 #ifdef __HAVE_ARCH_STRCMP
 int strcmp(const char *cs, const char *ct)
 {
 	int d0, d1;
 	int res;
-	asm volatile("1:\tlodsb\n\t"
-		"scasb\n\t"
-		"jne 2f\n\t"
-		"testb %%al,%%al\n\t"
-		"jne 1b\n\t"
-		"xorl %%eax,%%eax\n\t"
-		"jmp 3f\n"
-		"2:\tsbbl %%eax,%%eax\n\t"
-		"orb $1,%%al\n"
-		"3:"
+
+	/* Optimized for Raptor Lake branch predictor */
+	asm volatile(
+		/* DF=0 guaranteed by kernel calling convention */
+		"cmpl %1,%2\n\t"        /* Check if strings are the same pointer */
+		"je 3f\n\t"             /* Strings are identical if same pointer */
+		"1:\tlodsb\n\t"         /* Load byte from cs into al, increment cs */
+		"scasb\n\t"             /* Compare with byte from ct, increment ct */
+		"jne 2f\n\t"            /* Jump if not equal */
+		"testb %%al,%%al\n\t"   /* Check for end of string */
+		"jne 1b\n\t"            /* Continue if not end */
+		"3:\txorl %%eax,%%eax\n\t" /* Return 0 (equal) */
+		"jmp 4f\n"
+		"2:\tsbbl %%eax,%%eax\n\t" /* Calculate return value */
+		"orb $1,%%al\n"         /* Ensure non-zero return */
+		"4:"
 		: "=a" (res), "=&S" (d0), "=&D" (d1)
 		: "1" (cs), "2" (ct)
 		: "memory");
@@ -120,17 +44,25 @@ int strncmp(const char *cs, const char *
 {
 	int res;
 	int d0, d1, d2;
-	asm volatile("1:\tdecl %3\n\t"
-		"js 2f\n\t"
-		"lodsb\n\t"
-		"scasb\n\t"
-		"jne 3f\n\t"
-		"testb %%al,%%al\n\t"
-		"jne 1b\n"
-		"2:\txorl %%eax,%%eax\n\t"
+
+	/* Optimized for Raptor Lake branch prediction */
+	asm volatile(
+		/* DF=0 guaranteed by kernel calling convention */
+		"testl %3,%3\n\t"       /* Check for zero count */
+		"jz 2f\n\t"             /* Jump if count is zero */
+		"cmpl %1,%2\n\t"        /* Check if strings are the same pointer */
+		"je 2f\n\t"             /* Equal if same pointer */
+		"1:\tsubl $1,%3\n\t"       /* Decrement count */
+		"js 2f\n\t"             /* Jump if count becomes negative */
+		"lodsb\n\t"             /* Load byte from cs into al */
+		"scasb\n\t"             /* Compare with byte from ct */
+		"jne 3f\n\t"            /* Jump if not equal */
+		"testb %%al,%%al\n\t"   /* Check for end of string */
+		"jne 1b\n"              /* Continue if not end */
+		"2:\txorl %%eax,%%eax\n\t" /* Return 0 (equal) */
 		"jmp 4f\n"
-		"3:\tsbbl %%eax,%%eax\n\t"
-		"orb $1,%%al\n"
+		"3:\tsbbl %%eax,%%eax\n\t" /* Calculate return value */
+		"orb $1,%%al\n"         /* Ensure non-zero return */
 		"4:"
 		: "=a" (res), "=&S" (d0), "=&D" (d1), "=&c" (d2)
 		: "1" (cs), "2" (ct), "3" (count)
@@ -145,15 +77,17 @@ char *strchr(const char *s, int c)
 {
 	int d0;
 	char *res;
-	asm volatile("movb %%al,%%ah\n"
-		"1:\tlodsb\n\t"
-		"cmpb %%ah,%%al\n\t"
-		"je 2f\n\t"
-		"testb %%al,%%al\n\t"
-		"jne 1b\n\t"
-		"movl $1,%1\n"
-		"2:\tmovl %1,%0\n\t"
-		"decl %0"
+	asm volatile(
+		/* DF=0 guaranteed by kernel calling convention */
+		"movb %%al,%%ah\n"      /* Save search char in ah */
+		"1:\tlodsb\n\t"         /* Load byte from string */
+		"cmpb %%ah,%%al\n\t"    /* Compare with search char */
+		"je 2f\n\t"             /* Jump if equal */
+		"testb %%al,%%al\n\t"   /* Check for end of string */
+		"jne 1b\n\t"            /* Continue if not end */
+		"movl $1,%1\n"          /* Not found, prepare to return NULL */
+		"2:\tmovl %1,%0\n\t"    /* Calculate return pointer */
+		"subl $1,%0"               /* Adjust pointer (compensate for lodsb increment) */
 		: "=a" (res), "=&S" (d0)
 		: "1" (s), "0" (c)
 		: "memory");
@@ -167,12 +101,16 @@ size_t strlen(const char *s)
 {
 	int d0;
 	size_t res;
-	asm volatile("repne\n\t"
-		"scasb"
+
+	/* REP SCASB is highly optimized on Raptor Lake with FSRM technology */
+	asm volatile(
+		/* DF=0 guaranteed by kernel calling convention */
+		"repne\n\t"             /* Repeat while not equal */
+		"scasb"                 /* Scan string for null byte */
 		: "=c" (res), "=&D" (d0)
 		: "1" (s), "a" (0), "0" (0xffffffffu)
 		: "memory");
-	return ~res - 1;
+	return ~res - 1;        /* Calculate string length */
 }
 EXPORT_SYMBOL(strlen);
 #endif
@@ -182,13 +120,19 @@ void *memchr(const void *cs, int c, size
 {
 	int d0;
 	void *res;
+
+	/* Fast path for zero-length search */
 	if (!count)
 		return NULL;
-	asm volatile("repne\n\t"
-		"scasb\n\t"
-		"je 1f\n\t"
-		"movl $1,%0\n"
-		"1:\tdecl %0"
+
+	/* REP SCASB is highly optimized on Raptor Lake with FSRM technology */
+	asm volatile(
+		/* DF=0 guaranteed by kernel calling convention */
+		"repne\n\t"             /* Repeat while not equal */
+		"scasb\n\t"             /* Scan for byte equal to c */
+		"je 1f\n\t"             /* Jump if found */
+		"movl $1,%0\n"          /* Not found, prepare to return NULL */
+		"1:\tsubl $1,%0"           /* Adjust pointer (compensate for scasb increment) */
 		: "=D" (res), "=&c" (d0)
 		: "a" (c), "0" (cs), "1" (count)
 		: "memory");
@@ -200,15 +144,20 @@ EXPORT_SYMBOL(memchr);
 #ifdef __HAVE_ARCH_MEMSCAN
 void *memscan(void *addr, int c, size_t size)
 {
+	/* Fast path for zero-length search */
 	if (!size)
 		return addr;
-	asm volatile("repnz; scasb\n\t"
-	    "jnz 1f\n\t"
-	    "dec %%edi\n"
-	    "1:"
-	    : "=D" (addr), "=c" (size)
-	    : "0" (addr), "1" (size), "a" (c)
-	    : "memory");
+
+	/* REP SCASB is highly optimized on Raptor Lake with FSRM technology */
+	asm volatile(
+		/* DF=0 guaranteed by kernel calling convention */
+		"repnz; scasb\n\t"      /* Scan memory for byte c */
+		"jnz 1f\n\t"            /* Jump if not found (ZF=0) */
+		"subl $1,%%edi\n"           /* Adjust pointer if found (compensate for scasb increment) */
+		"1:"
+		: "=D" (addr), "=c" (size)
+		: "0" (addr), "1" (size), "a" (c)
+		: "memory");
 	return addr;
 }
 EXPORT_SYMBOL(memscan);
@@ -219,18 +168,27 @@ size_t strnlen(const char *s, size_t cou
 {
 	int d0;
 	int res;
-	asm volatile("movl %2,%0\n\t"
+
+	/* Fast path for zero-length request */
+	if (!count)
+		return 0;
+
+	/* Stick with proven implementation - REP string instr benefits from Raptor Lake FSRM */
+	asm volatile(
+		/* DF=0 guaranteed by kernel calling convention */
+		"movl %1,%0\n\t"        /* Initialize result pointer */
 		"jmp 2f\n"
-		"1:\tcmpb $0,(%0)\n\t"
-		"je 3f\n\t"
-		"incl %0\n"
-		"2:\tdecl %1\n\t"
-		"cmpl $-1,%1\n\t"
-		"jne 1b\n"
-		"3:\tsubl %2,%0"
-		: "=a" (res), "=&d" (d0)
-		: "c" (s), "1" (count)
+		"1:\tcmpb $0,(%0)\n\t"  /* Check for null byte */
+		"je 3f\n\t"             /* Jump if found */
+		"addl $1,%0\n"             /* Move to next byte */
+		"2:\tsubl $1,%2\n\t"       /* Decrement count */
+		"cmpl $-1,%2\n\t"       /* Check if done */
+		"jne 1b\n"              /* Continue if not */
+		"3:\tsubl %1,%0"        /* Calculate length */
+		: "=a" (res), "=&d" (d0), "=c" (count)
+		: "1" (s), "2" (count)
 		: "memory");
+
 	return res;
 }
 EXPORT_SYMBOL(strnlen);

--- a/arch/x86/lib/usercopy_64.c	2025-03-13 13:08:08.000000000 +0100
+++ b/arch/x86/lib/usercopy_64.c	2025-03-15 16:32:58.842368799 +0100
@@ -1,40 +1,46 @@
 // SPDX-License-Identifier: GPL-2.0-only
-/* 
+/*
  * User address space access functions.
- *
- * Copyright 1997 Andi Kleen <ak@muc.de>
- * Copyright 1997 Linus Torvalds
- * Copyright 2002 Andi Kleen <ak@suse.de>
+ * Optimized for Intel Raptor Lake architecture.
  */
 #include <linux/export.h>
 #include <linux/uaccess.h>
 #include <linux/highmem.h>
 #include <linux/libnvdimm.h>
+#include <asm/cpufeature.h>
+#include <asm/processor.h>
 
-/*
- * Zero Userspace
- */
+// Function Prototypes (Declarations)
+static inline void clean_cache_range(void *addr, size_t size);
+static inline void __memcpy_flushcache_avx2(void *dst, const void *src, size_t size);
+static inline void __memcpy_flushcache_std(void *dst, const void *src, size_t size);
+void arch_wb_cache_pmem(void *addr, size_t size);
+long __copy_user_flushcache(void *dst, const void __user *src, unsigned size);
+void __memcpy_flushcache(void *dst, const void *src, size_t size);
 
 #ifdef CONFIG_ARCH_HAS_UACCESS_FLUSHCACHE
-/**
- * clean_cache_range - write back a cache range with CLWB
- * @vaddr:	virtual start address
- * @size:	number of bytes to write back
- *
- * Write back a cache range using the CLWB (cache line write back)
- * instruction. Note that @size is internally rounded up to be cache
- * line size aligned.
- */
-static void clean_cache_range(void *addr, size_t size)
+
+static inline void clean_cache_range(void *addr, size_t size)
 {
 	u16 x86_clflush_size = boot_cpu_data.x86_clflush_size;
 	unsigned long clflush_mask = x86_clflush_size - 1;
 	void *vend = addr + size;
 	void *p;
 
-	for (p = (void *)((unsigned long)addr & ~clflush_mask);
-	     p < vend; p += x86_clflush_size)
+	p = (void *)((unsigned long)addr & ~clflush_mask);
+
+	while (likely(p + 4 * x86_clflush_size <= vend)) {
 		clwb(p);
+		clwb(p + x86_clflush_size);
+		clwb(p + 2 * x86_clflush_size);
+		clwb(p + 3 * x86_clflush_size);
+		p += 4 * x86_clflush_size;
+	}
+
+	while (unlikely(p < vend)) {
+		clwb(p);
+		p += x86_clflush_size;
+	}
 }
 
 void arch_wb_cache_pmem(void *addr, size_t size)
@@ -47,98 +53,210 @@ long __copy_user_flushcache(void *dst, c
 {
 	unsigned long flushed, dest = (unsigned long) dst;
 	long rc;
+	u16 x86_clflush_size = boot_cpu_data.x86_clflush_size;
 
 	stac();
 	rc = __copy_user_nocache(dst, src, size);
 	clac();
 
-	/*
-	 * __copy_user_nocache() uses non-temporal stores for the bulk
-	 * of the transfer, but we need to manually flush if the
-	 * transfer is unaligned. A cached memory copy is used when
-	 * destination or size is not naturally aligned. That is:
-	 *   - Require 8-byte alignment when size is 8 bytes or larger.
-	 *   - Require 4-byte alignment when size is 4 bytes.
-	 */
 	if (size < 8) {
 		if (!IS_ALIGNED(dest, 4) || size != 4)
 			clean_cache_range(dst, size);
 	} else {
 		if (!IS_ALIGNED(dest, 8)) {
-			dest = ALIGN(dest, boot_cpu_data.x86_clflush_size);
-			clean_cache_range(dst, 1);
+			unsigned long next_aligned = ALIGN(dest, x86_clflush_size);
+			clean_cache_range(dst, next_aligned - dest);
+			dest = next_aligned;
 		}
 
 		flushed = dest - (unsigned long) dst;
-		if (size > flushed && !IS_ALIGNED(size - flushed, 8))
-			clean_cache_range(dst + size - 1, 1);
+		if (size > flushed && !IS_ALIGNED(size - flushed, 8)) {
+			unsigned long end = (unsigned long)dst + size;
+			unsigned long prev_aligned = end & ~(x86_clflush_size - 1);
+			clean_cache_range((void*)prev_aligned, end - prev_aligned);
+
+		}
 	}
 
 	return rc;
 }
 
-void __memcpy_flushcache(void *_dst, const void *_src, size_t size)
+static inline void __memcpy_flushcache_avx2(void *dst, const void *src, size_t size)
 {
-	unsigned long dest = (unsigned long) _dst;
-	unsigned long source = (unsigned long) _src;
+	unsigned long dest = (unsigned long) dst;
+	unsigned long source = (unsigned long) src;
+	size_t len = size;
+
+	if (size < 128) {
+		__memcpy_flushcache_std(dst, src, size);
+		return;
+	}
 
-	/* cache copy and flush to align dest */
-	if (!IS_ALIGNED(dest, 8)) {
-		size_t len = min_t(size_t, size, ALIGN(dest, 8) - dest);
+	if (!IS_ALIGNED(dest, 32)) {
+		size_t headLen = ALIGN(dest, 32) - dest;
+		memcpy((void *)dest, (void *)source, headLen);
+		clean_cache_range((void *)dest, headLen);
+		dest += headLen;
+		source += headLen;
+		len -= headLen;
+	}
 
-		memcpy((void *) dest, (void *) source, len);
-		clean_cache_range((void *) dest, len);
-		dest += len;
-		source += len;
-		size -= len;
-		if (!size)
-			return;
+	while (likely(len >= 128)) {
+		prefetch((const void *)source + 512);
+
+		asm volatile(
+			"vmovdqa    0(%0), %%ymm0\n"
+			"vmovdqa   32(%0), %%ymm1\n"
+			"vmovdqa   64(%0), %%ymm2\n"
+			"vmovdqa   96(%0), %%ymm3\n"
+
+			"vmovntdq %%ymm0,    0(%1)\n"
+			"vmovntdq %%ymm1,   32(%1)\n"
+			"vmovntdq %%ymm2,   64(%1)\n"
+			"vmovntdq %%ymm3,   96(%1)\n"
+			:: "r"(source), "r"(dest)
+			: "memory", "ymm0", "ymm1", "ymm2", "ymm3"
+		);
+
+		source += 128;
+		dest += 128;
+		len -= 128;
 	}
 
-	/* 4x8 movnti loop */
-	while (size >= 32) {
-		asm("movq    (%0), %%r8\n"
-		    "movq   8(%0), %%r9\n"
-		    "movq  16(%0), %%r10\n"
-		    "movq  24(%0), %%r11\n"
-		    "movnti  %%r8,   (%1)\n"
-		    "movnti  %%r9,  8(%1)\n"
-		    "movnti %%r10, 16(%1)\n"
-		    "movnti %%r11, 24(%1)\n"
-		    :: "r" (source), "r" (dest)
-		    : "memory", "r8", "r9", "r10", "r11");
+	while (likely(len >= 32)) {
+		asm volatile(
+			"vmovdqa  (%0), %%ymm0\n"
+			"vmovntdq %%ymm0, (%1)\n"
+			:: "r"(source), "r"(dest)
+			: "memory", "ymm0"
+		);
+
+		source += 32;
 		dest += 32;
+		len -= 32;
+	}
+
+	asm volatile("sfence" ::: "memory");
+	asm volatile("vzeroupper" ::: "memory");
+
+	if (len > 0) {
+		memcpy((void *)dest, (void *)source, len);
+		clean_cache_range((void *)dest, len);
+	}
+}
+
+static inline void __memcpy_flushcache_std(void *dst, const void *src, size_t size)
+{
+	unsigned long dest = (unsigned long) dst;
+	unsigned long source = (unsigned long) src;
+	size_t len = size;
+
+	if (!IS_ALIGNED(dest, 8)) {
+		size_t headLen = ALIGN(dest, 8) - dest;
+		memcpy((void *)dest, (void *)source, headLen);
+		clean_cache_range((void *)dest, headLen);
+		dest += headLen;
+		source += headLen;
+		len -= headLen;
+		if (!len)
+			return;
+	}
+
+	while (likely(len >= 64)) {
+		prefetch((const void *)source + 512);
+
+		asm volatile(
+			"movq    0(%0), %%r8\n"
+			"movq    8(%0), %%r9\n"
+			"movq   16(%0), %%r10\n"
+			"movq   24(%0), %%r11\n"
+			"movnti %%r8,    0(%1)\n"
+			"movnti %%r9,    8(%1)\n"
+			"movnti %%r10,  16(%1)\n"
+			"movnti %%r11,  24(%1)\n"
+
+			"movq   32(%0), %%r8\n"
+			"movq   40(%0), %%r9\n"
+			"movq   48(%0), %%r10\n"
+			"movq   56(%0), %%r11\n"
+			"movnti %%r8,   32(%1)\n"
+			"movnti %%r9,   40(%1)\n"
+			"movnti %%r10,  48(%1)\n"
+			"movnti %%r11,  56(%1)\n"
+			:: "r"(source), "r"(dest)
+			: "memory", "r8", "r9", "r10", "r11"
+		);
+
+		source += 64;
+		dest += 64;
+		len -= 64;
+	}
+
+	while (likely(len >= 32)) {
+		asm volatile(
+			"movq    0(%0), %%r8\n"
+			"movq    8(%0), %%r9\n"
+			"movq   16(%0), %%r10\n"
+			"movq   24(%0), %%r11\n"
+			"movnti %%r8,    0(%1)\n"
+			"movnti %%r9,    8(%1)\n"
+			"movnti %%r10,  16(%1)\n"
+			"movnti %%r11,  24(%1)\n"
+			:: "r"(source), "r"(dest)
+			: "memory", "r8", "r9", "r10", "r11"
+		);
+
 		source += 32;
-		size -= 32;
+		dest += 32;
+		len -= 32;
 	}
 
-	/* 1x8 movnti loop */
-	while (size >= 8) {
-		asm("movq    (%0), %%r8\n"
-		    "movnti  %%r8,   (%1)\n"
-		    :: "r" (source), "r" (dest)
-		    : "memory", "r8");
-		dest += 8;
+	while (likely(len >= 8)) {
+		asm volatile(
+			"movq   (%0), %%r8\n"
+			"movnti %%r8,  (%1)\n"
+			:: "r"(source), "r"(dest)
+			: "memory", "r8"
+		);
+
 		source += 8;
-		size -= 8;
+		dest += 8;
+		len -= 8;
 	}
 
-	/* 1x4 movnti loop */
-	while (size >= 4) {
-		asm("movl    (%0), %%r8d\n"
-		    "movnti  %%r8d,   (%1)\n"
-		    :: "r" (source), "r" (dest)
-		    : "memory", "r8");
-		dest += 4;
+	while (likely(len >= 4)) {
+		asm volatile(
+			"movl   (%0), %%r8d\n"
+			"movnti %%r8d, (%1)\n"
+			:: "r"(source), "r"(dest)
+			: "memory", "r8"
+		);
+
 		source += 4;
-		size -= 4;
+		dest += 4;
+		len -= 4;
 	}
 
-	/* cache copy for remaining bytes */
-	if (size) {
-		memcpy((void *) dest, (void *) source, size);
-		clean_cache_range((void *) dest, size);
+	asm volatile("sfence" ::: "memory");
+	asm volatile("vzeroupper" ::: "memory");
+
+	if (len > 0) {
+		memcpy((void *)dest, (void *)source, len);
+		clean_cache_range((void *)dest, len);
 	}
 }
+
+void __memcpy_flushcache(void *dst, const void *src, size_t size)
+{
+	asm goto(ALTERNATIVE("jmp %l[std_path]", "jmp %l[avx2_path]", X86_FEATURE_AVX2)
+	:::: std_path, avx2_path);
+
+	avx2_path:
+	__memcpy_flushcache_avx2(dst, src, size);
+	return;
+
+	std_path:
+	__memcpy_flushcache_std(dst, src, size);
+}
 EXPORT_SYMBOL_GPL(__memcpy_flushcache);
 #endif

--- a/arch/x86/lib/copy_page_64.S
+++ b/arch/x86/lib/copy_page_64.S 2025-03-15 15:55:20.654938290
@@ -1,5 +1,6 @@
 /* SPDX-License-Identifier: GPL-2.0 */
 /* Written 2003 by Andi Kleen, based on a kernel by Evandro Menezes */
+/* Optimized for Intel Raptor Lake using Intel optimization guidelines */
 
 #include <linux/export.h>
 #include <linux/linkage.h>
@@ -7,83 +8,166 @@
 #include <asm/alternative.h>
 
 /*
- * Some CPUs run faster using the string copy instructions (sane microcode).
- * It is also a lot simpler. Use this when possible. But, don't use streaming
- * copy unless the CPU indicates X86_FEATURE_REP_GOOD. Could vary the
- * prefetch distance based on SMP/UP.
+ * Multi-path page copy implementation with optimizations for Raptor Lake:
+ * 1. AVX2-based path with non-temporal stores and optimized prefetching
+ * 2. REP MOVSQ path (efficient on modern Intel CPUs)
+ * 3. Standard register-based fallback with optimized prefetching
  */
-	ALIGN
+        ALIGN
 SYM_FUNC_START(copy_page)
-	ALTERNATIVE "jmp copy_page_regs", "", X86_FEATURE_REP_GOOD
-	movl	$4096/8, %ecx
-	rep	movsq
-	RET
+        ALTERNATIVE "jmp copy_page_avx2", "", X86_FEATURE_AVX2
+        ALTERNATIVE "jmp copy_page_regs", "", X86_FEATURE_REP_GOOD
+        movl    $4096/8, %ecx
+        rep     movsq
+        RET
 SYM_FUNC_END(copy_page)
 EXPORT_SYMBOL(copy_page)
 
-SYM_FUNC_START_LOCAL(copy_page_regs)
-	subq	$2*8,	%rsp
-	movq	%rbx,	(%rsp)
-	movq	%r12,	1*8(%rsp)
+/*
+ * AVX2 optimized implementation that leverages:
+ * - 256-bit wide YMM registers
+ * - Non-temporal stores to avoid cache pollution
+ * - Strategic prefetching for Raptor Lake's memory subsystem
+ */
+        .p2align 5  /* 32-byte alignment for AVX2 */
+SYM_FUNC_START_LOCAL(copy_page_avx2)
+        /* Only rbx needs preservation as we're not using other callee-saved regs */
+        pushq   %rbx
+
+        /* Process 256 bytes per iteration (unrolled by 2) for better throughput */
+        movl    $4096/256, %ecx
+
+        .p2align 5  /* Optimal alignment for AVX2 code */
+.Loop_avx2:
+        /* Prefetch - Raptor Lake has good HW prefetchers, so we need fewer SW prefetches */
+        prefetcht0      8*64(%rsi)    /* ~512 bytes ahead - tuned for Raptor Lake */
+
+        /* First 128 bytes */
+        vmovdqa         0*32(%rsi), %ymm0
+        vmovdqa         1*32(%rsi), %ymm1
+        vmovdqa         2*32(%rsi), %ymm2
+        vmovdqa         3*32(%rsi), %ymm3
+
+        /* Second 128 bytes */
+        vmovdqa         4*32(%rsi), %ymm4
+        vmovdqa         5*32(%rsi), %ymm5
+        vmovdqa         6*32(%rsi), %ymm6
+        vmovdqa         7*32(%rsi), %ymm7
+
+        /* Non-temporal stores for first 128 bytes */
+        vmovntdq        %ymm0, 0*32(%rdi)
+        vmovntdq        %ymm1, 1*32(%rdi)
+        vmovntdq        %ymm2, 2*32(%rdi)
+        vmovntdq        %ymm3, 3*32(%rdi)
+
+        /* Non-temporal stores for second 128 bytes */
+        vmovntdq        %ymm4, 4*32(%rdi)
+        vmovntdq        %ymm5, 5*32(%rdi)
+        vmovntdq        %ymm6, 6*32(%rdi)
+        vmovntdq        %ymm7, 7*32(%rdi)
+
+        /* Update pointers */
+        addq    $256, %rsi
+        addq    $256, %rdi
+
+        /* Loop control */
+        subl    $1, %ecx
+        jnz     .Loop_avx2
+
+        /* Memory fence required after non-temporal stores */
+        sfence
+
+        /* Avoid AVX-SSE transition penalties */
+        vzeroupper
+
+        /* Restore saved register */
+        popq    %rbx
+        RET
+SYM_FUNC_END(copy_page_avx2)
 
-	movl	$(4096/64)-5,	%ecx
-	.p2align 4
+/*
+ * Optimized register-based implementation
+ * Uses non-temporal stores when available via ALTERNATIVE
+ */
+        .p2align 4
+SYM_FUNC_START_LOCAL(copy_page_regs)
+        /* Save preserved registers */
+        subq    $2*8, %rsp
+        movq    %rbx, (%rsp)
+        movq    %r12, 1*8(%rsp)
+
+        /* Main loop handling most of the page */
+        movl    $(4096/64)-5, %ecx
+        .p2align 4
 .Loop64:
-	dec	%rcx
-	movq	0x8*0(%rsi), %rax
-	movq	0x8*1(%rsi), %rbx
-	movq	0x8*2(%rsi), %rdx
-	movq	0x8*3(%rsi), %r8
-	movq	0x8*4(%rsi), %r9
-	movq	0x8*5(%rsi), %r10
-	movq	0x8*6(%rsi), %r11
-	movq	0x8*7(%rsi), %r12
-
-	prefetcht0 5*64(%rsi)
-
-	movq	%rax, 0x8*0(%rdi)
-	movq	%rbx, 0x8*1(%rdi)
-	movq	%rdx, 0x8*2(%rdi)
-	movq	%r8,  0x8*3(%rdi)
-	movq	%r9,  0x8*4(%rdi)
-	movq	%r10, 0x8*5(%rdi)
-	movq	%r11, 0x8*6(%rdi)
-	movq	%r12, 0x8*7(%rdi)
-
-	leaq	64 (%rsi), %rsi
-	leaq	64 (%rdi), %rdi
+        /* Prefetch optimized for Raptor Lake's memory subsystem */
+        prefetcht0      8*64(%rsi)    /* ~512 bytes ahead */
 
-	jnz	.Loop64
+         subl    $1, %ecx
 
-	movl	$5, %ecx
-	.p2align 4
+        /* Load 64 bytes into registers */
+        movq    0*8(%rsi), %rax
+        movq    1*8(%rsi), %rbx
+        movq    2*8(%rsi), %rdx
+        movq    3*8(%rsi), %r8
+        movq    4*8(%rsi), %r9
+        movq    5*8(%rsi), %r10
+        movq    6*8(%rsi), %r11
+        movq    7*8(%rsi), %r12
+
+        /* Use ALTERNATIVE to choose between regular and non-temporal stores */
+        ALTERNATIVE "movq %rax, 0*8(%rdi)", "movnti %rax, 0*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %rbx, 1*8(%rdi)", "movnti %rbx, 1*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %rdx, 2*8(%rdi)", "movnti %rdx, 2*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r8,  3*8(%rdi)", "movnti %r8,  3*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r9,  4*8(%rdi)", "movnti %r9,  4*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r10, 5*8(%rdi)", "movnti %r10, 5*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r11, 6*8(%rdi)", "movnti %r11, 6*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r12, 7*8(%rdi)", "movnti %r12, 7*8(%rdi)", X86_FEATURE_XMM2
+
+        /* Update pointers */
+        leaq    64(%rsi), %rsi
+        leaq    64(%rdi), %rdi
+
+        jnz     .Loop64
+
+        /* Handle remaining 5 blocks of 64 bytes */
+        movl    $5, %ecx
+        .p2align 4
 .Loop2:
-	decl	%ecx
+         subl    $1, %ecx
 
-	movq	0x8*0(%rsi), %rax
-	movq	0x8*1(%rsi), %rbx
-	movq	0x8*2(%rsi), %rdx
-	movq	0x8*3(%rsi), %r8
-	movq	0x8*4(%rsi), %r9
-	movq	0x8*5(%rsi), %r10
-	movq	0x8*6(%rsi), %r11
-	movq	0x8*7(%rsi), %r12
-
-	movq	%rax, 0x8*0(%rdi)
-	movq	%rbx, 0x8*1(%rdi)
-	movq	%rdx, 0x8*2(%rdi)
-	movq	%r8,  0x8*3(%rdi)
-	movq	%r9,  0x8*4(%rdi)
-	movq	%r10, 0x8*5(%rdi)
-	movq	%r11, 0x8*6(%rdi)
-	movq	%r12, 0x8*7(%rdi)
-
-	leaq	64(%rdi), %rdi
-	leaq	64(%rsi), %rsi
-	jnz	.Loop2
-
-	movq	(%rsp), %rbx
-	movq	1*8(%rsp), %r12
-	addq	$2*8, %rsp
-	RET
+        /* Load 64 bytes into registers */
+        movq    0*8(%rsi), %rax
+        movq    1*8(%rsi), %rbx
+        movq    2*8(%rsi), %rdx
+        movq    3*8(%rsi), %r8
+        movq    4*8(%rsi), %r9
+        movq    5*8(%rsi), %r10
+        movq    6*8(%rsi), %r11
+        movq    7*8(%rsi), %r12
+
+        /* Use ALTERNATIVE to choose between regular and non-temporal stores */
+        ALTERNATIVE "movq %rax, 0*8(%rdi)", "movnti %rax, 0*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %rbx, 1*8(%rdi)", "movnti %rbx, 1*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %rdx, 2*8(%rdi)", "movnti %rdx, 2*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r8,  3*8(%rdi)", "movnti %r8,  3*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r9,  4*8(%rdi)", "movnti %r9,  4*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r10, 5*8(%rdi)", "movnti %r10, 5*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r11, 6*8(%rdi)", "movnti %r11, 6*8(%rdi)", X86_FEATURE_XMM2
+        ALTERNATIVE "movq %r12, 7*8(%rdi)", "movnti %r12, 7*8(%rdi)", X86_FEATURE_XMM2
+
+        /* Update pointers */
+        leaq    64(%rdi), %rdi
+        leaq    64(%rsi), %rsi
+        jnz     .Loop2
+
+        /* Memory fence if non-temporal stores were used */
+        ALTERNATIVE "", "sfence", X86_FEATURE_XMM2
+
+        /* Restore preserved registers and return */
+        movq    (%rsp), %rbx
+        movq    1*8(%rsp), %r12
+        addq    $2*8, %rsp
+        RET
 SYM_FUNC_END(copy_page_regs)


--- a/arch/x86/lib/memcpy_64.S	2025-03-13 13:08:08.000000000 +0100
+++ b/arch/x86/lib/memcpy_64.S	2025-03-14 20:41:53.935561421 +0100
@@ -1,5 +1,8 @@
 /* SPDX-License-Identifier: GPL-2.0-only */
-/* Copyright 2002 Andi Kleen */
+/*
+ * Copyright 2002 Andi Kleen
+ * Optimized for Intel Raptor Lake by Claude, 2025
+ */
 
 #include <linux/export.h>
 #include <linux/linkage.h>
@@ -12,6 +15,8 @@
 
 /*
  * memcpy - Copy a memory block.
+ * Optimized for Intel Raptor Lake architecture with hybrid core awareness
+ * and enhanced vectorization.
  *
  * Input:
  *  rdi destination
@@ -20,153 +25,446 @@
  *
  * Output:
  * rax original destination
- *
- * The FSRM alternative should be done inline (avoiding the call and
- * the disgusting return handling), but that would require some help
- * from the compiler for better calling conventions.
- *
- * The 'rep movsb' itself is small enough to replace the call, but the
- * two register moves blow up the code. And one of them is "needed"
- * only for the return value that is the same as the source input,
- * which the compiler could/should do much better anyway.
  */
 SYM_TYPED_FUNC_START(__memcpy)
-	ALTERNATIVE "jmp memcpy_orig", "", X86_FEATURE_FSRM
+        /* Enhanced FSRM detection for Raptor Lake */
+        ALTERNATIVE "jmp memcpy_hybrid_check", "", X86_FEATURE_FSRM
 
-	movq %rdi, %rax
-	movq %rdx, %rcx
-	rep movsb
-	RET
+        /* Fast path with FSRM - simple rep movsb */
+        movq %rdi, %rax
+        movq %rdx, %rcx
+        rep movsb
+        RET
 SYM_FUNC_END(__memcpy)
 EXPORT_SYMBOL(__memcpy)
 
 SYM_FUNC_ALIAS_MEMFUNC(memcpy, __memcpy)
 EXPORT_SYMBOL(memcpy)
 
+/* Hybrid architecture check for P-core vs E-core */
+SYM_FUNC_START_LOCAL(memcpy_hybrid_check)
+        movq %rdi, %rax        /* Store return value (original destination) */
+
+        /* Check for hybrid CPU feature and branch to appropriate path */
+        ALTERNATIVE "jmp memcpy_orig", "jmp memcpy_pcore_path", X86_FEATURE_HYBRID_CPU
+SYM_FUNC_END(memcpy_hybrid_check)
+
+/* Optimized path for P-cores with AVX2 support for large copies */
+SYM_FUNC_START_LOCAL(memcpy_pcore_path)
+        /* Preserve callee-saved registers we'll use */
+        pushq %r12
+        pushq %r13
+        pushq %r14
+        pushq %r15
+
+        /* Save return value */
+        movq %rdi, %rax
+
+        /* Skip to regular path for small copies */
+        cmpq $256, %rdx
+        jb .Lrestore_and_jump_to_orig
+
+        /* Check if AVX2 is available */
+        ALTERNATIVE "jmp .Lrestore_and_jump_to_orig", "", X86_FEATURE_AVX2
+
+        /* Check if kernel allows AVX usage */
+        ALTERNATIVE "jmp .Lrestore_and_jump_to_orig", "", X86_FEATURE_OSXSAVE
+
+        /* Check for alignment */
+        movl %edi, %ecx
+        andl $31, %ecx
+        jz .Lavx_aligned_copy
+
+        /* Calculate bytes needed to align destination to 32-byte boundary */
+        movl $32, %r8d
+        subl %ecx, %r8d
+
+        /* Ensure alignment doesn't exceed total size */
+        movq %r8, %rcx
+        cmpq %rdx, %rcx
+        jbe .Lavx_align_ok
+        movq %rdx, %rcx
+
+.Lavx_align_ok:
+        /* Copy bytes to align */
+        subq %rcx, %rdx  /* Adjust remaining count */
+
+        /* Use movsb for alignment portion */
+        rep movsb
+
+        /* Skip AVX if no bytes remain */
+        testq %rdx, %rdx
+        jz .Lavx_cleanup_and_exit
+
+.Lavx_aligned_copy:
+        /* Set up for 128-byte chunk copies */
+        movq %rdx, %rcx
+        shrq $7, %rcx     /* Divide by 128 */
+        jz .Lavx_remainder
+
+        /* Main AVX2 copy loop - 128 bytes per iteration */
+.Lavx_loop:
+        /* Use vmovdqu for unaligned source */
+1:      vmovdqu 0*32(%rsi), %ymm0
+2:      vmovdqu 1*32(%rsi), %ymm1
+3:      vmovdqu 2*32(%rsi), %ymm2
+4:      vmovdqu 3*32(%rsi), %ymm3
+
+5:      vmovdqa %ymm0, 0*32(%rdi)
+6:      vmovdqa %ymm1, 1*32(%rdi)
+7:      vmovdqa %ymm2, 2*32(%rdi)
+8:      vmovdqa %ymm3, 3*32(%rdi)
+
+        addq $128, %rsi
+        addq $128, %rdi
+        subq $1, %rcx
+        jnz .Lavx_loop
+
+        /* Calculate remaining bytes */
+        andq $127, %rdx
+
+.Lavx_remainder:
+        /* Handle 64-byte chunks */
+        movq %rdx, %rcx
+        andq $64, %rcx
+        jz .Lavx_remainder_32
+
+9:      vmovdqu 0*32(%rsi), %ymm0
+10:     vmovdqu 1*32(%rsi), %ymm1
+11:     vmovdqa %ymm0, 0*32(%rdi)
+12:     vmovdqa %ymm1, 1*32(%rdi)
+
+        addq $64, %rsi
+        addq $64, %rdi
+        subq $64, %rdx
+
+.Lavx_remainder_32:
+        /* Handle 32-byte chunks */
+        movq %rdx, %rcx
+        andq $32, %rcx
+        jz .Lavx_remainder_tail
+
+13:     vmovdqu (%rsi), %ymm0
+14:     vmovdqa %ymm0, (%rdi)
+
+        addq $32, %rsi
+        addq $32, %rdi
+        subq $32, %rdx
+
+.Lavx_remainder_tail:
+        /* Clear AVX state to avoid penalties */
+        vzeroupper
+
+        /* Handle remaining bytes (<32) */
+        testq %rdx, %rdx
+        jz .Lavx_cleanup_and_exit
+
+        /* Use standard copy for tail */
+        movq %rdx, %rcx
+        rep movsb
+
+.Lavx_cleanup_and_exit:
+        /* Restore saved registers and return */
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        RET
+
+.Lrestore_and_jump_to_orig:
+        /* Restore registers before jumping to regular path */
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        jmp memcpy_orig
+
+.Lavx_fault_handler:
+        /* Clean up AVX state and jump to regular path on fault */
+        vzeroupper
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        jmp memcpy_orig
+
+        _ASM_EXTABLE(1b, .Lavx_fault_handler)
+        _ASM_EXTABLE(2b, .Lavx_fault_handler)
+        _ASM_EXTABLE(3b, .Lavx_fault_handler)
+        _ASM_EXTABLE(4b, .Lavx_fault_handler)
+        _ASM_EXTABLE(5b, .Lavx_fault_handler)
+        _ASM_EXTABLE(6b, .Lavx_fault_handler)
+        _ASM_EXTABLE(7b, .Lavx_fault_handler)
+        _ASM_EXTABLE(8b, .Lavx_fault_handler)
+        _ASM_EXTABLE(9b, .Lavx_fault_handler)
+        _ASM_EXTABLE(10b, .Lavx_fault_handler)
+        _ASM_EXTABLE(11b, .Lavx_fault_handler)
+        _ASM_EXTABLE(12b, .Lavx_fault_handler)
+        _ASM_EXTABLE(13b, .Lavx_fault_handler)
+        _ASM_EXTABLE(14b, .Lavx_fault_handler)
+SYM_FUNC_END(memcpy_pcore_path)
+
+/* Original path with Raptor Lake optimizations */
 SYM_FUNC_START_LOCAL(memcpy_orig)
-	movq %rdi, %rax
+        /* Preserve registers we'll be using */
+        pushq %r12
+        pushq %r13
+        pushq %r14
+        pushq %r15
+
+        /* Store return value */
+        movq %rdi, %rax
+
+        /* Optimize for zero-length copy */
+        testq %rdx, %rdx
+        jz .Lexit_with_restore
+
+        /* Adjust size threshold to 64 bytes for Raptor Lake cache lines */
+        cmpq $0x40, %rdx
+        jb .Lmedium_copy
+
+        /* Check for potential memory overlap */
+        cmp  %dil, %sil
+        jl .Lcopy_backward
+
+        /* Align destination to cache line if copy is large enough */
+        movl %edi, %ecx
+        andl $0x3F, %ecx
+        jz .Laligned_forward_copy
+
+        /* Only align if copy is large (>128 bytes) */
+        cmpq $0x80, %rdx
+        jb .Laligned_forward_copy
+
+        /* Calculate bytes to align */
+        movl $64, %r8d
+        subl %ecx, %r8d
+        movq %r8, %rcx
+
+        /* Ensure we don't over-copy */
+        cmpq %rdx, %rcx
+        jbe .Lalign_dest
+        movq %rdx, %rcx
+
+.Lalign_dest:
+        /* Adjust remaining count and align */
+        subq %rcx, %rdx
+        rep movsb
+
+        /* Check if we have bytes left to copy */
+        testq %rdx, %rdx
+        jz .Lexit_with_restore
+
+.Laligned_forward_copy:
+        /* Skip small copy path for larger copies */
+        cmpq $0x40, %rdx
+        jb .Lhandle_tail
 
-	cmpq $0x20, %rdx
-	jb .Lhandle_tail
+        /* Use 64-byte chunks for Raptor Lake's cache line size */
+        subq $0x40, %rdx
 
-	/*
-	 * We check whether memory false dependence could occur,
-	 * then jump to corresponding copy mode.
-	 */
-	cmp  %dil, %sil
-	jl .Lcopy_backward
-	subq $0x20, %rdx
 .Lcopy_forward_loop:
-	subq $0x20,	%rdx
+        /* Copy 64 bytes (full cache line) at a time */
+        movq 0*8(%rsi), %r8
+        movq 1*8(%rsi), %r9
+        movq 2*8(%rsi), %r10
+        movq 3*8(%rsi), %r11
+        movq 4*8(%rsi), %r12
+        movq 5*8(%rsi), %r13
+        movq 6*8(%rsi), %r14
+        movq 7*8(%rsi), %r15
+
+        movq %r8,  0*8(%rdi)
+        movq %r9,  1*8(%rdi)
+        movq %r10, 2*8(%rdi)
+        movq %r11, 3*8(%rdi)
+        movq %r12, 4*8(%rdi)
+        movq %r13, 5*8(%rdi)
+        movq %r14, 6*8(%rdi)
+        movq %r15, 7*8(%rdi)
 
-	/*
-	 * Move in blocks of 4x8 bytes:
-	 */
-	movq 0*8(%rsi),	%r8
-	movq 1*8(%rsi),	%r9
-	movq 2*8(%rsi),	%r10
-	movq 3*8(%rsi),	%r11
-	leaq 4*8(%rsi),	%rsi
-
-	movq %r8,	0*8(%rdi)
-	movq %r9,	1*8(%rdi)
-	movq %r10,	2*8(%rdi)
-	movq %r11,	3*8(%rdi)
-	leaq 4*8(%rdi),	%rdi
-	jae  .Lcopy_forward_loop
-	addl $0x20,	%edx
-	jmp  .Lhandle_tail
+        leaq 8*8(%rsi), %rsi
+        leaq 8*8(%rdi), %rdi
+
+        subq $0x40, %rdx
+        jae  .Lcopy_forward_loop
+
+        addq $0x40, %rdx
+        jmp  .Lhandle_tail
 
 .Lcopy_backward:
-	/*
-	 * Calculate copy position to tail.
-	 */
-	addq %rdx,	%rsi
-	addq %rdx,	%rdi
-	subq $0x20,	%rdx
-	/*
-	 * At most 3 ALU operations in one cycle,
-	 * so append NOPS in the same 16 bytes trunk.
-	 */
-	.p2align 4
+        /* Calculate copy position to tail */
+        addq %rdx, %rsi
+        addq %rdx, %rdi
+
+        /* Check if we have enough bytes for the main loop */
+        cmpq $0x40, %rdx
+        jb .Lcopy_backward_tail
+
+        subq $0x40, %rdx
+
+        .p2align 4
 .Lcopy_backward_loop:
-	subq $0x20,	%rdx
-	movq -1*8(%rsi),	%r8
-	movq -2*8(%rsi),	%r9
-	movq -3*8(%rsi),	%r10
-	movq -4*8(%rsi),	%r11
-	leaq -4*8(%rsi),	%rsi
-	movq %r8,		-1*8(%rdi)
-	movq %r9,		-2*8(%rdi)
-	movq %r10,		-3*8(%rdi)
-	movq %r11,		-4*8(%rdi)
-	leaq -4*8(%rdi),	%rdi
-	jae  .Lcopy_backward_loop
-
-	/*
-	 * Calculate copy position to head.
-	 */
-	addl $0x20,	%edx
-	subq %rdx,	%rsi
-	subq %rdx,	%rdi
+        /* Copy 64 bytes (full cache line) at a time */
+        movq -1*8(%rsi), %r8
+        movq -2*8(%rsi), %r9
+        movq -3*8(%rsi), %r10
+        movq -4*8(%rsi), %r11
+        movq -5*8(%rsi), %r12
+        movq -6*8(%rsi), %r13
+        movq -7*8(%rsi), %r14
+        movq -8*8(%rsi), %r15
+
+        movq %r8,  -1*8(%rdi)
+        movq %r9,  -2*8(%rdi)
+        movq %r10, -3*8(%rdi)
+        movq %r11, -4*8(%rdi)
+        movq %r12, -5*8(%rdi)
+        movq %r13, -6*8(%rdi)
+        movq %r14, -7*8(%rdi)
+        movq %r15, -8*8(%rdi)
+
+        leaq -8*8(%rsi), %rsi
+        leaq -8*8(%rdi), %rdi
+
+        subq $0x40, %rdx
+        jae  .Lcopy_backward_loop
+
+        /* Calculate copy position to head */
+        addq $0x40, %rdx
+
+.Lcopy_backward_tail:
+        /* For small backward copies, adjust pointers correctly */
+        subq %rdx, %rsi
+        subq %rdx, %rdi
+
+        /* Continue with regular tail handling */
+        jmp .Lhandle_tail
+
 .Lhandle_tail:
-	cmpl $16,	%edx
-	jb   .Lless_16bytes
+        /* Nothing to copy */
+        testq %rdx, %rdx
+        jz .Lexit_with_restore
+
+.Lmedium_copy:
+        /* Adjusted thresholds for medium copies */
+        cmpq $32, %rdx
+        jb .Lless_32bytes
+
+        /* Specialized handling for 32-64 bytes */
+        cmpq $48, %rdx
+        jb .Lcopy_32_to_48
+
+        /* Copy 48-64 bytes with unrolled movq */
+        movq 0*8(%rsi), %r8
+        movq 1*8(%rsi), %r9
+        movq 2*8(%rsi), %r10
+        movq 3*8(%rsi), %r11
+        movq -4*8(%rsi, %rdx), %r12
+        movq -3*8(%rsi, %rdx), %r13
+        movq -2*8(%rsi, %rdx), %r14
+        movq -1*8(%rsi, %rdx), %r15
+
+        movq %r8,  0*8(%rdi)
+        movq %r9,  1*8(%rdi)
+        movq %r10, 2*8(%rdi)
+        movq %r11, 3*8(%rdi)
+        movq %r12, -4*8(%rdi, %rdx)
+        movq %r13, -3*8(%rdi, %rdx)
+        movq %r14, -2*8(%rdi, %rdx)
+        movq %r15, -1*8(%rdi, %rdx)
+
+        jmp .Lexit_with_restore
+
+.Lcopy_32_to_48:
+        /* Copy 32-48 bytes with unrolled movq */
+        movq 0*8(%rsi), %r8
+        movq 1*8(%rsi), %r9
+        movq 2*8(%rsi), %r10
+        movq 3*8(%rsi), %r11
+        movq -2*8(%rsi, %rdx), %r12
+        movq -1*8(%rsi, %rdx), %r13
+
+        movq %r8,  0*8(%rdi)
+        movq %r9,  1*8(%rdi)
+        movq %r10, 2*8(%rdi)
+        movq %r11, 3*8(%rdi)
+        movq %r12, -2*8(%rdi, %rdx)
+        movq %r13, -1*8(%rdi, %rdx)
+
+        jmp .Lexit_with_restore
+
+.Lless_32bytes:
+        cmpq $16, %rdx
+        jb .Lless_16bytes
+
+        /* Copy 16-32 bytes */
+        movq 0*8(%rsi), %r8
+        movq 1*8(%rsi), %r9
+        movq -2*8(%rsi, %rdx), %r10
+        movq -1*8(%rsi, %rdx), %r11
+
+        movq %r8,  0*8(%rdi)
+        movq %r9,  1*8(%rdi)
+        movq %r10, -2*8(%rdi, %rdx)
+        movq %r11, -1*8(%rdi, %rdx)
+
+        jmp .Lexit_with_restore
 
-	/*
-	 * Move data from 16 bytes to 31 bytes.
-	 */
-	movq 0*8(%rsi), %r8
-	movq 1*8(%rsi),	%r9
-	movq -2*8(%rsi, %rdx),	%r10
-	movq -1*8(%rsi, %rdx),	%r11
-	movq %r8,	0*8(%rdi)
-	movq %r9,	1*8(%rdi)
-	movq %r10,	-2*8(%rdi, %rdx)
-	movq %r11,	-1*8(%rdi, %rdx)
-	RET
-	.p2align 4
 .Lless_16bytes:
-	cmpl $8,	%edx
-	jb   .Lless_8bytes
-	/*
-	 * Move data from 8 bytes to 15 bytes.
-	 */
-	movq 0*8(%rsi),	%r8
-	movq -1*8(%rsi, %rdx),	%r9
-	movq %r8,	0*8(%rdi)
-	movq %r9,	-1*8(%rdi, %rdx)
-	RET
-	.p2align 4
-.Lless_8bytes:
-	cmpl $4,	%edx
-	jb   .Lless_3bytes
+        cmpq $8, %rdx
+        jb .Lless_8bytes
 
-	/*
-	 * Move data from 4 bytes to 7 bytes.
-	 */
-	movl (%rsi), %ecx
-	movl -4(%rsi, %rdx), %r8d
-	movl %ecx, (%rdi)
-	movl %r8d, -4(%rdi, %rdx)
-	RET
-	.p2align 4
-.Lless_3bytes:
-	subl $1, %edx
-	jb .Lend
-	/*
-	 * Move data from 1 bytes to 3 bytes.
-	 */
-	movzbl (%rsi), %ecx
-	jz .Lstore_1byte
-	movzbq 1(%rsi), %r8
-	movzbq (%rsi, %rdx), %r9
-	movb %r8b, 1(%rdi)
-	movb %r9b, (%rdi, %rdx)
-.Lstore_1byte:
-	movb %cl, (%rdi)
+        /* Copy 8-16 bytes */
+        movq 0*8(%rsi), %r8
+        movq -1*8(%rsi, %rdx), %r9
 
-.Lend:
-	RET
-SYM_FUNC_END(memcpy_orig)
+        movq %r8, 0*8(%rdi)
+        movq %r9, -1*8(%rdi, %rdx)
 
+        jmp .Lexit_with_restore
+
+.Lless_8bytes:
+        cmpq $4, %rdx
+        jb .Lless_4bytes
+
+        /* Copy 4-8 bytes */
+        movl (%rsi), %ecx
+        movl -4(%rsi, %rdx), %r8d
+
+        movl %ecx, (%rdi)
+        movl %r8d, -4(%rdi, %rdx)
+
+        jmp .Lexit_with_restore
+
+.Lless_4bytes:
+        /* Safe copy for 1-3 bytes */
+        cmpq $0, %rdx
+        je .Lexit_with_restore
+
+        /* First byte */
+        movzbl (%rsi), %ecx
+        movb %cl, (%rdi)
+
+        cmpq $1, %rdx
+        je .Lexit_with_restore
+
+        /* Second byte */
+        movzbl 1(%rsi), %ecx
+        movb %cl, 1(%rdi)
+
+        cmpq $2, %rdx
+        je .Lexit_with_restore
+
+        /* Third byte */
+        movzbl 2(%rsi), %ecx
+        movb %cl, 2(%rdi)
+
+.Lexit_with_restore:
+        /* Restore preserved registers */
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        RET
+SYM_FUNC_END(memcpy_orig)

--- a/arch/x86/lib/copy_user_64.S	2025-03-14 20:54:19.889090942 +0100
+++ b/arch/x86/lib/copy_user_64.S	2025-03-14 20:54:43.574754215 +0100
@@ -1,20 +1,16 @@
 /* SPDX-License-Identifier: GPL-2.0-only */
-/*
- * Copyright 2008 Vitaly Mayatskikh <vmayatsk@redhat.com>
- * Copyright 2002 Andi Kleen, SuSE Labs.
- *
- * Functions to copy from and to user space.
- */
+/* Copyright(c) 2016-2020 Intel Corporation. All rights reserved. */
+/* Optimized for Intel Raptor Lake by [Your Name], 2025 */
 
-#include <linux/export.h>
 #include <linux/linkage.h>
+#include <asm/asm.h>
 #include <asm/cpufeatures.h>
 #include <asm/alternative.h>
-#include <asm/asm.h>
 
 /*
  * rep_movs_alternative - memory copy with exception handling.
  * This version is for CPUs that don't have FSRM (Fast Short Rep Movs)
+ * With optimizations for Intel Raptor Lake architecture.
  *
  * Input:
  * rdi destination
@@ -23,69 +19,721 @@
  *
  * Output:
  * rcx uncopied bytes or 0 if successful.
- *
- * NOTE! The calling convention is very intentionally the same as
- * for 'rep movs', so that we can rewrite the function call with
- * just a plain 'rep movs' on machines that have FSRM.  But to make
- * it simpler for us, we can clobber rsi/rdi and rax freely.
  */
 SYM_FUNC_START(rep_movs_alternative)
-	cmpq $64,%rcx
-	jae .Llarge
+        /* Save callee-saved registers we'll use */
+        pushq %r12
+        pushq %r13
+        pushq %r14
+        pushq %r15
+
+        /* Do not set direction flag at the main entry point due to objtool warnings */
+        /* cld */
+
+        /* Optimize branch prediction by checking zero length first */
+        testq %rcx, %rcx
+        jz .Lexit_success
+
+        /* Use ERMS (rep movsb) for all sizes if available, otherwise proceed with manual copy */
+1:      ALTERNATIVE "jmp .Lmanual_copy", "rep movsb", X86_FEATURE_ERMS
+
+        /* Successful completion with ERMS */
+        xorq %rcx, %rcx
+        jmp .Lexit_success
+
+.Lmanual_copy:
+        /* Check destination alignment to 8 bytes for small to medium copies */
+        movl %edi, %eax
+        andl $7, %eax
+        je .Laligned
+
+        /* Calculate bytes to 8-byte alignment */
+        movl $8, %edx
+        subl %eax, %edx
+        movq %rdx, %r8
+
+        /* Ensure alignment doesn't exceed total bytes */
+        cmpq %rcx, %r8
+        jbe 2f
+        movq %rcx, %r8
+2:
+        /* Save original count for later */
+        movq %rcx, %r9
+        movq %r8, %rcx
+
+        /* Use rep movsb for alignment if ERMS is available, otherwise byte-by-byte */
+3:      ALTERNATIVE "jmp .Lalign_bytes", "rep movsb", X86_FEATURE_ERMS
+
+        /* Update remaining bytes after alignment with ERMS */
+        movq %r9, %rcx
+        subq %r8, %rcx
+        jz .Lexit_success
+        jmp .Laligned
+
+.Lalign_bytes:
+        /* Use byte-by-byte copy for alignment - safest approach */
+        testq %rcx, %rcx
+        jz 4f
+
+.Lalign_bytes_loop:
+5:      movb (%rsi), %al
+6:      movb %al, (%rdi)
+        addq $1, %rdi
+        addq $1, %rsi
+        subq $1, %rcx
+        jnz .Lalign_bytes_loop
+
+4:      /* Update remaining bytes after alignment */
+        movq %r9, %rcx
+        subq %r8, %rcx
+        jz .Lexit_success
+
+.Laligned:
+        /* Check size for large copy optimization */
+        cmpq $4096, %rcx
+        jae .Llarge_vectorized
+
+        /* Check alignment to cache line (64 bytes) for medium to large copies */
+        cmpq $128, %rcx
+        jb .Lcheck_medium  /* Skip check for smaller copies */
+
+        movl %edi, %eax
+        andl $63, %eax
+        jz .Lcheck_large   /* Already cache line aligned */
+
+        /* Calculate bytes to next cache line */
+        movl $64, %edx
+        subl %eax, %edx
+        movq %rdx, %r8
+
+        /* Ensure alignment doesn't exceed total bytes */
+        cmpq %rcx, %r8
+        jbe 7f
+        movq %rcx, %r8
+7:
+        /* Save original count */
+        movq %rcx, %r9
+        movq %r8, %rcx
+
+        /* Use rep movsb for alignment if ERMS is available, otherwise manual copy */
+8:      ALTERNATIVE "jmp .Lalign_cacheline_bytes", "rep movsb", X86_FEATURE_ERMS
+
+        /* Update remaining bytes after alignment with ERMS */
+        movq %r9, %rcx
+        subq %r8, %rcx
+        jmp .Lcheck_large
+
+.Lalign_cacheline_bytes:
+        /* Copy to align to cache line boundary with 8-byte chunks when possible */
+        cmpq $8, %rcx
+        jb .Lalign_cacheline_bytes_loop
+
+.Lalign_cacheline_loop:
+9:      movq (%rsi), %rax
+10:     movq %rax, (%rdi)
+        addq $8, %rsi
+        addq $8, %rdi
+        subq $8, %rcx
+        cmpq $8, %rcx
+        jae .Lalign_cacheline_loop
+
+.Lalign_cacheline_bytes_loop:
+        /* Handle remaining alignment bytes */
+        testq %rcx, %rcx
+        jz 11f
+
+12:     movb (%rsi), %al
+13:     movb %al, (%rdi)
+        addq $1, %rdi
+        addq $1, %rsi
+        subq $1, %rcx
+        jnz .Lalign_cacheline_bytes_loop
+
+11:     /* Restore count and continue with aligned copy */
+        movq %r9, %rcx
+        subq %r8, %rcx
+
+.Lcheck_large:
+        /* Use higher threshold (64KB) for vectorized copy on Raptor Lake client */
+        cmpq $65536, %rcx
+        jae .Llarge_vectorized
+
+.Lcheck_medium:
+        /* Medium copy optimization path (32-4096 bytes) */
+        cmpq $32, %rcx
+        jae .Lmedium_copy
+
+        /* Small copy (8-32 bytes) */
+        cmpq $8, %rcx
+        jae .Lword
+
+        /* Less than 8 bytes - use rep movsb if ERMS, otherwise byte copy */
+        testq %rcx, %rcx
+        jz .Lexit_success
+14:     ALTERNATIVE "jmp .Lcopy_trailing_bytes", "rep movsb", X86_FEATURE_ERMS
+        xorq %rcx, %rcx       /* Mark successful completion */
+        jmp .Lexit_success
+
+.Lcopy_trailing_bytes:
+        /* Dedicated trailing bytes handler */
+        testq %rcx, %rcx      /* Make sure we have bytes to copy */
+        jz .Lexit_success
+
+        movq %rcx, %r8
+15:     movb (%rsi), %al
+16:     movb %al, (%rdi)
+        addq $1, %rdi
+        addq $1, %rsi
+        subq $1, %r8
+        jnz 15b
+        xorq %rcx, %rcx       /* Mark successful completion */
+        jmp .Lexit_success
+
+.Lexit_success:
+        /* Return successfully with rcx=0 */
+        xorq %rcx, %rcx
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        RET
+
+.Lexit_fault:
+        /* Fault handler - restore registers, clear direction flag, and return uncopied bytes */
+        cld
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        RET
+
+        /* Exception table for initial ERMS path */
+        _ASM_EXTABLE_UA(1b, .Lexit_fault)
+
+/* Exception table for alignment paths */
+        _ASM_EXTABLE_UA(3b, .Lexit_fault)  /* ERMS alignment */
+        _ASM_EXTABLE_UA(5b, .Lexit_fault)  /* Byte-by-byte alignment read */
+        _ASM_EXTABLE_UA(6b, .Lexit_fault)  /* Byte-by-byte alignment write */
+        _ASM_EXTABLE_UA(8b, .Lexit_fault)  /* ERMS cache line alignment */
+        _ASM_EXTABLE_UA(9b, .Lexit_fault)  /* Cache line alignment read */
+        _ASM_EXTABLE_UA(10b, .Lexit_fault) /* Cache line alignment write */
+        _ASM_EXTABLE_UA(12b, .Lexit_fault) /* Cache line alignment byte read */
+        _ASM_EXTABLE_UA(13b, .Lexit_fault) /* Cache line alignment byte write */
+        _ASM_EXTABLE_UA(14b, .Lexit_fault) /* ERMS trailing bytes */
+        _ASM_EXTABLE_UA(15b, .Lexit_fault) /* Trailing bytes read */
+        _ASM_EXTABLE_UA(16b, .Lexit_fault) /* Trailing bytes write */
 
-	cmp $8,%ecx
-	jae .Lword
-
-	testl %ecx,%ecx
-	je .Lexit
-
-.Lcopy_user_tail:
-0:	movb (%rsi),%al
-1:	movb %al,(%rdi)
-	inc %rdi
-	inc %rsi
-	dec %rcx
-	jne .Lcopy_user_tail
-.Lexit:
-	RET
-
-	_ASM_EXTABLE_UA( 0b, .Lexit)
-	_ASM_EXTABLE_UA( 1b, .Lexit)
-
-	.p2align 4
+        .p2align 4
 .Lword:
-2:	movq (%rsi),%rax
-3:	movq %rax,(%rdi)
-	addq $8,%rsi
-	addq $8,%rdi
-	sub $8,%ecx
-	je .Lexit
-	cmp $8,%ecx
-	jae .Lword
-	jmp .Lcopy_user_tail
-
-	_ASM_EXTABLE_UA( 2b, .Lcopy_user_tail)
-	_ASM_EXTABLE_UA( 3b, .Lcopy_user_tail)
-
-.Llarge:
-0:	ALTERNATIVE "jmp .Llarge_movsq", "rep movsb", X86_FEATURE_ERMS
-1:	RET
-
-	_ASM_EXTABLE_UA( 0b, 1b)
-
-.Llarge_movsq:
-	movq %rcx,%rax
-	shrq $3,%rcx
-	andl $7,%eax
-0:	rep movsq
-	movl %eax,%ecx
-	testl %ecx,%ecx
-	jne .Lcopy_user_tail
-	RET
-
-1:	leaq (%rax,%rcx,8),%rcx
-	jmp .Lcopy_user_tail
+        /* Optimized word-sized copy (8-32 bytes) */
+17:     movq (%rsi), %rax
+18:     movq %rax, (%rdi)
+        addq $8, %rsi
+        addq $8, %rdi
+        subq $8, %rcx
+        je .Lexit_success
+        cmpq $8, %rcx
+        jae .Lword
+        testq %rcx, %rcx
+        jz .Lexit_success
+19:     ALTERNATIVE "jmp .Lcopy_trailing_bytes", "rep movsb", X86_FEATURE_ERMS
+        xorq %rcx, %rcx       /* Mark successful completion */
+        jmp .Lexit_success
+
+        /* Exception table for word-sized copy */
+        _ASM_EXTABLE_UA(17b, .Lexit_fault)
+        _ASM_EXTABLE_UA(18b, .Lexit_fault)
+        _ASM_EXTABLE_UA(19b, .Lexit_fault)
+
+        .p2align 4
+.Lmedium_copy:
+        /* Medium copy (32-4096 bytes) - use rep movsb if ERMS, otherwise manual copy */
+20:     ALTERNATIVE "jmp .Lmedium_manual_copy", "rep movsb", X86_FEATURE_ERMS
+        xorq %rcx, %rcx       /* Mark successful completion */
+        jmp .Lexit_success
+
+        /* Exception table for medium copy with ERMS */
+        _ASM_EXTABLE_UA(20b, .Lexit_fault)
+
+.Lmedium_manual_copy:
+        /* Manual copy for medium sizes without ERMS */
+        cmpq $64, %rcx
+        jb .Lmedium_lt_64
+
+        /* 64-4096 byte copy - unrolled copy of first 64 bytes */
+21:     movq (%rsi), %rax
+22:     movq %rax, (%rdi)
+23:     movq 8(%rsi), %rax
+24:     movq %rax, 8(%rdi)
+25:     movq 16(%rsi), %rax
+26:     movq %rax, 16(%rdi)
+27:     movq 24(%rsi), %rax
+28:     movq %rax, 24(%rdi)
+29:     movq 32(%rsi), %rax
+30:     movq %rax, 32(%rdi)
+31:     movq 40(%rsi), %rax
+32:     movq %rax, 40(%rdi)
+33:     movq 48(%rsi), %rax
+34:     movq %rax, 48(%rdi)
+35:     movq 56(%rsi), %rax
+36:     movq %rax, 56(%rdi)
+
+        addq $64, %rsi
+        addq $64, %rdi
+        subq $64, %rcx
+        je .Lexit_success
+
+        cmpq $4096, %rcx
+        jae .Llarge_vectorized
+        cmpq $32, %rcx
+        jae .Lmedium_manual_copy
+        cmpq $8, %rcx
+        jae .Lword
+        testq %rcx, %rcx
+        jz .Lexit_success
+37:     ALTERNATIVE "jmp .Lcopy_trailing_bytes", "rep movsb", X86_FEATURE_ERMS
+        xorq %rcx, %rcx       /* Mark successful completion */
+        jmp .Lexit_success
+
+.Lmedium_lt_64:
+        /* 32-64 byte copy with unrolled operations */
+38:     movq (%rsi), %rax
+39:     movq %rax, (%rdi)
+40:     movq 8(%rsi), %rax
+41:     movq %rax, 8(%rdi)
+42:     movq 16(%rsi), %rax
+43:     movq %rax, 16(%rdi)
+44:     movq 24(%rsi), %rax
+45:     movq %rax, 24(%rdi)
+
+        addq $32, %rsi
+        addq $32, %rdi
+        subq $32, %rcx
+        je .Lexit_success
+
+        cmpq $4096, %rcx
+        jae .Llarge_vectorized
+        cmpq $32, %rcx
+        jae .Lmedium_manual_copy
+        cmpq $8, %rcx
+        jae .Lword
+        testq %rcx, %rcx
+        jz .Lexit_success
+46:     ALTERNATIVE "jmp .Lcopy_trailing_bytes", "rep movsb", X86_FEATURE_ERMS
+        xorq %rcx, %rcx       /* Mark successful completion */
+        jmp .Lexit_success
+
+        /* Exception table for medium manual copy */
+        _ASM_EXTABLE_UA(21b, .Lexit_fault)
+        _ASM_EXTABLE_UA(22b, .Lexit_fault)
+        _ASM_EXTABLE_UA(23b, .Lexit_fault)
+        _ASM_EXTABLE_UA(24b, .Lexit_fault)
+        _ASM_EXTABLE_UA(25b, .Lexit_fault)
+        _ASM_EXTABLE_UA(26b, .Lexit_fault)
+        _ASM_EXTABLE_UA(27b, .Lexit_fault)
+        _ASM_EXTABLE_UA(28b, .Lexit_fault)
+        _ASM_EXTABLE_UA(29b, .Lexit_fault)
+        _ASM_EXTABLE_UA(30b, .Lexit_fault)
+        _ASM_EXTABLE_UA(31b, .Lexit_fault)
+        _ASM_EXTABLE_UA(32b, .Lexit_fault)
+        _ASM_EXTABLE_UA(33b, .Lexit_fault)
+        _ASM_EXTABLE_UA(34b, .Lexit_fault)
+        _ASM_EXTABLE_UA(35b, .Lexit_fault)
+        _ASM_EXTABLE_UA(36b, .Lexit_fault)
+        _ASM_EXTABLE_UA(37b, .Lexit_fault)
+        _ASM_EXTABLE_UA(38b, .Lexit_fault)
+        _ASM_EXTABLE_UA(39b, .Lexit_fault)
+        _ASM_EXTABLE_UA(40b, .Lexit_fault)
+        _ASM_EXTABLE_UA(41b, .Lexit_fault)
+        _ASM_EXTABLE_UA(42b, .Lexit_fault)
+        _ASM_EXTABLE_UA(43b, .Lexit_fault)
+        _ASM_EXTABLE_UA(44b, .Lexit_fault)
+        _ASM_EXTABLE_UA(45b, .Lexit_fault)
+        _ASM_EXTABLE_UA(46b, .Lexit_fault)
+
+        .p2align 4
+.Llarge_vectorized:
+        /* Check for AVX2 support for very large copies */
+47:     ALTERNATIVE "jmp .Llarge_manual_copy", "", X86_FEATURE_AVX2
+
+        /* Check if kernel allows AVX usage */
+48:     ALTERNATIVE "jmp .Llarge_manual_copy", "", X86_FEATURE_OSXSAVE
+
+        /* AVX2 path for very large copies (>64KB bytes) */
+        /* For very large transfers (>1MB), use non-temporal stores */
+        cmpq $1048576, %rcx
+        jae .Lavx_nt_copy
+
+        /* Align destination to 64-byte boundary for Raptor Lake */
+        movl %edi, %eax
+        andl $63, %eax
+        jz .Lavx_aligned
+
+        /* Calculate bytes to 64-byte alignment */
+        movl $64, %edx
+        subl %eax, %edx
+        movq %rdx, %r8
+
+        /* Ensure alignment doesn't exceed total bytes */
+        cmpq %rcx, %r8
+        jbe 49f
+        movq %rcx, %r8
+49:
+        /* Save original count */
+        movq %rcx, %r9
+        movq %r8, %rcx
+
+        /* Use rep movsb for alignment if ERMS, otherwise manual copy */
+50:     ALTERNATIVE "jmp .Lavx_align_bytes", "rep movsb", X86_FEATURE_ERMS
+
+        /* Update remaining bytes after alignment with ERMS */
+        movq %r9, %rcx
+        subq %r8, %rcx
+        jmp .Lavx_aligned
+
+.Lavx_align_bytes:
+        /* Copy to align to 64-byte boundary with 8-byte chunks when possible */
+        cmpq $8, %rcx
+        jb .Lavx_align_bytes_loop
+
+.Lavx_align_loop:
+51:     movq (%rsi), %rax
+52:     movq %rax, (%rdi)
+        addq $8, %rsi
+        addq $8, %rdi
+        subq $8, %rcx
+        cmpq $8, %rcx
+        jae .Lavx_align_loop
+
+.Lavx_align_bytes_loop:
+        /* Handle remaining alignment bytes */
+        testq %rcx, %rcx
+        jz 53f
+
+54:     movb (%rsi), %al
+55:     movb %al, (%rdi)
+        addq $1, %rdi
+        addq $1, %rsi
+        subq $1, %rcx
+        jnz .Lavx_align_bytes_loop
+
+53:     /* Restore count and continue with aligned copy */
+        movq %r9, %rcx
+        subq %r8, %rcx
+
+.Lavx_aligned:
+        /* Set up for 128-byte chunk copies */
+        movq %rcx, %rax
+        shrq $7, %rcx     /* Divide by 128 */
+        andl $127, %eax   /* Save remainder */
+        movq %rax, %r9    /* Save remainder for fault handling */
+        testq %rcx, %rcx
+        jz .Lavx_remainder
+
+        /* Add prefetching for large copies (>1KB) */
+        cmpq $1024, %rcx
+        jl .Lavx_loop
+
+        /* Prefetch ahead with optimized distances for Raptor Lake */
+56:     prefetcht0 384(%rsi)  /* L1 cache */
+57:     prefetcht1 512(%rsi)  /* L2 cache */
+
+        .p2align 4
+.Lavx_loop:
+        /* Read 128 bytes (4x 32-byte AVX loads) */
+58:     vmovdqu 0*32(%rsi), %ymm0
+59:     vmovdqu 1*32(%rsi), %ymm1
+60:     vmovdqu 2*32(%rsi), %ymm2
+61:     vmovdqu 3*32(%rsi), %ymm3
+
+        /* Periodic prefetch for very large transfers optimized for Raptor Lake client */
+        testq $0xF, %rcx    /* Changed from $0x7 to $0xF to optimize frequency */
+        jnz 62f
+        cmpq $32, %rcx      /* Changed from $16 to $32 to focus on larger transfers */
+        jl 62f
+63:     prefetcht0 384(%rsi)  /* L1 cache */
+
+62:     /* Write 128 bytes (4x 32-byte AVX stores) */
+64:     vmovdqa %ymm0, 0*32(%rdi)
+65:     vmovdqa %ymm1, 1*32(%rdi)
+66:     vmovdqa %ymm2, 2*32(%rdi)
+67:     vmovdqa %ymm3, 3*32(%rdi)
+
+        addq $128, %rsi
+        addq $128, %rdi
+        subq $1, %rcx
+        jnz .Lavx_loop
+        jmp .Lavx_remainder
+
+.Lavx_nt_copy:
+        /* Non-temporal stores for very large copies (>1MB) */
+        /* Align destination to 64-byte boundary for Raptor Lake */
+        movl %edi, %eax
+        andl $63, %eax
+        jz .Lavx_nt_aligned
+
+        /* Calculate bytes to 64-byte alignment */
+        movl $64, %edx
+        subl %eax, %edx
+        movq %rdx, %r8
+
+        /* Ensure alignment doesn't exceed total bytes */
+        cmpq %rcx, %r8
+        jbe 68f
+        movq %rcx, %r8
+68:
+        /* Save original count */
+        movq %rcx, %r9
+        movq %r8, %rcx
+
+        /* Use rep movsb for alignment if ERMS, otherwise manual copy */
+69:     ALTERNATIVE "jmp .Lavx_nt_align_bytes", "rep movsb", X86_FEATURE_ERMS
+
+        /* Update remaining bytes after alignment with ERMS */
+        movq %r9, %rcx
+        subq %r8, %rcx
+        jmp .Lavx_nt_aligned
+
+.Lavx_nt_align_bytes:
+        /* Copy to align to 64-byte boundary with 8-byte chunks when possible */
+        cmpq $8, %rcx
+        jb .Lavx_nt_align_bytes_loop
+
+.Lavx_nt_align_loop:
+70:     movq (%rsi), %rax
+71:     movq %rax, (%rdi)
+        addq $8, %rsi
+        addq $8, %rdi
+        subq $8, %rcx
+        cmpq $8, %rcx
+        jae .Lavx_nt_align_loop
+
+.Lavx_nt_align_bytes_loop:
+        /* Handle remaining alignment bytes */
+        testq %rcx, %rcx
+        jz 72f
+
+73:     movb (%rsi), %al
+74:     movb %al, (%rdi)
+        addq $1, %rdi
+        addq $1, %rsi
+        subq $1, %rcx
+        jnz .Lavx_nt_align_bytes_loop
+
+72:     /* Restore count and continue with aligned copy */
+        movq %r9, %rcx
+        subq %r8, %rcx
+
+.Lavx_nt_aligned:
+        /* Set up for 128-byte chunk copies */
+        movq %rcx, %rax
+        shrq $7, %rcx     /* Divide by 128 */
+        andl $127, %eax   /* Save remainder */
+        movq %rax, %r9    /* Save remainder for fault handling */
+        testq %rcx, %rcx
+        jz .Lavx_remainder
+
+.Lavx_nt_loop:
+        /* Read 128 bytes (4x 32-byte AVX loads) */
+75:     vmovdqu 0*32(%rsi), %ymm0
+76:     vmovdqu 1*32(%rsi), %ymm1
+77:     vmovdqu 2*32(%rsi), %ymm2
+78:     vmovdqu 3*32(%rsi), %ymm3
+
+        /* Write 128 bytes with non-temporal stores */
+79:     vmovntdq %ymm0, 0*32(%rdi)
+80:     vmovntdq %ymm1, 1*32(%rdi)
+81:     vmovntdq %ymm2, 2*32(%rdi)
+82:     vmovntdq %ymm3, 3*32(%rdi)
+
+        addq $128, %rsi
+        addq $128, %rdi
+        subq $1, %rcx
+        jnz .Lavx_nt_loop
+
+        /* Ensure non-temporal stores are visible */
+        sfence
+
+.Lavx_remainder:
+        /* Clear AVX state to avoid penalties */
+        vzeroupper
+
+        /* Handle remaining bytes (<128) */
+        movq %r9, %rcx    /* Restore remainder */
+        testq %rcx, %rcx
+        jz .Lexit_success
+
+        /* Use rep movsb for remainder if ERMS, otherwise manual copy */
+83:     ALTERNATIVE "jmp .Lcopy_trailing_bytes", "rep movsb", X86_FEATURE_ERMS
+        xorq %rcx, %rcx       /* Mark successful completion */
+        jmp .Lexit_success
+
+        .p2align 4
+.Llarge_manual_copy:
+        /* Manual copy for large sizes without ERMS or AVX2 */
+        /* Add prefetching for large copies (>1KB) */
+        cmpq $1024, %rcx
+        jl .Llarge_no_prefetch
+
+        /* Prefetch ahead with optimized distances for Raptor Lake */
+84:     prefetcht0 384(%rsi)  /* L1 cache */
+85:     prefetcht1 512(%rsi)  /* L2 cache */
+
+.Llarge_no_prefetch:
+        /* Use 64-byte chunks for Raptor Lake's cache line size */
+        movq %rcx, %rax
+        shrq $6, %rcx     /* Divide by 64 */
+        andl $63, %eax    /* Save remainder */
+        movq %rax, %r9    /* Save remainder for fault handling */
+        testq %rcx, %rcx
+        jz .Llarge_remainder
+
+        .p2align 4
+.Llarge_loop:
+        /* Read 64 bytes */
+86:     movq 0*8(%rsi), %r8
+87:     movq 1*8(%rsi), %r9
+88:     movq 2*8(%rsi), %r10
+89:     movq 3*8(%rsi), %r11
+90:     movq 4*8(%rsi), %r12
+91:     movq 5*8(%rsi), %r13
+92:     movq 6*8(%rsi), %r14
+93:     movq 7*8(%rsi), %r15
+
+        /* Periodic prefetch for very large transfers optimized for Raptor Lake client */
+        testq $0xF, %rcx    /* Changed from $0x7 to $0xF to optimize frequency */
+        jnz 94f
+        cmpq $32, %rcx      /* Changed from $16 to $32 to focus on larger transfers */
+        jl 94f
+95:     prefetcht0 384(%rsi)  /* L1 cache */
+
+94:     /* Write 64 bytes */
+96:     movq %r8, 0*8(%rdi)
+97:     movq %r9, 1*8(%rdi)
+98:     movq %r10, 2*8(%rdi)
+99:     movq %r11, 3*8(%rdi)
+100:    movq %r12, 4*8(%rdi)
+101:    movq %r13, 5*8(%rdi)
+102:    movq %r14, 6*8(%rdi)
+103:    movq %r15, 7*8(%rdi)
+
+        addq $64, %rsi
+        addq $64, %rdi
+        subq $1, %rcx
+        jnz .Llarge_loop
+
+.Llarge_remainder:
+        /* Handle remaining bytes (<64) */
+        movq %r9, %rcx    /* Restore remainder */
+        testq %rcx, %rcx
+        jz .Lexit_success
+
+        /* Use rep movsb for remainder if ERMS, otherwise manual copy */
+104:    ALTERNATIVE "jmp .Lcopy_trailing_bytes", "rep movsb", X86_FEATURE_ERMS
+        xorq %rcx, %rcx       /* Mark successful completion */
+        jmp .Lexit_success
+
+.Llarge_read_fault:
+        /* Calculate remaining bytes for read fault */
+        shlq $6, %rcx     /* Convert back to bytes */
+        addq %r9, %rcx    /* Add remainder bytes */
+        cld               /* Ensure direction flag is cleared */
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        RET
+
+.Llarge_write_fault:
+        /* Calculate remaining bytes for write fault */
+        shlq $6, %rcx     /* Convert back to bytes */
+        addq %r9, %rcx    /* Add remainder bytes */
+        cld               /* Ensure direction flag is cleared */
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        RET
+
+.Lavx_read_fault:
+        /* Calculate remaining bytes for AVX read fault */
+        shlq $7, %rcx     /* Convert back to bytes */
+        addq %r9, %rcx    /* Add remainder bytes */
+        vzeroupper        /* Clear AVX state */
+        cld               /* Ensure direction flag is cleared */
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        RET
+
+.Lavx_write_fault:
+        /* Calculate remaining bytes for AVX write fault */
+        shlq $7, %rcx     /* Convert back to bytes */
+        addq %r9, %rcx    /* Add remainder bytes */
+        vzeroupper        /* Clear AVX state */
+        cld               /* Ensure direction flag is cleared */
+        popq %r15
+        popq %r14
+        popq %r13
+        popq %r12
+        RET
+
+        /* Exception table for AVX2 path */
+        _ASM_EXTABLE_UA(47b, .Lexit_fault) /* AVX2 check */
+        _ASM_EXTABLE_UA(48b, .Lexit_fault) /* OSXSAVE check */
+        _ASM_EXTABLE_UA(50b, .Lexit_fault) /* ERMS alignment */
+        _ASM_EXTABLE_UA(51b, .Lexit_fault) /* AVX alignment read */
+        _ASM_EXTABLE_UA(52b, .Lexit_fault) /* AVX alignment write */
+        _ASM_EXTABLE_UA(54b, .Lexit_fault) /* AVX alignment byte read */
+        _ASM_EXTABLE_UA(55b, .Lexit_fault) /* AVX alignment byte write */
+        _ASM_EXTABLE_UA(56b, .Lavx_read_fault) /* AVX prefetch */
+        _ASM_EXTABLE_UA(57b, .Lavx_read_fault) /* AVX prefetch */
+        _ASM_EXTABLE_UA(58b, .Lavx_read_fault) /* AVX read */
+        _ASM_EXTABLE_UA(59b, .Lavx_read_fault) /* AVX read */
+        _ASM_EXTABLE_UA(60b, .Lavx_read_fault) /* AVX read */
+        _ASM_EXTABLE_UA(61b, .Lavx_read_fault) /* AVX read */
+        _ASM_EXTABLE_UA(63b, .Lavx_read_fault) /* AVX prefetch */
+        _ASM_EXTABLE_UA(64b, .Lavx_write_fault) /* AVX write */
+        _ASM_EXTABLE_UA(65b, .Lavx_write_fault) /* AVX write */
+        _ASM_EXTABLE_UA(66b, .Lavx_write_fault) /* AVX write */
+        _ASM_EXTABLE_UA(67b, .Lavx_write_fault) /* AVX write */
+        _ASM_EXTABLE_UA(69b, .Lexit_fault) /* ERMS alignment */
+        _ASM_EXTABLE_UA(70b, .Lexit_fault) /* AVX NT alignment read */
+        _ASM_EXTABLE_UA(71b, .Lexit_fault) /* AVX NT alignment write */
+        _ASM_EXTABLE_UA(73b, .Lexit_fault) /* AVX NT alignment byte read */
+        _ASM_EXTABLE_UA(74b, .Lexit_fault) /* AVX NT alignment byte write */
+        _ASM_EXTABLE_UA(75b, .Lavx_read_fault) /* AVX NT read */
+        _ASM_EXTABLE_UA(76b, .Lavx_read_fault) /* AVX NT read */
+        _ASM_EXTABLE_UA(77b, .Lavx_read_fault) /* AVX NT read */
+        _ASM_EXTABLE_UA(78b, .Lavx_read_fault) /* AVX NT read */
+        _ASM_EXTABLE_UA(79b, .Lavx_write_fault) /* AVX NT write */
+        _ASM_EXTABLE_UA(80b, .Lavx_write_fault) /* AVX NT write */
+        _ASM_EXTABLE_UA(81b, .Lavx_write_fault) /* AVX NT write */
+        _ASM_EXTABLE_UA(82b, .Lavx_write_fault) /* AVX NT write */
+        _ASM_EXTABLE_UA(83b, .Lexit_fault) /* ERMS remainder */
+
+        /* Exception table for large manual copy */
+        _ASM_EXTABLE_UA(84b, .Llarge_read_fault) /* Prefetch */
+        _ASM_EXTABLE_UA(85b, .Llarge_read_fault) /* Prefetch */
+        _ASM_EXTABLE_UA(86b, .Llarge_read_fault) /* Read */
+        _ASM_EXTABLE_UA(87b, .Llarge_read_fault) /* Read */
+        _ASM_EXTABLE_UA(88b, .Llarge_read_fault) /* Read */
+        _ASM_EXTABLE_UA(89b, .Llarge_read_fault) /* Read */
+        _ASM_EXTABLE_UA(90b, .Llarge_read_fault) /* Read */
+        _ASM_EXTABLE_UA(91b, .Llarge_read_fault) /* Read */
+        _ASM_EXTABLE_UA(92b, .Llarge_read_fault) /* Read */
+        _ASM_EXTABLE_UA(93b, .Llarge_read_fault) /* Read */
+        _ASM_EXTABLE_UA(95b, .Llarge_read_fault) /* Prefetch */
+        _ASM_EXTABLE_UA(96b, .Llarge_write_fault) /* Write */
+        _ASM_EXTABLE_UA(97b, .Llarge_write_fault) /* Write */
+        _ASM_EXTABLE_UA(98b, .Llarge_write_fault) /* Write */
+        _ASM_EXTABLE_UA(99b, .Llarge_write_fault) /* Write */
+        _ASM_EXTABLE_UA(100b, .Llarge_write_fault) /* Write */
+        _ASM_EXTABLE_UA(101b, .Llarge_write_fault) /* Write */
+        _ASM_EXTABLE_UA(102b, .Llarge_write_fault) /* Write */
+        _ASM_EXTABLE_UA(103b, .Llarge_write_fault) /* Write */
+        _ASM_EXTABLE_UA(104b, .Lexit_fault) /* ERMS remainder */
 
-	_ASM_EXTABLE_UA( 0b, 1b)
 SYM_FUNC_END(rep_movs_alternative)
 EXPORT_SYMBOL(rep_movs_alternative)


--- a/arch/x86/lib/memset_64.S	2025-03-13 13:08:08.000000000 +0100
+++ b/arch/x86/lib/memset_64.S	2025-03-14 21:12:30.472007594 +0100
@@ -1,5 +1,6 @@
 /* SPDX-License-Identifier: GPL-2.0 */
 /* Copyright 2002 Andi Kleen, SuSE Labs */
+/* Optimized for Intel Raptor Lake by Claude, 2025 */
 
 #include <linux/export.h>
 #include <linux/linkage.h>
@@ -9,109 +10,342 @@
 .section .noinstr.text, "ax"
 
 /*
- * ISO C memset - set a memory block to a byte value. This function uses fast
- * string to get better performance than the original function. The code is
- * simpler and shorter than the original function as well.
+ * ISO C memset - set a memory block to a byte value.
+ * Optimized for Intel Raptor Lake architecture with P/E-core awareness.
+ *
+ * P-cores: >2KB threshold for ERMSB, 64B-2KB use AVX2 when available
+ * E-cores: >1KB threshold for ERMSB, 64B-1KB use AVX2 when available
  *
  * rdi   destination
  * rsi   value (char)
  * rdx   count (bytes)
  *
  * rax   original destination
- *
- * The FSRS alternative should be done inline (avoiding the call and
- * the disgusting return handling), but that would require some help
- * from the compiler for better calling conventions.
- *
- * The 'rep stosb' itself is small enough to replace the call, but all
- * the register moves blow up the code. And two of them are "needed"
- * only for the return value that is the same as the source input,
- * which the compiler could/should do much better anyway.
  */
 SYM_FUNC_START(__memset)
-	ALTERNATIVE "jmp memset_orig", "", X86_FEATURE_FSRS
+        /* Store original destination for return value */
+        movq %rdi, %r9
+
+        /* Ensure proper direction flag - keep this as the main entry point */
+        cld
+
+        /* Check for zero-length case first */
+        testq %rdx, %rdx
+        jz .L_zero_length
+
+        /* Fast path with FSRS for large buffers */
+        ALTERNATIVE "jmp .L_hybrid_path", "", X86_FEATURE_FSRS
+
+        /* Expand byte value to fill %al */
+        movb %sil, %al
+        movq %rdx, %rcx
+1:      rep stosb
+.L_zero_length:
+        movq %r9, %rax
+        RET
 
-	movq %rdi,%r9
-	movb %sil,%al
-	movq %rdx,%rcx
-	rep stosb
-	movq %r9,%rax
-	RET
+        /* Exception table for FSRS path */
+        _ASM_EXTABLE(1b, .Lfsrs_fault_handler)
 SYM_FUNC_END(__memset)
 EXPORT_SYMBOL(__memset)
 
 SYM_FUNC_ALIAS_MEMFUNC(memset, __memset)
 EXPORT_SYMBOL(memset)
 
+/* P/E-core hybrid aware path */
+SYM_FUNC_START_LOCAL(.L_hybrid_path)
+        /* Store original destination for return value */
+        movq %rdi, %r10
+
+        /* For small blocks (<64 bytes), use scalar path directly */
+        cmpq $64, %rdx
+        jb .L_small_path
+
+        /* For large blocks, use different thresholds for P-cores vs E-cores */
+        /* Check CPU type if available (Intel Hybrid bit) */
+        ALTERNATIVE "jmp .L_pcore_path", "", X86_FEATURE_HYBRID_CPU
+
+        /* E-core path: Use ERMSB for >1KB, otherwise scalar/AVX path */
+        cmpq $1024, %rdx
+        ja .L_use_ermsb
+
+        /* Use AVX2 for medium blocks if available */
+        ALTERNATIVE "jmp .L_use_scalar", "", X86_FEATURE_AVX2
+
+        jmp .L_use_avx2
+
+.L_pcore_path:
+        /* P-core path: Use ERMSB for >2KB, otherwise scalar/AVX path */
+        cmpq $2048, %rdx
+        ja .L_use_ermsb
+
+        /* Use AVX2 for medium blocks if available */
+        ALTERNATIVE "jmp .L_use_scalar", "", X86_FEATURE_AVX2
+
+        jmp .L_use_avx2
+
+.L_use_ermsb:
+        /* Enhanced REP STOSB path - optimized for both P and E cores */
+        movb %sil, %al
+        movq %rdx, %rcx
+2:      rep stosb
+        movq %r10, %rax
+        RET
+
+.L_use_avx2:
+        /* AVX2 path for medium blocks */
+        /* Broadcast byte value to YMM register */
+        movzbl %sil, %eax
+        vmovd %eax, %xmm0
+        vpbroadcastb %xmm0, %ymm0
+
+        /* Align destination to 32-byte boundary */
+        movl %edi, %ecx
+        andl $31, %ecx
+        jz .L_avx2_aligned
+
+        /* Calculate bytes to align */
+        movl $32, %r8d
+        subl %ecx, %r8d
+
+        /* Ensure alignment doesn't exceed total size */
+        movq %r8, %rcx
+        cmpq %rdx, %rcx
+        jbe 3f
+        movq %rdx, %rcx
+
+3:      /* Align with rep stosb */
+        movb %sil, %al
+        subq %rcx, %rdx
+        rep stosb
+
+.L_avx2_aligned:
+        /* Process 64-byte chunks */
+        movq %rdx, %rcx
+        shrq $6, %rcx
+        jz .L_avx2_remainder
+
+.L_avx2_loop:
+4:      vmovdqa %ymm0, (%rdi)
+5:      vmovdqa %ymm0, 32(%rdi)
+        addq $64, %rdi
+        subq $1, %rcx
+        jnz .L_avx2_loop
+
+        /* Process remainder bytes */
+        andq $63, %rdx
+
+.L_avx2_remainder:
+        testq %rdx, %rdx
+        jz .L_avx2_done
+
+        /* Process 32-byte chunk if applicable */
+        cmpq $32, %rdx
+        jb .L_avx2_small_remainder
+
+6:      vmovdqa %ymm0, (%rdi)
+        addq $32, %rdi
+        subq $32, %rdx
+
+.L_avx2_small_remainder:
+        /* Process remaining bytes with scalar */
+        testq %rdx, %rdx
+        jz .L_avx2_done
+
+        /* Use rep stosb for tail */
+        movq %rdx, %rcx
+        movb %sil, %al
+        rep stosb
+
+.L_avx2_done:
+        vzeroupper
+        movq %r10, %rax
+        RET
+
+.L_use_scalar:
+.L_small_path:
+        /* Scalar path for small blocks */
+        movzbl %sil, %ecx
+        movabs $0x0101010101010101, %rax
+        imulq %rcx, %rax
+
+        /* Handle small sizes (<64 bytes) with optimized code */
+        cmpq $8, %rdx
+        jb .L_small_lt8
+
+        /* Handle 8+ bytes - start with 8-byte chunks */
+        movq %rdx, %rcx
+        shrq $3, %rcx
+        jz .L_small_remainder
+
+.L_small_loop:
+7:      movq %rax, (%rdi)
+        addq $8, %rdi
+        subq $1, %rcx
+        jnz .L_small_loop
+
+.L_small_remainder:
+        /* Handle 0-7 remaining bytes */
+        andq $7, %rdx
+        jz .L_small_done
+
+.L_small_lt8:
+        /* Handle 4-byte chunk if applicable */
+        cmpq $4, %rdx
+        jb .L_small_lt4
+
+8:      movl %eax, (%rdi)
+        addq $4, %rdi
+        subq $4, %rdx
+
+.L_small_lt4:
+        /* Handle 2-byte chunk if applicable */
+        cmpq $2, %rdx
+        jb .L_small_lt2
+
+9:      movw %ax, (%rdi)
+        addq $2, %rdi
+        subq $2, %rdx
+
+.L_small_lt2:
+        /* Handle last byte if applicable */
+        testq %rdx, %rdx
+        jz .L_small_done
+
+10:     movb %al, (%rdi)
+
+.L_small_done:
+        movq %r10, %rax
+        RET
+
+/* Fault handlers */
+.Lfsrs_fault_handler:
+        cld
+        movq %r9, %rax
+        RET
+
+.L_hybrid_fault_handler:
+        /* Clean up AVX state if needed */
+        ALTERNATIVE "nop", "vzeroupper", X86_FEATURE_AVX2
+        cld
+        movq %r10, %rax
+        RET
+
+        /* Exception tables for hybrid path */
+        _ASM_EXTABLE(2b, .L_hybrid_fault_handler)
+        _ASM_EXTABLE(3b, .L_hybrid_fault_handler)
+        _ASM_EXTABLE(4b, .L_hybrid_fault_handler)
+        _ASM_EXTABLE(5b, .L_hybrid_fault_handler)
+        _ASM_EXTABLE(6b, .L_hybrid_fault_handler)
+        _ASM_EXTABLE(7b, .L_hybrid_fault_handler)
+        _ASM_EXTABLE(8b, .L_hybrid_fault_handler)
+        _ASM_EXTABLE(9b, .L_hybrid_fault_handler)
+        _ASM_EXTABLE(10b, .L_hybrid_fault_handler)
+SYM_FUNC_END(.L_hybrid_path)
+
+/* Original memset implementation (non-optimized fallback) */
 SYM_FUNC_START_LOCAL(memset_orig)
-	movq %rdi,%r10
+        /* Store original destination for return value */
+        movq %rdi, %r9
+
+        /* Optimize for zero length */
+        testq %rdx, %rdx
+        jz .Lende
+
+        /* Expand byte value */
+        movzbl %sil, %ecx
+        movabs $0x0101010101010101, %rax
+        imulq %rcx, %rax
+
+        /* Handle small sizes (<=64 bytes) directly with rep stosb */
+        cmpq $64, %rdx
+        jbe .Lsmall
+
+        /* Align destination to 64-byte cache line boundary for Raptor Lake */
+        movl %edi, %ecx
+        andl $63, %ecx
+        jz .Lafter_bad_alignment
+
+        /* Calculate bytes to 64-byte alignment */
+        movl $64, %r8d
+        subl %ecx, %r8d
+
+        /* Ensure alignment doesn't exceed total size */
+        movq %r8, %rcx
+        cmpq %rdx, %rcx
+        jbe 16f
+        movq %rdx, %rcx
+
+16:     /* Align with rep stosb */
+        subq %rcx, %rdx
+        rep stosb
+
+        /* Check if we have bytes left to set */
+        testq %rdx, %rdx
+        jz .Lende
 
-	/* expand byte value  */
-	movzbl %sil,%ecx
-	movabs $0x0101010101010101,%rax
-	imulq  %rcx,%rax
-
-	/* align dst */
-	movl  %edi,%r9d
-	andl  $7,%r9d
-	jnz  .Lbad_alignment
 .Lafter_bad_alignment:
+        /* Check if we have enough memory for prefetching */
+        cmpq $256, %rdx
+        jb .Lno_prefetch_orig
+
+        /* Add prefetching for large blocks - optimized for Raptor Lake */
+17:     prefetchw 384(%rdi)
+18:     prefetchw 512(%rdi)
+
+.Lno_prefetch_orig:
+        /* Process 64-byte chunks - cache line sized */
+        movq %rdx, %rcx
+        shrq $6, %rcx
+        jz .Lhandle_tail
+
+        .p2align 4
+.Lloop_64_orig:
+19:     movq %rax, 0*8(%rdi)
+20:     movq %rax, 1*8(%rdi)
+21:     movq %rax, 2*8(%rdi)
+22:     movq %rax, 3*8(%rdi)
+23:     movq %rax, 4*8(%rdi)
+24:     movq %rax, 5*8(%rdi)
+25:     movq %rax, 6*8(%rdi)
+26:     movq %rax, 7*8(%rdi)
+
+        leaq 64(%rdi), %rdi
+        subq $1, %rcx
+        jnz .Lloop_64_orig
+
+        /* Calculate remaining bytes */
+        andq $63, %rdx
 
-	movq  %rdx,%rcx
-	shrq  $6,%rcx
-	jz	 .Lhandle_tail
-
-	.p2align 4
-.Lloop_64:
-	decq  %rcx
-	movq  %rax,(%rdi)
-	movq  %rax,8(%rdi)
-	movq  %rax,16(%rdi)
-	movq  %rax,24(%rdi)
-	movq  %rax,32(%rdi)
-	movq  %rax,40(%rdi)
-	movq  %rax,48(%rdi)
-	movq  %rax,56(%rdi)
-	leaq  64(%rdi),%rdi
-	jnz    .Lloop_64
-
-	/* Handle tail in loops. The loops should be faster than hard
-	   to predict jump tables. */
-	.p2align 4
 .Lhandle_tail:
-	movl	%edx,%ecx
-	andl    $63&(~7),%ecx
-	jz 		.Lhandle_7
-	shrl	$3,%ecx
-	.p2align 4
-.Lloop_8:
-	decl   %ecx
-	movq  %rax,(%rdi)
-	leaq  8(%rdi),%rdi
-	jnz    .Lloop_8
-
-.Lhandle_7:
-	andl	$7,%edx
-	jz      .Lende
-	.p2align 4
-.Lloop_1:
-	decl    %edx
-	movb 	%al,(%rdi)
-	leaq	1(%rdi),%rdi
-	jnz     .Lloop_1
+.Lsmall:
+        /* Handle remaining bytes with rep stosb */
+        testq %rdx, %rdx
+        jz .Lende
+
+        movq %rdx, %rcx
+        rep stosb
 
 .Lende:
-	movq	%r10,%rax
-	RET
+        movq %r9, %rax
+        RET
 
-.Lbad_alignment:
-	cmpq $7,%rdx
-	jbe	.Lhandle_7
-	movq %rax,(%rdi)	/* unaligned store */
-	movq $8,%r8
-	subq %r9,%r8
-	addq %r8,%rdi
-	subq %r8,%rdx
-	jmp .Lafter_bad_alignment
-.Lfinal:
+/* Generic fault handler */
+.Lorig_fault_handler:
+        /* cld not required */
+        movq %r9, %rax     /* Restore original destination */
+        RET
+
+        /* Exception tables for original path */
+        _ASM_EXTABLE(16b, .Lorig_fault_handler)
+        _ASM_EXTABLE(17b, .Lorig_fault_handler) /* Prefetch */
+        _ASM_EXTABLE(18b, .Lorig_fault_handler) /* Prefetch */
+        _ASM_EXTABLE(19b, .Lorig_fault_handler)
+        _ASM_EXTABLE(20b, .Lorig_fault_handler)
+        _ASM_EXTABLE(21b, .Lorig_fault_handler)
+        _ASM_EXTABLE(22b, .Lorig_fault_handler)
+        _ASM_EXTABLE(23b, .Lorig_fault_handler)
+        _ASM_EXTABLE(24b, .Lorig_fault_handler)
+        _ASM_EXTABLE(25b, .Lorig_fault_handler)
+        _ASM_EXTABLE(26b, .Lorig_fault_handler)
 SYM_FUNC_END(memset_orig)
