// Seed: 4005223235
module module_0 #(
    parameter id_0 = 32'd77,
    parameter id_1 = 32'd66
) (
    output tri1 _id_0,
    input supply0 _id_1
);
  wire ["" : id_1  #  (  1  )] id_3 = id_3;
  wire id_4;
  logic [id_0  &  id_0 : id_1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd55
) (
    input supply0 id_0
);
  localparam id_2 = 1;
  parameter id_3 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1._id_1 = 0;
  real id_4;
  generate
    begin : LABEL_0
      wire [id_2  ||  -1 'd0 : -1 'b0] id_5;
    end
  endgenerate
endmodule
