vendor_name = ModelSim
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Block_Memory.sv
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/Shift_Register.sv
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/VGA_Controller.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/SEG7_LUT.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/Reset_Delay.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/RAW2RGB.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/I2C_Controller.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/I2C_CCD_Config.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/CCD_Capture.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/Sdram_Control/Sdram_Params.h
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/Sdram_Control/Sdram_Control.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/Sdram_Control/sdr_data_path.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/Sdram_Control/control_interface.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/Sdram_Control/command.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/DE1_SoC_CAMERA.sdc
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/SEG7_LUT_6.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/sdram_pll.qip
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/sdram_pll.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/sdram_pll/sdram_pll_0002.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/sdram_pll/sdram_pll_0002.qip
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/sdram_pll.sip
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/Line_Buffer1.qip
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/v/Line_Buffer1.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/Sdram_Control/Sdram_RD_FIFO.qip
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/Sdram_Control/Sdram_RD_FIFO.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/Sdram_Control/Sdram_WR_FIFO.qip
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/Sdram_Control/Sdram_WR_FIFO.v
source_file = 1, ../DE1_SoC_CAMERA.mif
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/instructions.mif
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/romtest.qip
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/romtest.v
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/de1_soc_camera.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/shift_taps_lv51.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/altsyncram_jug1.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/cntr_7of.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/cmpr_qac.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/dcfifo_ngp1.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/a_gray2bin_oab.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/a_graycounter_nv6.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/a_graycounter_jdc.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/altsyncram_86d1.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/dffpipe_oe9.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/alt_synch_pipe_8pl.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/dffpipe_pe9.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/alt_synch_pipe_9pl.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/dffpipe_qe9.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/cmpr_906.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/dcfifo_ahp1.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/alt_synch_pipe_apl.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/dffpipe_re9.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/alt_synch_pipe_bpl.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/dffpipe_se9.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/shift_taps_p101.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/altsyncram_9pc1.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/cntr_lmf.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/cmpr_pac.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/cntr_96h.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/lpm_divide_lqo.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/abs_divider_ucg.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/alt_u_div_c2f.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/lpm_abs_1p9.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/lpm_abs_2p9.tdf
source_file = 1, C:/Users/ECE_STUDENT/Documents/FPGA_NN/Quartus project/db/lpm_divide_oio.tdf
design_name = DE1_SoC_CAMERA
instance = comp, \ADC_DIN~output , ADC_DIN~output, DE1_SoC_CAMERA, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, DE1_SoC_CAMERA, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, DE1_SoC_CAMERA, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, DE1_SoC_CAMERA, 1
instance = comp, \FAN_CTRL~output , FAN_CTRL~output, DE1_SoC_CAMERA, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \IRDA_TXD~output , IRDA_TXD~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE1_SoC_CAMERA, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE1_SoC_CAMERA, 1
instance = comp, \TD_RESET_N~output , TD_RESET_N~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, DE1_SoC_CAMERA, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE1_SoC_CAMERA, 1
instance = comp, \D5M_RESET_N~output , D5M_RESET_N~output, DE1_SoC_CAMERA, 1
instance = comp, \D5M_SCLK~output , D5M_SCLK~output, DE1_SoC_CAMERA, 1
instance = comp, \D5M_TRIGGER~output , D5M_TRIGGER~output, DE1_SoC_CAMERA, 1
instance = comp, \D5M_XCLKIN~output , D5M_XCLKIN~output, DE1_SoC_CAMERA, 1
instance = comp, \ADC_CS_N~output , ADC_CS_N~output, DE1_SoC_CAMERA, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, DE1_SoC_CAMERA, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, DE1_SoC_CAMERA, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, DE1_SoC_CAMERA, 1
instance = comp, \FPGA_I2C_SDAT~output , FPGA_I2C_SDAT~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, DE1_SoC_CAMERA, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, DE1_SoC_CAMERA, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, DE1_SoC_CAMERA, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, DE1_SoC_CAMERA, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, DE1_SoC_CAMERA, 1
instance = comp, \D5M_SDATA~output , D5M_SDATA~output, DE1_SoC_CAMERA, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE1_SoC_CAMERA, 1
instance = comp, \u6|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , u6|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_CAMERA, 1
instance = comp, \u6|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , u6|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_CAMERA, 1
instance = comp, \u6|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , u6|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_CAMERA, 1
instance = comp, \u6|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , u6|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_CAMERA, 1
instance = comp, \u6|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , u6|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC_CAMERA, 1
instance = comp, \D5M_PIXLCLK~input , D5M_PIXLCLK~input, DE1_SoC_CAMERA, 1
instance = comp, \D5M_PIXLCLK~inputCLKENA0 , D5M_PIXLCLK~inputCLKENA0, DE1_SoC_CAMERA, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, DE1_SoC_CAMERA, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE1_SoC_CAMERA, 1
instance = comp, \KEY[0]~inputCLKENA0 , KEY[0]~inputCLKENA0, DE1_SoC_CAMERA, 1
instance = comp, \u2|Equal0~5 , u2|Equal0~5, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[15] , u2|Cont[15], DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[16] , u2|Cont[16], DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[14] , u2|Cont[14], DE1_SoC_CAMERA, 1
instance = comp, \u2|Equal0~4 , u2|Equal0~4, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[4] , u2|Cont[4], DE1_SoC_CAMERA, 1
instance = comp, \u2|Equal0~3 , u2|Equal0~3, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[1] , u2|Cont[1], DE1_SoC_CAMERA, 1
instance = comp, \u2|Equal0~2 , u2|Equal0~2, DE1_SoC_CAMERA, 1
instance = comp, \u2|Equal0~6 , u2|Equal0~6, DE1_SoC_CAMERA, 1
instance = comp, \u2|Equal0~8 , u2|Equal0~8, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[21]~DUPLICATE , u2|Cont[21]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[23]~DUPLICATE , u2|Cont[23]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u2|Equal0~7 , u2|Equal0~7, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[0]~0 , u2|Cont[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[0] , u2|Cont[0], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~49 , u2|Add0~49, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[1]~DUPLICATE , u2|Cont[1]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~73 , u2|Add0~73, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[2] , u2|Cont[2], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~69 , u2|Add0~69, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[3] , u2|Cont[3], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~65 , u2|Add0~65, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[4]~DUPLICATE , u2|Cont[4]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~61 , u2|Add0~61, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[5] , u2|Cont[5], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~57 , u2|Add0~57, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[6] , u2|Cont[6], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~53 , u2|Add0~53, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[7] , u2|Cont[7], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~121 , u2|Add0~121, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[8] , u2|Cont[8], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~117 , u2|Add0~117, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[9] , u2|Cont[9], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~113 , u2|Add0~113, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[10] , u2|Cont[10], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~109 , u2|Add0~109, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[11] , u2|Cont[11], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~105 , u2|Add0~105, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[12] , u2|Cont[12], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~101 , u2|Add0~101, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[13] , u2|Cont[13], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~97 , u2|Add0~97, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[14]~DUPLICATE , u2|Cont[14]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~93 , u2|Add0~93, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[15]~DUPLICATE , u2|Cont[15]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~89 , u2|Add0~89, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[16]~DUPLICATE , u2|Cont[16]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~85 , u2|Add0~85, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[17] , u2|Cont[17], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~81 , u2|Add0~81, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[18] , u2|Cont[18], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~77 , u2|Add0~77, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[19] , u2|Cont[19], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~45 , u2|Add0~45, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[20] , u2|Cont[20], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~41 , u2|Add0~41, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[21] , u2|Cont[21], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~37 , u2|Add0~37, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[22] , u2|Cont[22], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~33 , u2|Add0~33, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[23] , u2|Cont[23], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~1 , u2|Add0~1, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[24] , u2|Cont[24], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~13 , u2|Add0~13, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[25] , u2|Cont[25], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~9 , u2|Add0~9, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[26] , u2|Cont[26], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~5 , u2|Add0~5, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[27] , u2|Cont[27], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~29 , u2|Add0~29, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[28] , u2|Cont[28], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~25 , u2|Add0~25, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[29] , u2|Cont[29], DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[30]~DUPLICATE , u2|Cont[30]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~21 , u2|Add0~21, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[30] , u2|Cont[30], DE1_SoC_CAMERA, 1
instance = comp, \u2|Add0~17 , u2|Add0~17, DE1_SoC_CAMERA, 1
instance = comp, \u2|Cont[31] , u2|Cont[31], DE1_SoC_CAMERA, 1
instance = comp, \u2|Equal0~0 , u2|Equal0~0, DE1_SoC_CAMERA, 1
instance = comp, \u2|Equal0~1 , u2|Equal0~1, DE1_SoC_CAMERA, 1
instance = comp, \u2|LessThan2~0 , u2|LessThan2~0, DE1_SoC_CAMERA, 1
instance = comp, \u2|LessThan2~1 , u2|LessThan2~1, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_0~0 , u2|oRST_0~0, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_0 , u2|oRST_0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[2] , u7|ST[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[4] , u7|ST[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~5 , u7|Add4~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~21 , u7|Add4~21, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~37 , u7|Add4~37, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~9 , u7|Add4~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector4~0 , u7|Selector4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[7] , u7|ST[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~13 , u7|Add4~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector3~0 , u7|Selector3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[8] , u7|ST[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~17 , u7|Add4~17, DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector2~0 , u7|Selector2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[9] , u7|ST[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[5]~DUPLICATE , u7|ST[5]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[8]~DUPLICATE , u7|ST[8]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal3~0 , u7|Equal3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector8~0 , u7|Selector8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[3] , u7|ST[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~33 , u7|Add4~33, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~25 , u7|Add4~25, DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector6~0 , u7|Selector6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[5] , u7|ST[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector5~0 , u7|Selector5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[6] , u7|ST[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal2~0 , u7|Equal2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal5~1 , u7|Equal5~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[6]~3 , u7|ST[6]~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal3~2 , u7|Equal3~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|Pre_RD , u7|Pre_RD, DE1_SoC_CAMERA, 1
instance = comp, \u7|always1~0 , u7|always1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal2~1 , u7|Equal2~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|Read~0 , u7|Read~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|Read , u7|Read, DE1_SoC_CAMERA, 1
instance = comp, \u7|mRD_DONE~0 , u7|mRD_DONE~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|mRD_DONE , u7|mRD_DONE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~DUPLICATE , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor7 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor4 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[4] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~9 , u3|Add0~9, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_2~0 , u2|oRST_2~0, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_2 , u2|oRST_2, DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~41 , u3|Add0~41, DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~37 , u3|Add0~37, DE1_SoC_CAMERA, 1
instance = comp, \D5M_LVAL~input , D5M_LVAL~input, DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_LVAL~feeder , u3|mCCD_LVAL~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_LVAL , u3|mCCD_LVAL, DE1_SoC_CAMERA, 1
instance = comp, \D5M_FVAL~input , D5M_FVAL~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_FVAL~feeder , rCCD_FVAL~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u3|Pre_FVAL , u3|Pre_FVAL, DE1_SoC_CAMERA, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_4~0 , u2|oRST_4~0, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_4 , u2|oRST_4, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_1~0 , u2|oRST_1~0, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_3~0 , u2|oRST_3~0, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_3 , u2|oRST_3, DE1_SoC_CAMERA, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE1_SoC_CAMERA, 1
instance = comp, \u3|mSTART~0 , u3|mSTART~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|mSTART , u3|mSTART, DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_FVAL~0 , u3|mCCD_FVAL~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_FVAL , u3|mCCD_FVAL, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[12]~1 , u3|X_Cont[12]~1, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[9] , u3|X_Cont[9], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~1 , u3|Add0~1, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[10] , u3|X_Cont[10], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~49 , u3|Add0~49, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[11] , u3|X_Cont[11], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~45 , u3|Add0~45, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[12] , u3|X_Cont[12], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~61 , u3|Add0~61, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[13] , u3|X_Cont[13], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~57 , u3|Add0~57, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[14] , u3|X_Cont[14], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~53 , u3|Add0~53, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[15] , u3|X_Cont[15], DE1_SoC_CAMERA, 1
instance = comp, \u3|LessThan0~4 , u3|LessThan0~4, DE1_SoC_CAMERA, 1
instance = comp, \u3|LessThan0~1 , u3|LessThan0~1, DE1_SoC_CAMERA, 1
instance = comp, \u3|LessThan0~2 , u3|LessThan0~2, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[10]~DUPLICATE , u3|X_Cont[10]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u3|LessThan0~0 , u3|LessThan0~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[12]~0 , u3|X_Cont[12]~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[0] , u3|X_Cont[0], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~13 , u3|Add0~13, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[1] , u3|X_Cont[1], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~5 , u3|Add0~5, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[2] , u3|X_Cont[2], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~17 , u3|Add0~17, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[3] , u3|X_Cont[3], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~21 , u3|Add0~21, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[4] , u3|X_Cont[4], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~25 , u3|Add0~25, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[5] , u3|X_Cont[5], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~29 , u3|Add0~29, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[6] , u3|X_Cont[6], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add0~33 , u3|Add0~33, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[7] , u3|X_Cont[7], DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[8] , u3|X_Cont[8], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~1 , u3|Add1~1, DE1_SoC_CAMERA, 1
instance = comp, \u3|LessThan0~3 , u3|LessThan0~3, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[0]~0 , u3|Y_Cont[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[0] , u3|Y_Cont[0], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~5 , u3|Add1~5, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[1] , u3|Y_Cont[1], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~9 , u3|Add1~9, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[2] , u3|Y_Cont[2], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~13 , u3|Add1~13, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[3] , u3|Y_Cont[3], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~17 , u3|Add1~17, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[4] , u3|Y_Cont[4], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~21 , u3|Add1~21, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[5] , u3|Y_Cont[5], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~25 , u3|Add1~25, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[6] , u3|Y_Cont[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~5 , u4|sr|Add1~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~9 , u4|sr|Add1~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~41 , u4|sr|Add1~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~37 , u4|sr|Add1~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~33 , u4|sr|Add1~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~29 , u4|sr|Add1~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~41 , u4|sr|Add2~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~37 , u4|sr|Add2~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~33 , u4|sr|Add2~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~29 , u4|sr|Add2~29, DE1_SoC_CAMERA, 1
instance = comp, \u3|X_Cont[1]~DUPLICATE , u3|X_Cont[1]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~13 , u4|sr|Add4~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~9 , u4|sr|Add4~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~37 , u4|sr|Add4~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~33 , u4|sr|Add4~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~29 , u4|sr|Add4~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~25 , u4|sr|Add4~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~21 , u4|sr|Add4~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~17 , u4|sr|Add4~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~77 , u4|sr|Add4~77, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~73 , u4|sr|Add4~73, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~69 , u4|sr|Add4~69, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~65 , u4|sr|Add4~65, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~61 , u4|sr|Add4~61, DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~29 , u3|Add1~29, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[7] , u3|Y_Cont[7], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~33 , u3|Add1~33, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[8] , u3|Y_Cont[8], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~37 , u3|Add1~37, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[9] , u3|Y_Cont[9], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add1~41 , u3|Add1~41, DE1_SoC_CAMERA, 1
instance = comp, \u3|Y_Cont[10] , u3|Y_Cont[10], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~25 , u4|sr|Add1~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~21 , u4|sr|Add1~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~17 , u4|sr|Add1~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~13 , u4|sr|Add1~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add1~1 , u4|sr|Add1~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~25 , u4|sr|Add2~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~21 , u4|sr|Add2~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~17 , u4|sr|Add2~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~13 , u4|sr|Add2~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~9 , u4|sr|Add2~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~57 , u4|sr|Add4~57, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~53 , u4|sr|Add4~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~49 , u4|sr|Add4~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~45 , u4|sr|Add4~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~41 , u4|sr|Add4~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~61 , u4|sr|Add0~61, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~57 , u4|sr|Add0~57, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~14 , u4|sr|TARG_cnt~14, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_1~1 , u2|oRST_1~1, DE1_SoC_CAMERA, 1
instance = comp, \u2|oRST_1 , u2|oRST_1, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDVAL~0 , u4|mDVAL~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDVAL , u4|mDVAL, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[13] , u4|sr|TARG_cnt[13], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~53 , u4|sr|Add0~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~13 , u4|sr|TARG_cnt~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[14] , u4|sr|TARG_cnt[14], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~49 , u4|sr|Add0~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~12 , u4|sr|TARG_cnt~12, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[15] , u4|sr|TARG_cnt[15], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~45 , u4|sr|Add0~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~11 , u4|sr|TARG_cnt~11, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[16] , u4|sr|TARG_cnt[16], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~41 , u4|sr|Add0~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~10 , u4|sr|TARG_cnt~10, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[17] , u4|sr|TARG_cnt[17], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal0~2 , u4|sr|Equal0~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[4]~DUPLICATE , u4|sr|TARG_cnt[4]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~9 , u4|sr|Add0~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~5 , u4|sr|Add0~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~1 , u4|sr|TARG_cnt~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[1] , u4|sr|TARG_cnt[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~33 , u4|sr|Add0~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~8 , u4|sr|TARG_cnt~8, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[2] , u4|sr|TARG_cnt[2], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~29 , u4|sr|Add0~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~7 , u4|sr|TARG_cnt~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[3]~DUPLICATE , u4|sr|TARG_cnt[3]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~25 , u4|sr|Add0~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~6 , u4|sr|TARG_cnt~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[4] , u4|sr|TARG_cnt[4], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~21 , u4|sr|Add0~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~5 , u4|sr|TARG_cnt~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[5] , u4|sr|TARG_cnt[5], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[3] , u4|sr|TARG_cnt[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[6]~DUPLICATE , u4|sr|TARG_cnt[6]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~17 , u4|sr|Add0~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~4 , u4|sr|TARG_cnt~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[6] , u4|sr|TARG_cnt[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~13 , u4|sr|Add0~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~3 , u4|sr|TARG_cnt~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[7] , u4|sr|TARG_cnt[7], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal0~1 , u4|sr|Equal0~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~2 , u4|sr|TARG_cnt~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[0] , u4|sr|TARG_cnt[0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal0~0 , u4|sr|Equal0~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~77 , u4|sr|Add0~77, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~19 , u4|sr|TARG_cnt~19, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[8] , u4|sr|TARG_cnt[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~73 , u4|sr|Add0~73, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~18 , u4|sr|TARG_cnt~18, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[9]~DUPLICATE , u4|sr|TARG_cnt[9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~69 , u4|sr|Add0~69, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~17 , u4|sr|TARG_cnt~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[10]~DUPLICATE , u4|sr|TARG_cnt[10]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~65 , u4|sr|Add0~65, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~16 , u4|sr|TARG_cnt~16, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[11] , u4|sr|TARG_cnt[11], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~15 , u4|sr|TARG_cnt~15, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[12] , u4|sr|TARG_cnt[12], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[9] , u4|sr|TARG_cnt[9], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[10] , u4|sr|TARG_cnt[10], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal0~3 , u4|sr|Equal0~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal0~4 , u4|sr|Equal0~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~37 , u4|sr|Add0~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~5 , u4|sr|Add2~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~5 , u4|sr|Add4~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~9 , u4|sr|TARG_cnt~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[18] , u4|sr|TARG_cnt[18], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add0~1 , u4|sr|Add0~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add2~1 , u4|sr|Add2~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add4~1 , u4|sr|Add4~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt~0 , u4|sr|TARG_cnt~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|TARG_cnt[19] , u4|sr|TARG_cnt[19], DE1_SoC_CAMERA, 1
instance = comp, \SW[2]~input , SW[2]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_CAMERA, 1
instance = comp, \u4|oDVAL~0 , u4|oDVAL~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9]~DUPLICATE , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor7 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor4 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[4] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor3 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[3] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor3 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[3] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor2 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[2] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor2 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[2] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~30 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~30, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~26 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~26, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~22 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~22, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~18 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~18, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~9 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor6 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor5 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[5] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor5 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[5] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~13 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan5~1 , u7|LessThan5~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[7] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[7] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[6] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~5 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor7 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor6 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[6] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor6 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[6] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor5 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[5] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor5 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[5] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor4 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[4] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor4 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[4] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor3 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[3] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor3 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[3] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor2 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[2] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor2 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[2] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[1] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[0] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~30 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~30, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~26 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~26, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~22 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~22, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~18 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~18, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~9 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~13 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~5 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan6~1 , u7|LessThan6~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|WR_MASK~1 , u7|WR_MASK~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan6~2 , u7|LessThan6~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|OUT_VALID~0 , u7|OUT_VALID~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|OUT_VALID , u7|OUT_VALID, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan5~2 , u7|LessThan5~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|RD_MASK~4 , u7|RD_MASK~4, DE1_SoC_CAMERA, 1
instance = comp, \u6|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER , u6|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_CAMERA, 1
instance = comp, \u6|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 , u6|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~49 , u1|Add1~49, DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~9 , u1|Add1~9, DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~5 , u1|Add1~5, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[8] , u1|H_Cont[8], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~1 , u1|Add1~1, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[9] , u1|H_Cont[9], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~33 , u1|Add1~33, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[10] , u1|H_Cont[10], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~25 , u1|Add1~25, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[11] , u1|H_Cont[11], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~29 , u1|Add1~29, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[12] , u1|H_Cont[12], DE1_SoC_CAMERA, 1
instance = comp, \u1|Equal0~1 , u1|Equal0~1, DE1_SoC_CAMERA, 1
instance = comp, \u1|LessThan7~0 , u1|LessThan7~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[0] , u1|H_Cont[0], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~45 , u1|Add1~45, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[1] , u1|H_Cont[1], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~41 , u1|Add1~41, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[2] , u1|H_Cont[2], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~37 , u1|Add1~37, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[3] , u1|H_Cont[3], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~13 , u1|Add1~13, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[4] , u1|H_Cont[4], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~21 , u1|Add1~21, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[5] , u1|H_Cont[5], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add1~17 , u1|Add1~17, DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[6] , u1|H_Cont[6], DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[7] , u1|H_Cont[7], DE1_SoC_CAMERA, 1
instance = comp, \u1|LessThan3~0 , u1|LessThan3~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|Equal0~0 , u1|Equal0~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~5 , u1|Add2~5, DE1_SoC_CAMERA, 1
instance = comp, \u1|Equal0~2 , u1|Equal0~2, DE1_SoC_CAMERA, 1
instance = comp, \u1|Equal0~3 , u1|Equal0~3, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[0] , u1|V_Cont[0], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~9 , u1|Add2~9, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[1] , u1|V_Cont[1], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~21 , u1|Add2~21, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[2] , u1|V_Cont[2], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~13 , u1|Add2~13, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[3]~DUPLICATE , u1|V_Cont[3]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~17 , u1|Add2~17, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[4] , u1|V_Cont[4], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~1 , u1|Add2~1, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[5] , u1|V_Cont[5], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~37 , u1|Add2~37, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[6] , u1|V_Cont[6], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~33 , u1|Add2~33, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[7] , u1|V_Cont[7], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~29 , u1|Add2~29, DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~25 , u1|Add2~25, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[9] , u1|V_Cont[9], DE1_SoC_CAMERA, 1
instance = comp, \u1|LessThan9~0 , u1|LessThan9~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~49 , u1|Add2~49, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[10] , u1|V_Cont[10], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~45 , u1|Add2~45, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[11] , u1|V_Cont[11], DE1_SoC_CAMERA, 1
instance = comp, \u1|Add2~41 , u1|Add2~41, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[12] , u1|V_Cont[12], DE1_SoC_CAMERA, 1
instance = comp, \u1|LessThan6~1 , u1|LessThan6~1, DE1_SoC_CAMERA, 1
instance = comp, \u1|LessThan9~1 , u1|LessThan9~1, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[8]~DUPLICATE , u1|V_Cont[8]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[8] , u1|V_Cont[8], DE1_SoC_CAMERA, 1
instance = comp, \u1|LessThan2~0 , u1|LessThan2~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|V_Cont[3] , u1|V_Cont[3], DE1_SoC_CAMERA, 1
instance = comp, \u1|LessThan6~0 , u1|LessThan6~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|always1~0 , u1|always1~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|always1~1 , u1|always1~1, DE1_SoC_CAMERA, 1
instance = comp, \u1|oRequest , u1|oRequest, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_CAMERA, 1
instance = comp, \u7|RD_MASK~3 , u7|RD_MASK~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|RD_MASK[1] , u7|RD_MASK[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8]~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor7 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor6 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[6] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[8]~0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[8]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor7 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor6 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[6] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor5 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[5] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor5 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[5] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor4 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[4] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor4 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[4]~feeder , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[4] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor3 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[3] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor3 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[3] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor2 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[2] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor2 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[2] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~DUPLICATE , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[1] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor0 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[0] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~30 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~30, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~26 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~26, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~22 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~22, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~18 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~18, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~9 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~13 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~5 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[7] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[7] , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~1 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan8~1 , u7|LessThan8~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6]~7 , u7|mLENGTH[6]~7, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6]~8 , u7|mLENGTH[6]~8, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6]~3 , u7|mLENGTH[6]~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|RD_MASK[1]~2 , u7|RD_MASK[1]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|RD_MASK[0] , u7|RD_MASK[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9]~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|cntr_cout[4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[8]~0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[8]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor7 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor5 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[5] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor7 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor6 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor5 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[5] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor4 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[4] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor4 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[4]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[4] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor3 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[3] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor3 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[3] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor2 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[2] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor2 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[2] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[1] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor0 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[0] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~30 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~30, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~26 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~26, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~22 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~22, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~18 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~18, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~9 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~13 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[6]~feeder , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[6] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor6 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[6] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~5 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[7] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe12a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[7] , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe12a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~1 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan7~1 , u7|LessThan7~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|WR_MASK[0]~0 , u7|WR_MASK[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|WR_MASK[1] , u7|WR_MASK[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|cntr_cout[4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9]~feeder , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor7 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin|xor7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[7] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[7] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~1 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|op_1~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|RD_MASK~1 , u7|RD_MASK~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|mRD , u7|mRD, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6]~1 , u7|mLENGTH[6]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan8~0 , u7|LessThan8~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan7~0 , u7|LessThan7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6]~0 , u7|mLENGTH[6]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan6~0 , u7|LessThan6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan5~0 , u7|LessThan5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|RD_MASK~0 , u7|RD_MASK~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6]~2 , u7|mLENGTH[6]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6] , u7|mLENGTH[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal0~0 , u7|Equal0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|Write~0 , u7|Write~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|Write , u7|Write, DE1_SoC_CAMERA, 1
instance = comp, \u7|mWR_DONE~0 , u7|mWR_DONE~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|mWR_DONE , u7|mWR_DONE, DE1_SoC_CAMERA, 1
instance = comp, \u7|mWR~0 , u7|mWR~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|mWR , u7|mWR, DE1_SoC_CAMERA, 1
instance = comp, \u7|Pre_WR , u7|Pre_WR, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[6]~1 , u7|ST[6]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[6]~4 , u7|ST[6]~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~37 , u7|u_control_interface|Add1~37, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~33 , u7|u_control_interface|Add1~33, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[9]~DUPLICATE , u7|u_control_interface|init_timer[9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~9 , u7|u_control_interface|Add1~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[10] , u7|u_control_interface|init_timer[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~5 , u7|u_control_interface|Add1~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[11] , u7|u_control_interface|init_timer[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~1 , u7|u_control_interface|Add1~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[12] , u7|u_control_interface|init_timer[12], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~21 , u7|u_control_interface|Add1~21, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[13] , u7|u_control_interface|init_timer[13], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~17 , u7|u_control_interface|Add1~17, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[14] , u7|u_control_interface|init_timer[14], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~13 , u7|u_control_interface|Add1~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[15] , u7|u_control_interface|init_timer[15], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[5] , u7|u_control_interface|init_timer[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~25 , u7|u_control_interface|Add1~25, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[1] , u7|u_control_interface|init_timer[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LessThan0~2 , u7|u_control_interface|LessThan0~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LessThan0~0 , u7|u_control_interface|LessThan0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LessThan1~0 , u7|u_control_interface|LessThan1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[9] , u7|u_control_interface|init_timer[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LessThan0~1 , u7|u_control_interface|LessThan0~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[0] , u7|u_control_interface|init_timer[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[0]~0 , u7|u_control_interface|init_timer[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[0]~DUPLICATE , u7|u_control_interface|init_timer[0]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~45 , u7|u_control_interface|Add1~45, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[2] , u7|u_control_interface|init_timer[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~41 , u7|u_control_interface|Add1~41, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[3] , u7|u_control_interface|init_timer[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~57 , u7|u_control_interface|Add1~57, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[4] , u7|u_control_interface|init_timer[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~53 , u7|u_control_interface|Add1~53, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[5]~DUPLICATE , u7|u_control_interface|init_timer[5]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~49 , u7|u_control_interface|Add1~49, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[6] , u7|u_control_interface|init_timer[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add1~29 , u7|u_control_interface|Add1~29, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[7] , u7|u_control_interface|init_timer[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|init_timer[8] , u7|u_control_interface|init_timer[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|PRECHARGE~0 , u7|u_control_interface|PRECHARGE~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LOAD_MODE~0 , u7|u_control_interface|LOAD_MODE~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LOAD_MODE~1 , u7|u_control_interface|LOAD_MODE~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|PRECHARGE~1 , u7|u_control_interface|PRECHARGE~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|PRECHARGE , u7|u_control_interface|PRECHARGE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector0~0 , u7|Selector0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|CMD[0]~0 , u7|CMD[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|CMD[1] , u7|CMD[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector1~0 , u7|Selector1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|CMD[0] , u7|CMD[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Equal2~0 , u7|u_control_interface|Equal2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|WRITEA , u7|u_control_interface|WRITEA, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Equal1~0 , u7|u_control_interface|Equal1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|READA , u7|u_control_interface|READA, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LessThan1~1 , u7|u_control_interface|LessThan1~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LessThan1~2 , u7|u_control_interface|LessThan1~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|INIT_REQ , u7|u_control_interface|INIT_REQ, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~1 , u7|u_control_interface|Add0~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~0 , u7|u_control_interface|timer~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|always3~0 , u7|u_control_interface|always3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|always3~3 , u7|u_control_interface|always3~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|always3~2 , u7|u_control_interface|always3~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|always3~1 , u7|u_control_interface|always3~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|always3~4 , u7|u_control_interface|always3~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|REFRESH~0 , u7|u_control_interface|REFRESH~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|REFRESH , u7|u_control_interface|REFRESH, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|always0~2 , u7|u_command|always0~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_refresh , u7|u_command|do_refresh, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|always0~3 , u7|u_command|always0~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_refresh~DUPLICATE , u7|u_command|do_refresh~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|REF_ACK~0 , u7|u_command|REF_ACK~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|REF_ACK , u7|u_command|REF_ACK, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[0]~DUPLICATE , u7|u_control_interface|timer[0]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~45 , u7|u_control_interface|Add0~45, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~11 , u7|u_control_interface|timer~11, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[1] , u7|u_control_interface|timer[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~49 , u7|u_control_interface|Add0~49, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~12 , u7|u_control_interface|timer~12, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[2]~DUPLICATE , u7|u_control_interface|timer[2]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~53 , u7|u_control_interface|Add0~53, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~13 , u7|u_control_interface|timer~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[3] , u7|u_control_interface|timer[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~57 , u7|u_control_interface|Add0~57, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~14 , u7|u_control_interface|timer~14, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[4] , u7|u_control_interface|timer[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[2] , u7|u_control_interface|timer[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~61 , u7|u_control_interface|Add0~61, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~15 , u7|u_control_interface|timer~15, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[5] , u7|u_control_interface|timer[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Equal3~2 , u7|u_control_interface|Equal3~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[0] , u7|u_control_interface|timer[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~5 , u7|u_control_interface|Add0~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~1 , u7|u_control_interface|timer~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[6] , u7|u_control_interface|timer[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~17 , u7|u_control_interface|Add0~17, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~4 , u7|u_control_interface|timer~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[7] , u7|u_control_interface|timer[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~33 , u7|u_control_interface|Add0~33, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~8 , u7|u_control_interface|timer~8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[8] , u7|u_control_interface|timer[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~9 , u7|u_control_interface|Add0~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~2 , u7|u_control_interface|timer~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[9] , u7|u_control_interface|timer[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~21 , u7|u_control_interface|Add0~21, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~5 , u7|u_control_interface|timer~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[10] , u7|u_control_interface|timer[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~29 , u7|u_control_interface|Add0~29, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~7 , u7|u_control_interface|timer~7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[11] , u7|u_control_interface|timer[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~25 , u7|u_control_interface|Add0~25, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~6 , u7|u_control_interface|timer~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[12]~DUPLICATE , u7|u_control_interface|timer[12]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~41 , u7|u_control_interface|Add0~41, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~10 , u7|u_control_interface|timer~10, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[13] , u7|u_control_interface|timer[13], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~37 , u7|u_control_interface|Add0~37, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~9 , u7|u_control_interface|timer~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[14] , u7|u_control_interface|timer[14], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[12] , u7|u_control_interface|timer[12], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Equal3~1 , u7|u_control_interface|Equal3~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|REF_REQ~0 , u7|u_control_interface|REF_REQ~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Add0~13 , u7|u_control_interface|Add0~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer~3 , u7|u_control_interface|timer~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|timer[15] , u7|u_control_interface|timer[15], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|Equal3~0 , u7|u_control_interface|Equal3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|REF_REQ~1 , u7|u_control_interface|REF_REQ~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|REF_REQ , u7|u_control_interface|REF_REQ, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_reada~0 , u7|u_command|do_reada~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_reada~1 , u7|u_command|do_reada~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_reada , u7|u_command|do_reada, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LOAD_MODE~2 , u7|u_control_interface|LOAD_MODE~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LOAD_MODE~3 , u7|u_control_interface|LOAD_MODE~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LOAD_MODE~4 , u7|u_control_interface|LOAD_MODE~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|LOAD_MODE , u7|u_control_interface|LOAD_MODE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|always0~0 , u7|u_command|always0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_load_mode , u7|u_command|do_load_mode, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay~7 , u7|u_command|command_delay~7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay[7] , u7|u_command|command_delay[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay~6 , u7|u_command|command_delay~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay[6] , u7|u_command|command_delay[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay~5 , u7|u_command|command_delay~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay[5] , u7|u_command|command_delay[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay~4 , u7|u_command|command_delay~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay[4] , u7|u_command|command_delay[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay~3 , u7|u_command|command_delay~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay[3] , u7|u_command|command_delay[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay~2 , u7|u_command|command_delay~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay[2] , u7|u_command|command_delay[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay~1 , u7|u_command|command_delay~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay[1] , u7|u_command|command_delay[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay~0 , u7|u_command|command_delay~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay[0]~DUPLICATE , u7|u_command|command_delay[0]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|always0~4 , u7|u_command|always0~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal0~1 , u7|Equal0~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|PM_STOP , u7|PM_STOP, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|ex_read~0 , u7|u_command|ex_read~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|ex_read , u7|u_command|ex_read, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|ex_write~0 , u7|u_command|ex_write~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|ex_write , u7|u_command|ex_write, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_delay[0] , u7|u_command|command_delay[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_shift~4 , u7|u_command|rp_shift~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_shift[3] , u7|u_command|rp_shift[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_shift~3 , u7|u_command|rp_shift~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_shift[0]~0 , u7|u_command|rp_shift[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_shift[2] , u7|u_command|rp_shift[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_shift~2 , u7|u_command|rp_shift~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_shift[1] , u7|u_command|rp_shift[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_shift~1 , u7|u_command|rp_shift~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_shift[0] , u7|u_command|rp_shift[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_done~0 , u7|u_command|rp_done~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rp_done , u7|u_command|rp_done, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_writea~0 , u7|u_command|do_writea~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_writea~1 , u7|u_command|do_writea~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_writea~DUPLICATE , u7|u_command|do_writea~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_done~0 , u7|u_command|command_done~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|command_done , u7|u_command|command_done, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|always0~1 , u7|u_command|always0~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_precharge , u7|u_command|do_precharge, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_load_mode~DUPLICATE , u7|u_command|do_load_mode~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|always3~0 , u7|u_command|always3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|CM_ACK~0 , u7|u_command|CM_ACK~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|CM_ACK , u7|u_command|CM_ACK, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|always1~0 , u7|u_control_interface|always1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|CMD_ACK , u7|u_control_interface|CMD_ACK, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[6]~2 , u7|ST[6]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[0]~DUPLICATE , u7|ST[0]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~1 , u7|Add4~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add4~29 , u7|Add4~29, DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector9~0 , u7|Selector9~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[2]~DUPLICATE , u7|ST[2]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[6]~0 , u7|ST[6]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[1] , u7|ST[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector7~0 , u7|Selector7~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[4]~DUPLICATE , u7|ST[4]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal5~0 , u7|Equal5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector11~0 , u7|Selector11~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[0] , u7|ST[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|Selector10~0 , u7|Selector10~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|ST[1]~DUPLICATE , u7|ST[1]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal3~1 , u7|Equal3~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|Equal0~2 , u7|Equal0~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|IN_REQ~0 , u7|IN_REQ~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|IN_REQ , u7|IN_REQ, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6~DUPLICATE , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor6 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin|xor6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[6] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|WR_MASK~2 , u7|WR_MASK~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|WR_MASK[0] , u7|WR_MASK[0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4~0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita6 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit6~0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit6~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit6 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita7 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit7 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita8 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita8, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit8 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit8, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita9 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit9~0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit9~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit9 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_reg_bit9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita9~1 , u4|sr|shift_reg_rtl_0|auto_generated|cntr6|counter_comb_bita9~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe7~0 , u4|sr|shift_reg_rtl_0|auto_generated|dffe7~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe7 , u4|sr|shift_reg_rtl_0|auto_generated|dffe7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[2] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[2], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[3] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[4], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[5], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita6 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[6] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0 , u4|sr|shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita7 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[7] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[7], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita8 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita8, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[8] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita9 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[9]~DUPLICATE , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~1 , u4|sr|shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita9~1 , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_comb_bita9~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|cout_actual , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|cout_actual, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[0] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~1 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[0] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[9] , u4|sr|shift_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[9], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_2~0 , u4|sr|shift_reg_rtl_0|auto_generated|op_2~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~2 , u4|sr|shift_reg_rtl_0|auto_generated|cmpr4_aeb_int~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~5 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[1]~0 , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[1]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[1] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~9 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[2] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[2], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~13 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[3] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~17 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[4] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[4], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~21 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[5] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[5], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~25 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[6] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~29 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[7] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[7], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~33 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[8] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|op_1~37 , u4|sr|shift_reg_rtl_0|auto_generated|op_1~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[9] , u4|sr|shift_reg_rtl_0|auto_generated|dffe3a[9], DE1_SoC_CAMERA, 1
instance = comp, \u3|oDVAL , u3|oDVAL, DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[9]~input , D5M_D[9]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[9] , rCCD_DATA[9], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[9] , u3|mCCD_DATA[9], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0, DE1_SoC_CAMERA, 1
instance = comp, \~GND , ~GND, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual, DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0], DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[10]~input , D5M_D[10]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[10]~feeder , rCCD_DATA[10]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[10] , rCCD_DATA[10], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[10] , u3|mCCD_DATA[10], DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[11]~input , D5M_D[11]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[11] , rCCD_DATA[11], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[11]~feeder , u3|mCCD_DATA[11]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[11] , u3|mCCD_DATA[11], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a9 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a9, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[11] , u4|mDATAd_1[11], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[11] , u4|mDATAd_0[11], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~50 , u4|Add2~50, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[10] , u4|mDATAd_1[10], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[10] , u4|mDATAd_0[10], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~48 , u4|Add2~48, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[9] , u4|mDATAd_1[9], DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[7]~input , D5M_D[7]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[7] , rCCD_DATA[7], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[7] , u3|mCCD_DATA[7], DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[8]~input , D5M_D[8]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[8] , rCCD_DATA[8], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[8] , u3|mCCD_DATA[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a7 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a7, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~46 , u4|Add2~46, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[9] , u4|mDATAd_0[9], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[8] , u4|mDATAd_1[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~40 , u4|Add2~40, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[8] , u4|mDATAd_0[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[7]~feeder , u4|mDATAd_1[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[7] , u4|mDATAd_1[7], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~52 , u4|Add2~52, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[7]~DUPLICATE , u4|mDATAd_0[7]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[4]~input , D5M_D[4]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[4]~feeder , rCCD_DATA[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[4] , rCCD_DATA[4], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[4] , u3|mCCD_DATA[4], DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[5]~input , D5M_D[5]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[5] , rCCD_DATA[5], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[5] , u3|mCCD_DATA[5], DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[6]~input , D5M_D[6]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[6]~feeder , rCCD_DATA[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[6] , rCCD_DATA[6], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[6] , u3|mCCD_DATA[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[6] , u4|mDATAd_1[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~51 , u4|Add2~51, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[6] , u4|mDATAd_0[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[5] , u4|mDATAd_1[5], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~49 , u4|Add2~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[5] , u4|mDATAd_0[5], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[4] , u4|mDATAd_1[4], DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[2]~input , D5M_D[2]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[2] , rCCD_DATA[2], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[2]~feeder , u3|mCCD_DATA[2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[2] , u3|mCCD_DATA[2], DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[3]~input , D5M_D[3]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[3]~feeder , rCCD_DATA[3]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[3] , rCCD_DATA[3], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[3]~feeder , u3|mCCD_DATA[3]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[3] , u3|mCCD_DATA[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~47 , u4|Add2~47, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[4]~DUPLICATE , u4|mDATAd_0[4]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[3] , u4|mDATAd_1[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~41 , u4|Add2~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[3]~feeder , u4|mDATAd_0[3]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[3]~DUPLICATE , u4|mDATAd_0[3]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[2]~DUPLICATE , u4|mDATAd_1[2]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[2] , u4|mDATAd_0[2], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~53 , u4|Add2~53, DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[0]~input , D5M_D[0]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[0] , rCCD_DATA[0], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[0] , u3|mCCD_DATA[0], DE1_SoC_CAMERA, 1
instance = comp, \D5M_D[1]~input , D5M_D[1]~input, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[1]~feeder , rCCD_DATA[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \rCCD_DATA[1] , rCCD_DATA[1], DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[1]~feeder , u3|mCCD_DATA[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u3|mCCD_DATA[1] , u3|mCCD_DATA[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[1] , u4|mDATAd_1[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~58 , u4|Add2~58, DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[1] , u4|mDATAd_0[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[0] , u4|mDATAd_1[0], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[0] , u4|mDATAd_0[0], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~63 , u4|Add2~63, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~60 , u4|Add2~60, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~55 , u4|Add2~55, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~43 , u4|Add2~43, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~5 , u4|Add2~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~13 , u4|Add2~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~21 , u4|Add2~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~29 , u4|Add2~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~37 , u4|Add2~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~1 , u4|Add2~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~9 , u4|Add2~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~17 , u4|Add2~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~25 , u4|Add2~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add2~33 , u4|Add2~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[12] , u4|mCCD_G[12], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[11] , u4|mCCD_G[11], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[11]~DUPLICATE , u4|mDATAd_1[11]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~9 , u4|mCCD_B~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[11] , u4|mCCD_B[11], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~9 , u4|mCCD_R~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[11] , u4|mCCD_R[11], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[10]~DUPLICATE , u4|mDATAd_0[10]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~8 , u4|mCCD_B~8, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[10] , u4|mCCD_B[10], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[10] , u4|mCCD_G[10], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~8 , u4|mCCD_R~8, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[10] , u4|mCCD_R[10], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[9]~DUPLICATE , u4|mDATAd_1[9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~7 , u4|mCCD_R~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[9] , u4|mCCD_R[9], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~7 , u4|mCCD_B~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[9] , u4|mCCD_B[9], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[9] , u4|mCCD_G[9], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~6 , u4|mCCD_B~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[8] , u4|mCCD_B[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~6 , u4|mCCD_R~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[8] , u4|mCCD_R[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[8] , u4|mCCD_G[8], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[7] , u4|mDATAd_0[7], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~5 , u4|mCCD_B~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[7] , u4|mCCD_B[7], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~5 , u4|mCCD_R~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[7] , u4|mCCD_R[7], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[7] , u4|mCCD_G[7], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[6]~DUPLICATE , u4|mDATAd_1[6]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~4 , u4|mCCD_B~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[6] , u4|mCCD_B[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~4 , u4|mCCD_R~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[6] , u4|mCCD_R[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[6] , u4|mCCD_G[6], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~3 , u4|mCCD_B~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[5] , u4|mCCD_B[5], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[5] , u4|mCCD_G[5], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~3 , u4|mCCD_R~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[5] , u4|mCCD_R[5], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[4] , u4|mDATAd_0[4], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~2 , u4|mCCD_B~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[4] , u4|mCCD_B[4], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~2 , u4|mCCD_R~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[4] , u4|mCCD_R[4], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[4] , u4|mCCD_G[4], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[3] , u4|mCCD_G[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_0[3] , u4|mDATAd_0[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~1 , u4|mCCD_R~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[3] , u4|mCCD_R[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~1 , u4|mCCD_B~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[3] , u4|mCCD_B[3], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[2] , u4|mCCD_G[2], DE1_SoC_CAMERA, 1
instance = comp, \u4|mDATAd_1[2] , u4|mDATAd_1[2], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~0 , u4|mCCD_R~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[2] , u4|mCCD_R[2], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~0 , u4|mCCD_B~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[2] , u4|mCCD_B[2], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~10 , u4|mCCD_R~10, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[1]~feeder , u4|mCCD_R[1]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[1] , u4|mCCD_R[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[1] , u4|mCCD_G[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~10 , u4|mCCD_B~10, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[1] , u4|mCCD_B[1], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_G[0] , u4|mCCD_G[0], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R~11 , u4|mCCD_R~11, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_R[0] , u4|mCCD_R[0], DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B~11 , u4|mCCD_B~11, DE1_SoC_CAMERA, 1
instance = comp, \u4|mCCD_B[0] , u4|mCCD_B[0], DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~54 , u4|Add0~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~50 , u4|Add0~50, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~45 , u4|Add0~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~41 , u4|Add0~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~1 , u4|Add0~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~5 , u4|Add0~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~9 , u4|Add0~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~13 , u4|Add0~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~17 , u4|Add0~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~21 , u4|Add0~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~25 , u4|Add0~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~29 , u4|Add0~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~33 , u4|Add0~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|Add0~37 , u4|Add0~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][11] , u4|sr|shift_reg[0][11], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][11] , u4|sr|shift_reg[1][11], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][5] , u4|sr|shift_reg[0][5], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][5] , u4|sr|shift_reg[1][5], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][4] , u4|sr|shift_reg[0][4], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][4] , u4|sr|shift_reg[1][4], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][3] , u4|sr|shift_reg[0][3], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][3] , u4|sr|shift_reg[1][3], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][2]~feeder , u4|sr|shift_reg[0][2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][2] , u4|sr|shift_reg[0][2], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][2] , u4|sr|shift_reg[1][2], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0 , u4|sr|shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][2] , u4|sr|shift_reg[640][2], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][2] , u4|sr|shift_reg[641][2], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][3] , u4|sr|shift_reg[640][3], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][3] , u4|sr|shift_reg[641][3], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][4] , u4|sr|shift_reg[640][4], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][4] , u4|sr|shift_reg[641][4], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][5]~DUPLICATE , u4|sr|shift_reg[640][5]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][5] , u4|sr|shift_reg[641][5], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][11] , u4|sr|shift_reg[640][11], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][11] , u4|sr|shift_reg[641][11], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~77 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~77, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~73 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~73, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~69 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~69, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~65 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~65, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~61 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~61, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~57 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~57, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~53 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~49 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~45 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~41 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~37 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~25 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~21 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~13 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~9 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~33 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~5 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~29 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~17 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~1 , u4|sr|Div0|auto_generated|divider|my_abs_num|op_1~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~29 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~25 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~21 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~17 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~37 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~33 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 , u4|sr|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[117]~1 , u4|sr|Div0|auto_generated|divider|divider|StageOut[117]~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[117]~0 , u4|sr|Div0|auto_generated|divider|divider|StageOut[117]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[115]~92 , u4|sr|Div0|auto_generated|divider|divider|StageOut[115]~92, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[115]~93 , u4|sr|Div0|auto_generated|divider|divider|StageOut[115]~93, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[113]~94 , u4|sr|Div0|auto_generated|divider|divider|StageOut[113]~94, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[113]~95 , u4|sr|Div0|auto_generated|divider|divider|StageOut[113]~95, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[111]~74 , u4|sr|Div0|auto_generated|divider|divider|StageOut[111]~74, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[111]~75 , u4|sr|Div0|auto_generated|divider|divider|StageOut[111]~75, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[109]~77 , u4|sr|Div0|auto_generated|divider|divider|StageOut[109]~77, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[109]~76 , u4|sr|Div0|auto_generated|divider|divider|StageOut[109]~76, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~50 , u4|sr|Div0|auto_generated|divider|divider|op_3~50, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~45 , u4|sr|Div0|auto_generated|divider|divider|op_3~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~41 , u4|sr|Div0|auto_generated|divider|divider|op_3~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~29 , u4|sr|Div0|auto_generated|divider|divider|op_3~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~25 , u4|sr|Div0|auto_generated|divider|divider|op_3~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~21 , u4|sr|Div0|auto_generated|divider|divider|op_3~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~17 , u4|sr|Div0|auto_generated|divider|divider|op_3~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~37 , u4|sr|Div0|auto_generated|divider|divider|op_3~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~13 , u4|sr|Div0|auto_generated|divider|divider|op_3~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~33 , u4|sr|Div0|auto_generated|divider|divider|op_3~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~9 , u4|sr|Div0|auto_generated|divider|divider|op_3~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~5 , u4|sr|Div0|auto_generated|divider|divider|op_3~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_3~1 , u4|sr|Div0|auto_generated|divider|divider|op_3~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[116]~31 , u4|sr|Div0|auto_generated|divider|divider|StageOut[116]~31, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[116]~32 , u4|sr|Div0|auto_generated|divider|divider|StageOut[116]~32, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[115]~63 , u4|sr|Div0|auto_generated|divider|divider|StageOut[115]~63, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[114]~4 , u4|sr|Div0|auto_generated|divider|divider|StageOut[114]~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[114]~5 , u4|sr|Div0|auto_generated|divider|divider|StageOut[114]~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[113]~69 , u4|sr|Div0|auto_generated|divider|divider|StageOut[113]~69, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[112]~12 , u4|sr|Div0|auto_generated|divider|divider|StageOut[112]~12, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[112]~13 , u4|sr|Div0|auto_generated|divider|divider|StageOut[112]~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[111]~23 , u4|sr|Div0|auto_generated|divider|divider|StageOut[111]~23, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[110]~38 , u4|sr|Div0|auto_generated|divider|divider|StageOut[110]~38, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[110]~39 , u4|sr|Div0|auto_generated|divider|divider|StageOut[110]~39, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[109]~52 , u4|sr|Div0|auto_generated|divider|divider|StageOut[109]~52, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[108]~82 , u4|sr|Div0|auto_generated|divider|divider|StageOut[108]~82, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[108]~83 , u4|sr|Div0|auto_generated|divider|divider|StageOut[108]~83, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~54 , u4|sr|Div0|auto_generated|divider|divider|op_4~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~49 , u4|sr|Div0|auto_generated|divider|divider|op_4~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~45 , u4|sr|Div0|auto_generated|divider|divider|op_4~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~41 , u4|sr|Div0|auto_generated|divider|divider|op_4~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~29 , u4|sr|Div0|auto_generated|divider|divider|op_4~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~25 , u4|sr|Div0|auto_generated|divider|divider|op_4~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~17 , u4|sr|Div0|auto_generated|divider|divider|op_4~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~13 , u4|sr|Div0|auto_generated|divider|divider|op_4~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~37 , u4|sr|Div0|auto_generated|divider|divider|op_4~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~9 , u4|sr|Div0|auto_generated|divider|divider|op_4~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~33 , u4|sr|Div0|auto_generated|divider|divider|op_4~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~21 , u4|sr|Div0|auto_generated|divider|divider|op_4~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~6 , u4|sr|Div0|auto_generated|divider|divider|op_4~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_4~1 , u4|sr|Div0|auto_generated|divider|divider|op_4~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[129]~30 , u4|sr|Div0|auto_generated|divider|divider|StageOut[129]~30, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[129]~33 , u4|sr|Div0|auto_generated|divider|divider|StageOut[129]~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[128]~62 , u4|sr|Div0|auto_generated|divider|divider|StageOut[128]~62, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[128]~64 , u4|sr|Div0|auto_generated|divider|divider|StageOut[128]~64, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[127]~6 , u4|sr|Div0|auto_generated|divider|divider|StageOut[127]~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[126]~68 , u4|sr|Div0|auto_generated|divider|divider|StageOut[126]~68, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[126]~70 , u4|sr|Div0|auto_generated|divider|divider|StageOut[126]~70, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[125]~14 , u4|sr|Div0|auto_generated|divider|divider|StageOut[125]~14, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[124]~22 , u4|sr|Div0|auto_generated|divider|divider|StageOut[124]~22, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[124]~24 , u4|sr|Div0|auto_generated|divider|divider|StageOut[124]~24, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[123]~40 , u4|sr|Div0|auto_generated|divider|divider|StageOut[123]~40, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[122]~51 , u4|sr|Div0|auto_generated|divider|divider|StageOut[122]~51, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[122]~53 , u4|sr|Div0|auto_generated|divider|divider|StageOut[122]~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[121]~84 , u4|sr|Div0|auto_generated|divider|divider|StageOut[121]~84, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[120]~99 , u4|sr|Div0|auto_generated|divider|divider|StageOut[120]~99, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[120]~100 , u4|sr|Div0|auto_generated|divider|divider|StageOut[120]~100, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~54 , u4|sr|Div0|auto_generated|divider|divider|op_5~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~49 , u4|sr|Div0|auto_generated|divider|divider|op_5~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~45 , u4|sr|Div0|auto_generated|divider|divider|op_5~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~41 , u4|sr|Div0|auto_generated|divider|divider|op_5~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~37 , u4|sr|Div0|auto_generated|divider|divider|op_5~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~29 , u4|sr|Div0|auto_generated|divider|divider|op_5~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~25 , u4|sr|Div0|auto_generated|divider|divider|op_5~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~17 , u4|sr|Div0|auto_generated|divider|divider|op_5~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~13 , u4|sr|Div0|auto_generated|divider|divider|op_5~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~33 , u4|sr|Div0|auto_generated|divider|divider|op_5~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~9 , u4|sr|Div0|auto_generated|divider|divider|op_5~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~21 , u4|sr|Div0|auto_generated|divider|divider|op_5~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~6 , u4|sr|Div0|auto_generated|divider|divider|op_5~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_5~1 , u4|sr|Div0|auto_generated|divider|divider|op_5~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[141]~61 , u4|sr|Div0|auto_generated|divider|divider|StageOut[141]~61, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[141]~65 , u4|sr|Div0|auto_generated|divider|divider|StageOut[141]~65, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[140]~3 , u4|sr|Div0|auto_generated|divider|divider|StageOut[140]~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[140]~7 , u4|sr|Div0|auto_generated|divider|divider|StageOut[140]~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[139]~71 , u4|sr|Div0|auto_generated|divider|divider|StageOut[139]~71, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[138]~11 , u4|sr|Div0|auto_generated|divider|divider|StageOut[138]~11, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[138]~15 , u4|sr|Div0|auto_generated|divider|divider|StageOut[138]~15, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[137]~25 , u4|sr|Div0|auto_generated|divider|divider|StageOut[137]~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[136]~37 , u4|sr|Div0|auto_generated|divider|divider|StageOut[136]~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[136]~41 , u4|sr|Div0|auto_generated|divider|divider|StageOut[136]~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[135]~54 , u4|sr|Div0|auto_generated|divider|divider|StageOut[135]~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[134]~81 , u4|sr|Div0|auto_generated|divider|divider|StageOut[134]~81, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[134]~85 , u4|sr|Div0|auto_generated|divider|divider|StageOut[134]~85, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[133]~101 , u4|sr|Div0|auto_generated|divider|divider|StageOut[133]~101, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[132]~111 , u4|sr|Div0|auto_generated|divider|divider|StageOut[132]~111, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[132]~112 , u4|sr|Div0|auto_generated|divider|divider|StageOut[132]~112, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~54 , u4|sr|Div0|auto_generated|divider|divider|op_6~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~49 , u4|sr|Div0|auto_generated|divider|divider|op_6~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~45 , u4|sr|Div0|auto_generated|divider|divider|op_6~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~41 , u4|sr|Div0|auto_generated|divider|divider|op_6~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~37 , u4|sr|Div0|auto_generated|divider|divider|op_6~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~33 , u4|sr|Div0|auto_generated|divider|divider|op_6~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~25 , u4|sr|Div0|auto_generated|divider|divider|op_6~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~21 , u4|sr|Div0|auto_generated|divider|divider|op_6~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~17 , u4|sr|Div0|auto_generated|divider|divider|op_6~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~13 , u4|sr|Div0|auto_generated|divider|divider|op_6~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~29 , u4|sr|Div0|auto_generated|divider|divider|op_6~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~9 , u4|sr|Div0|auto_generated|divider|divider|op_6~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~6 , u4|sr|Div0|auto_generated|divider|divider|op_6~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_6~1 , u4|sr|Div0|auto_generated|divider|divider|op_6~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[153]~2 , u4|sr|Div0|auto_generated|divider|divider|StageOut[153]~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[153]~8 , u4|sr|Div0|auto_generated|divider|divider|StageOut[153]~8, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[152]~67 , u4|sr|Div0|auto_generated|divider|divider|StageOut[152]~67, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[152]~72 , u4|sr|Div0|auto_generated|divider|divider|StageOut[152]~72, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[151]~16 , u4|sr|Div0|auto_generated|divider|divider|StageOut[151]~16, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[150]~21 , u4|sr|Div0|auto_generated|divider|divider|StageOut[150]~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[150]~26 , u4|sr|Div0|auto_generated|divider|divider|StageOut[150]~26, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[149]~42 , u4|sr|Div0|auto_generated|divider|divider|StageOut[149]~42, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[148]~50 , u4|sr|Div0|auto_generated|divider|divider|StageOut[148]~50, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[148]~55 , u4|sr|Div0|auto_generated|divider|divider|StageOut[148]~55, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[147]~86 , u4|sr|Div0|auto_generated|divider|divider|StageOut[147]~86, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[146]~98 , u4|sr|Div0|auto_generated|divider|divider|StageOut[146]~98, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[146]~102 , u4|sr|Div0|auto_generated|divider|divider|StageOut[146]~102, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[145]~113 , u4|sr|Div0|auto_generated|divider|divider|StageOut[145]~113, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[144]~121 , u4|sr|Div0|auto_generated|divider|divider|StageOut[144]~121, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[144]~122 , u4|sr|Div0|auto_generated|divider|divider|StageOut[144]~122, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~54 , u4|sr|Div0|auto_generated|divider|divider|op_7~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~49 , u4|sr|Div0|auto_generated|divider|divider|op_7~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~45 , u4|sr|Div0|auto_generated|divider|divider|op_7~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~41 , u4|sr|Div0|auto_generated|divider|divider|op_7~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~37 , u4|sr|Div0|auto_generated|divider|divider|op_7~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~33 , u4|sr|Div0|auto_generated|divider|divider|op_7~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~29 , u4|sr|Div0|auto_generated|divider|divider|op_7~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~25 , u4|sr|Div0|auto_generated|divider|divider|op_7~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~21 , u4|sr|Div0|auto_generated|divider|divider|op_7~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~17 , u4|sr|Div0|auto_generated|divider|divider|op_7~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~13 , u4|sr|Div0|auto_generated|divider|divider|op_7~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~9 , u4|sr|Div0|auto_generated|divider|divider|op_7~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~6 , u4|sr|Div0|auto_generated|divider|divider|op_7~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_7~1 , u4|sr|Div0|auto_generated|divider|divider|op_7~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[165]~66 , u4|sr|Div0|auto_generated|divider|divider|StageOut[165]~66, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[165]~73 , u4|sr|Div0|auto_generated|divider|divider|StageOut[165]~73, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[164]~10 , u4|sr|Div0|auto_generated|divider|divider|StageOut[164]~10, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[164]~17 , u4|sr|Div0|auto_generated|divider|divider|StageOut[164]~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[163]~27 , u4|sr|Div0|auto_generated|divider|divider|StageOut[163]~27, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[162]~36 , u4|sr|Div0|auto_generated|divider|divider|StageOut[162]~36, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[162]~43 , u4|sr|Div0|auto_generated|divider|divider|StageOut[162]~43, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[161]~56 , u4|sr|Div0|auto_generated|divider|divider|StageOut[161]~56, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[160]~80 , u4|sr|Div0|auto_generated|divider|divider|StageOut[160]~80, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[160]~87 , u4|sr|Div0|auto_generated|divider|divider|StageOut[160]~87, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[159]~103 , u4|sr|Div0|auto_generated|divider|divider|StageOut[159]~103, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[158]~110 , u4|sr|Div0|auto_generated|divider|divider|StageOut[158]~110, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[158]~114 , u4|sr|Div0|auto_generated|divider|divider|StageOut[158]~114, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[157]~123 , u4|sr|Div0|auto_generated|divider|divider|StageOut[157]~123, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[156]~130 , u4|sr|Div0|auto_generated|divider|divider|StageOut[156]~130, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[156]~131 , u4|sr|Div0|auto_generated|divider|divider|StageOut[156]~131, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~54 , u4|sr|Div0|auto_generated|divider|divider|op_8~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~49 , u4|sr|Div0|auto_generated|divider|divider|op_8~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~45 , u4|sr|Div0|auto_generated|divider|divider|op_8~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~41 , u4|sr|Div0|auto_generated|divider|divider|op_8~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~37 , u4|sr|Div0|auto_generated|divider|divider|op_8~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~33 , u4|sr|Div0|auto_generated|divider|divider|op_8~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~29 , u4|sr|Div0|auto_generated|divider|divider|op_8~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~25 , u4|sr|Div0|auto_generated|divider|divider|op_8~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~21 , u4|sr|Div0|auto_generated|divider|divider|op_8~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~17 , u4|sr|Div0|auto_generated|divider|divider|op_8~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~13 , u4|sr|Div0|auto_generated|divider|divider|op_8~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~9 , u4|sr|Div0|auto_generated|divider|divider|op_8~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~6 , u4|sr|Div0|auto_generated|divider|divider|op_8~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_8~1 , u4|sr|Div0|auto_generated|divider|divider|op_8~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[177]~9 , u4|sr|Div0|auto_generated|divider|divider|StageOut[177]~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[177]~18 , u4|sr|Div0|auto_generated|divider|divider|StageOut[177]~18, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[176]~20 , u4|sr|Div0|auto_generated|divider|divider|StageOut[176]~20, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[176]~28 , u4|sr|Div0|auto_generated|divider|divider|StageOut[176]~28, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[175]~44 , u4|sr|Div0|auto_generated|divider|divider|StageOut[175]~44, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[174]~49 , u4|sr|Div0|auto_generated|divider|divider|StageOut[174]~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[174]~57 , u4|sr|Div0|auto_generated|divider|divider|StageOut[174]~57, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[173]~88 , u4|sr|Div0|auto_generated|divider|divider|StageOut[173]~88, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[172]~97 , u4|sr|Div0|auto_generated|divider|divider|StageOut[172]~97, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[172]~104 , u4|sr|Div0|auto_generated|divider|divider|StageOut[172]~104, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[171]~115 , u4|sr|Div0|auto_generated|divider|divider|StageOut[171]~115, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[170]~120 , u4|sr|Div0|auto_generated|divider|divider|StageOut[170]~120, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[170]~124 , u4|sr|Div0|auto_generated|divider|divider|StageOut[170]~124, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[169]~132 , u4|sr|Div0|auto_generated|divider|divider|StageOut[169]~132, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[168]~137 , u4|sr|Div0|auto_generated|divider|divider|StageOut[168]~137, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[168]~138 , u4|sr|Div0|auto_generated|divider|divider|StageOut[168]~138, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~54 , u4|sr|Div0|auto_generated|divider|divider|op_9~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~49 , u4|sr|Div0|auto_generated|divider|divider|op_9~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~45 , u4|sr|Div0|auto_generated|divider|divider|op_9~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~41 , u4|sr|Div0|auto_generated|divider|divider|op_9~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~37 , u4|sr|Div0|auto_generated|divider|divider|op_9~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~33 , u4|sr|Div0|auto_generated|divider|divider|op_9~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~29 , u4|sr|Div0|auto_generated|divider|divider|op_9~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~25 , u4|sr|Div0|auto_generated|divider|divider|op_9~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~21 , u4|sr|Div0|auto_generated|divider|divider|op_9~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~17 , u4|sr|Div0|auto_generated|divider|divider|op_9~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~13 , u4|sr|Div0|auto_generated|divider|divider|op_9~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~9 , u4|sr|Div0|auto_generated|divider|divider|op_9~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~6 , u4|sr|Div0|auto_generated|divider|divider|op_9~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_9~1 , u4|sr|Div0|auto_generated|divider|divider|op_9~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[189]~19 , u4|sr|Div0|auto_generated|divider|divider|StageOut[189]~19, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[189]~29 , u4|sr|Div0|auto_generated|divider|divider|StageOut[189]~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[188]~35 , u4|sr|Div0|auto_generated|divider|divider|StageOut[188]~35, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[188]~45 , u4|sr|Div0|auto_generated|divider|divider|StageOut[188]~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[187]~58 , u4|sr|Div0|auto_generated|divider|divider|StageOut[187]~58, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[186]~79 , u4|sr|Div0|auto_generated|divider|divider|StageOut[186]~79, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[186]~89 , u4|sr|Div0|auto_generated|divider|divider|StageOut[186]~89, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[185]~105 , u4|sr|Div0|auto_generated|divider|divider|StageOut[185]~105, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[184]~109 , u4|sr|Div0|auto_generated|divider|divider|StageOut[184]~109, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[184]~116 , u4|sr|Div0|auto_generated|divider|divider|StageOut[184]~116, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[183]~125 , u4|sr|Div0|auto_generated|divider|divider|StageOut[183]~125, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[182]~129 , u4|sr|Div0|auto_generated|divider|divider|StageOut[182]~129, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[182]~133 , u4|sr|Div0|auto_generated|divider|divider|StageOut[182]~133, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[181]~139 , u4|sr|Div0|auto_generated|divider|divider|StageOut[181]~139, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[180]~143 , u4|sr|Div0|auto_generated|divider|divider|StageOut[180]~143, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[180]~144 , u4|sr|Div0|auto_generated|divider|divider|StageOut[180]~144, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~54 , u4|sr|Div0|auto_generated|divider|divider|op_10~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~49 , u4|sr|Div0|auto_generated|divider|divider|op_10~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~45 , u4|sr|Div0|auto_generated|divider|divider|op_10~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~41 , u4|sr|Div0|auto_generated|divider|divider|op_10~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~37 , u4|sr|Div0|auto_generated|divider|divider|op_10~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~33 , u4|sr|Div0|auto_generated|divider|divider|op_10~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~29 , u4|sr|Div0|auto_generated|divider|divider|op_10~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~25 , u4|sr|Div0|auto_generated|divider|divider|op_10~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~21 , u4|sr|Div0|auto_generated|divider|divider|op_10~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~17 , u4|sr|Div0|auto_generated|divider|divider|op_10~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~13 , u4|sr|Div0|auto_generated|divider|divider|op_10~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~9 , u4|sr|Div0|auto_generated|divider|divider|op_10~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~6 , u4|sr|Div0|auto_generated|divider|divider|op_10~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_10~1 , u4|sr|Div0|auto_generated|divider|divider|op_10~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[201]~34 , u4|sr|Div0|auto_generated|divider|divider|StageOut[201]~34, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[201]~46 , u4|sr|Div0|auto_generated|divider|divider|StageOut[201]~46, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[200]~48 , u4|sr|Div0|auto_generated|divider|divider|StageOut[200]~48, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[200]~59 , u4|sr|Div0|auto_generated|divider|divider|StageOut[200]~59, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[199]~90 , u4|sr|Div0|auto_generated|divider|divider|StageOut[199]~90, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[198]~96 , u4|sr|Div0|auto_generated|divider|divider|StageOut[198]~96, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[198]~106 , u4|sr|Div0|auto_generated|divider|divider|StageOut[198]~106, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[197]~117 , u4|sr|Div0|auto_generated|divider|divider|StageOut[197]~117, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[196]~119 , u4|sr|Div0|auto_generated|divider|divider|StageOut[196]~119, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[196]~126 , u4|sr|Div0|auto_generated|divider|divider|StageOut[196]~126, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[195]~134 , u4|sr|Div0|auto_generated|divider|divider|StageOut[195]~134, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[194]~136 , u4|sr|Div0|auto_generated|divider|divider|StageOut[194]~136, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[194]~140 , u4|sr|Div0|auto_generated|divider|divider|StageOut[194]~140, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[193]~145 , u4|sr|Div0|auto_generated|divider|divider|StageOut[193]~145, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[192]~147 , u4|sr|Div0|auto_generated|divider|divider|StageOut[192]~147, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[192]~148 , u4|sr|Div0|auto_generated|divider|divider|StageOut[192]~148, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~54 , u4|sr|Div0|auto_generated|divider|divider|op_11~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~49 , u4|sr|Div0|auto_generated|divider|divider|op_11~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~45 , u4|sr|Div0|auto_generated|divider|divider|op_11~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~41 , u4|sr|Div0|auto_generated|divider|divider|op_11~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~37 , u4|sr|Div0|auto_generated|divider|divider|op_11~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~33 , u4|sr|Div0|auto_generated|divider|divider|op_11~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~29 , u4|sr|Div0|auto_generated|divider|divider|op_11~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~25 , u4|sr|Div0|auto_generated|divider|divider|op_11~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~21 , u4|sr|Div0|auto_generated|divider|divider|op_11~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~17 , u4|sr|Div0|auto_generated|divider|divider|op_11~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~13 , u4|sr|Div0|auto_generated|divider|divider|op_11~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~9 , u4|sr|Div0|auto_generated|divider|divider|op_11~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~6 , u4|sr|Div0|auto_generated|divider|divider|op_11~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_11~1 , u4|sr|Div0|auto_generated|divider|divider|op_11~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[213]~47 , u4|sr|Div0|auto_generated|divider|divider|StageOut[213]~47, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[213]~60 , u4|sr|Div0|auto_generated|divider|divider|StageOut[213]~60, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[212]~78 , u4|sr|Div0|auto_generated|divider|divider|StageOut[212]~78, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[212]~91 , u4|sr|Div0|auto_generated|divider|divider|StageOut[212]~91, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[211]~107 , u4|sr|Div0|auto_generated|divider|divider|StageOut[211]~107, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[210]~108 , u4|sr|Div0|auto_generated|divider|divider|StageOut[210]~108, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[210]~118 , u4|sr|Div0|auto_generated|divider|divider|StageOut[210]~118, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[209]~127 , u4|sr|Div0|auto_generated|divider|divider|StageOut[209]~127, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[208]~128 , u4|sr|Div0|auto_generated|divider|divider|StageOut[208]~128, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[208]~135 , u4|sr|Div0|auto_generated|divider|divider|StageOut[208]~135, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[207]~141 , u4|sr|Div0|auto_generated|divider|divider|StageOut[207]~141, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[206]~142 , u4|sr|Div0|auto_generated|divider|divider|StageOut[206]~142, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[206]~146 , u4|sr|Div0|auto_generated|divider|divider|StageOut[206]~146, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[205]~149 , u4|sr|Div0|auto_generated|divider|divider|StageOut[205]~149, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[204]~150 , u4|sr|Div0|auto_generated|divider|divider|StageOut[204]~150, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|StageOut[204]~151 , u4|sr|Div0|auto_generated|divider|divider|StageOut[204]~151, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~54 , u4|sr|Div0|auto_generated|divider|divider|op_12~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~50 , u4|sr|Div0|auto_generated|divider|divider|op_12~50, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~46 , u4|sr|Div0|auto_generated|divider|divider|op_12~46, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~42 , u4|sr|Div0|auto_generated|divider|divider|op_12~42, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~38 , u4|sr|Div0|auto_generated|divider|divider|op_12~38, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~34 , u4|sr|Div0|auto_generated|divider|divider|op_12~34, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~30 , u4|sr|Div0|auto_generated|divider|divider|op_12~30, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~26 , u4|sr|Div0|auto_generated|divider|divider|op_12~26, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~22 , u4|sr|Div0|auto_generated|divider|divider|op_12~22, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~18 , u4|sr|Div0|auto_generated|divider|divider|op_12~18, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~14 , u4|sr|Div0|auto_generated|divider|divider|op_12~14, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~10 , u4|sr|Div0|auto_generated|divider|divider|op_12~10, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~6 , u4|sr|Div0|auto_generated|divider|divider|op_12~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|divider|op_12~1 , u4|sr|Div0|auto_generated|divider|divider|op_12~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~33 , u4|sr|Div0|auto_generated|divider|op_1~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~29 , u4|sr|Div0|auto_generated|divider|op_1~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~17 , u4|sr|Div0|auto_generated|divider|op_1~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~13 , u4|sr|Div0|auto_generated|divider|op_1~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~41 , u4|sr|Div0|auto_generated|divider|op_1~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~9 , u4|sr|Div0|auto_generated|divider|op_1~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~37 , u4|sr|Div0|auto_generated|divider|op_1~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~25 , u4|sr|Div0|auto_generated|divider|op_1~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~21 , u4|sr|Div0|auto_generated|divider|op_1~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal1~1 , u4|sr|Equal1~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal1~0 , u4|sr|Equal1~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal1~2 , u4|sr|Equal1~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~5 , u4|sr|Div0|auto_generated|divider|op_1~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Div0|auto_generated|divider|op_1~1 , u4|sr|Div0|auto_generated|divider|op_1~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal1~5 , u4|sr|Equal1~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal1~3 , u4|sr|Equal1~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal1~4 , u4|sr|Equal1~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~33 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~54 , u4|sr|Mod0|auto_generated|divider|divider|op_12~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~37 , u4|sr|Mod0|auto_generated|divider|divider|op_12~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~29 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~17 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~13 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~41 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~37 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~25 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~5 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~1 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~21 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~9 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~45 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~49 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~53 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~57 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~57, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~61 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~61, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~65 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~65, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~69 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~69, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~73 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~73, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~77 , u4|sr|Mod0|auto_generated|divider|my_abs_num|op_1~77, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~13 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~17 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~21 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~25 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~29 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 , u4|sr|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[117]~159 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[117]~159, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[117]~158 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[117]~158, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[115]~167 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[115]~167, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[115]~166 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[115]~166, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[113]~164 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[113]~164, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[113]~165 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[113]~165, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[111]~162 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[111]~162, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[111]~163 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[111]~163, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[109]~160 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[109]~160, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[109]~161 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[109]~161, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~18 , u4|sr|Mod0|auto_generated|divider|divider|op_3~18, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~9 , u4|sr|Mod0|auto_generated|divider|divider|op_3~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~5 , u4|sr|Mod0|auto_generated|divider|divider|op_3~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~21 , u4|sr|Mod0|auto_generated|divider|divider|op_3~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~25 , u4|sr|Mod0|auto_generated|divider|divider|op_3~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~29 , u4|sr|Mod0|auto_generated|divider|divider|op_3~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~33 , u4|sr|Mod0|auto_generated|divider|divider|op_3~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~37 , u4|sr|Mod0|auto_generated|divider|divider|op_3~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~41 , u4|sr|Mod0|auto_generated|divider|divider|op_3~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~45 , u4|sr|Mod0|auto_generated|divider|divider|op_3~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~49 , u4|sr|Mod0|auto_generated|divider|divider|op_3~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~13 , u4|sr|Mod0|auto_generated|divider|divider|op_3~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_3~1 , u4|sr|Mod0|auto_generated|divider|divider|op_3~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[116]~155 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[116]~155, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[116]~156 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[116]~156, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[115]~151 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[115]~151, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[114]~144 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[114]~144, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[114]~145 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[114]~145, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[113]~137 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[113]~137, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[112]~127 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[112]~127, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[112]~128 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[112]~128, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[111]~117 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[111]~117, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[110]~104 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[110]~104, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[110]~105 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[110]~105, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[109]~91 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[109]~91, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[108]~28 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[108]~28, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[108]~29 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[108]~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~22 , u4|sr|Mod0|auto_generated|divider|divider|op_4~22, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~5 , u4|sr|Mod0|auto_generated|divider|divider|op_4~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~13 , u4|sr|Mod0|auto_generated|divider|divider|op_4~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~9 , u4|sr|Mod0|auto_generated|divider|divider|op_4~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~25 , u4|sr|Mod0|auto_generated|divider|divider|op_4~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~29 , u4|sr|Mod0|auto_generated|divider|divider|op_4~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~33 , u4|sr|Mod0|auto_generated|divider|divider|op_4~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~37 , u4|sr|Mod0|auto_generated|divider|divider|op_4~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~41 , u4|sr|Mod0|auto_generated|divider|divider|op_4~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~45 , u4|sr|Mod0|auto_generated|divider|divider|op_4~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~49 , u4|sr|Mod0|auto_generated|divider|divider|op_4~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~53 , u4|sr|Mod0|auto_generated|divider|divider|op_4~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~18 , u4|sr|Mod0|auto_generated|divider|divider|op_4~18, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_4~1 , u4|sr|Mod0|auto_generated|divider|divider|op_4~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[140]~143 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[140]~143, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[129]~154 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[129]~154, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[129]~157 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[129]~157, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[128]~150 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[128]~150, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[128]~152 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[128]~152, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[127]~146 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[127]~146, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[126]~136 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[126]~136, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[126]~138 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[126]~138, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[125]~129 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[125]~129, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[124]~116 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[124]~116, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[124]~118 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[124]~118, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[123]~106 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[123]~106, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[122]~90 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[122]~90, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[122]~92 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[122]~92, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[121]~30 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[121]~30, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[120]~51 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[120]~51, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[120]~52 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[120]~52, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~26 , u4|sr|Mod0|auto_generated|divider|divider|op_5~26, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~9 , u4|sr|Mod0|auto_generated|divider|divider|op_5~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~5 , u4|sr|Mod0|auto_generated|divider|divider|op_5~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~17 , u4|sr|Mod0|auto_generated|divider|divider|op_5~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~13 , u4|sr|Mod0|auto_generated|divider|divider|op_5~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~29 , u4|sr|Mod0|auto_generated|divider|divider|op_5~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~33 , u4|sr|Mod0|auto_generated|divider|divider|op_5~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~37 , u4|sr|Mod0|auto_generated|divider|divider|op_5~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~41 , u4|sr|Mod0|auto_generated|divider|divider|op_5~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~45 , u4|sr|Mod0|auto_generated|divider|divider|op_5~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~49 , u4|sr|Mod0|auto_generated|divider|divider|op_5~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~53 , u4|sr|Mod0|auto_generated|divider|divider|op_5~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~22 , u4|sr|Mod0|auto_generated|divider|divider|op_5~22, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_5~1 , u4|sr|Mod0|auto_generated|divider|divider|op_5~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[140]~147 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[140]~147, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[139]~139 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[139]~139, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[138]~126 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[138]~126, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[138]~130 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[138]~130, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[137]~119 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[137]~119, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[136]~103 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[136]~103, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[136]~107 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[136]~107, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[135]~93 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[135]~93, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[134]~27 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[134]~27, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[134]~31 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[134]~31, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[133]~53 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[133]~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[132]~3 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[132]~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[132]~4 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[132]~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~30 , u4|sr|Mod0|auto_generated|divider|divider|op_6~30, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~21 , u4|sr|Mod0|auto_generated|divider|divider|op_6~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~9 , u4|sr|Mod0|auto_generated|divider|divider|op_6~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~5 , u4|sr|Mod0|auto_generated|divider|divider|op_6~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~17 , u4|sr|Mod0|auto_generated|divider|divider|op_6~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~13 , u4|sr|Mod0|auto_generated|divider|divider|op_6~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~33 , u4|sr|Mod0|auto_generated|divider|divider|op_6~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~37 , u4|sr|Mod0|auto_generated|divider|divider|op_6~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~41 , u4|sr|Mod0|auto_generated|divider|divider|op_6~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~45 , u4|sr|Mod0|auto_generated|divider|divider|op_6~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~49 , u4|sr|Mod0|auto_generated|divider|divider|op_6~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~53 , u4|sr|Mod0|auto_generated|divider|divider|op_6~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[141]~149 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[141]~149, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[141]~153 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[141]~153, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~26 , u4|sr|Mod0|auto_generated|divider|divider|op_6~26, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_6~1 , u4|sr|Mod0|auto_generated|divider|divider|op_6~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[153]~142 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[153]~142, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[153]~148 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[153]~148, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[152]~135 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[152]~135, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[152]~140 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[152]~140, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[151]~131 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[151]~131, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[150]~115 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[150]~115, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[150]~120 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[150]~120, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[149]~108 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[149]~108, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[148]~89 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[148]~89, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[148]~94 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[148]~94, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[147]~32 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[147]~32, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[146]~50 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[146]~50, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[146]~54 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[146]~54, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[145]~5 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[145]~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[144]~15 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[144]~15, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[144]~16 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[144]~16, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~34 , u4|sr|Mod0|auto_generated|divider|divider|op_7~34, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~25 , u4|sr|Mod0|auto_generated|divider|divider|op_7~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~21 , u4|sr|Mod0|auto_generated|divider|divider|op_7~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~9 , u4|sr|Mod0|auto_generated|divider|divider|op_7~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~5 , u4|sr|Mod0|auto_generated|divider|divider|op_7~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~17 , u4|sr|Mod0|auto_generated|divider|divider|op_7~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~13 , u4|sr|Mod0|auto_generated|divider|divider|op_7~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~37 , u4|sr|Mod0|auto_generated|divider|divider|op_7~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~41 , u4|sr|Mod0|auto_generated|divider|divider|op_7~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~45 , u4|sr|Mod0|auto_generated|divider|divider|op_7~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~49 , u4|sr|Mod0|auto_generated|divider|divider|op_7~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~53 , u4|sr|Mod0|auto_generated|divider|divider|op_7~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~30 , u4|sr|Mod0|auto_generated|divider|divider|op_7~30, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_7~1 , u4|sr|Mod0|auto_generated|divider|divider|op_7~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[177]~124 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[177]~124, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[165]~134 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[165]~134, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[165]~141 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[165]~141, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[164]~125 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[164]~125, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[164]~132 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[164]~132, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[163]~121 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[163]~121, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[162]~102 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[162]~102, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[162]~109 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[162]~109, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[161]~95 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[161]~95, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[160]~26 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[160]~26, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[160]~33 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[160]~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[159]~55 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[159]~55, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[158]~2 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[158]~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[158]~6 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[158]~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[157]~17 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[157]~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[156]~63 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[156]~63, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[156]~64 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[156]~64, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~38 , u4|sr|Mod0|auto_generated|divider|divider|op_8~38, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~29 , u4|sr|Mod0|auto_generated|divider|divider|op_8~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~25 , u4|sr|Mod0|auto_generated|divider|divider|op_8~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~21 , u4|sr|Mod0|auto_generated|divider|divider|op_8~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~9 , u4|sr|Mod0|auto_generated|divider|divider|op_8~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~5 , u4|sr|Mod0|auto_generated|divider|divider|op_8~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~17 , u4|sr|Mod0|auto_generated|divider|divider|op_8~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~13 , u4|sr|Mod0|auto_generated|divider|divider|op_8~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~41 , u4|sr|Mod0|auto_generated|divider|divider|op_8~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~45 , u4|sr|Mod0|auto_generated|divider|divider|op_8~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~49 , u4|sr|Mod0|auto_generated|divider|divider|op_8~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~53 , u4|sr|Mod0|auto_generated|divider|divider|op_8~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~34 , u4|sr|Mod0|auto_generated|divider|divider|op_8~34, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_8~1 , u4|sr|Mod0|auto_generated|divider|divider|op_8~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[177]~133 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[177]~133, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[176]~114 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[176]~114, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[176]~122 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[176]~122, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[175]~110 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[175]~110, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[174]~88 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[174]~88, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[174]~96 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[174]~96, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[173]~34 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[173]~34, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[172]~49 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[172]~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[172]~56 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[172]~56, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[171]~7 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[171]~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[170]~14 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[170]~14, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[170]~18 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[170]~18, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[169]~65 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[169]~65, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[168]~74 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[168]~74, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[168]~75 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[168]~75, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~42 , u4|sr|Mod0|auto_generated|divider|divider|op_9~42, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~17 , u4|sr|Mod0|auto_generated|divider|divider|op_9~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~33 , u4|sr|Mod0|auto_generated|divider|divider|op_9~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~29 , u4|sr|Mod0|auto_generated|divider|divider|op_9~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~25 , u4|sr|Mod0|auto_generated|divider|divider|op_9~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~9 , u4|sr|Mod0|auto_generated|divider|divider|op_9~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~5 , u4|sr|Mod0|auto_generated|divider|divider|op_9~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~21 , u4|sr|Mod0|auto_generated|divider|divider|op_9~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~13 , u4|sr|Mod0|auto_generated|divider|divider|op_9~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~45 , u4|sr|Mod0|auto_generated|divider|divider|op_9~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~49 , u4|sr|Mod0|auto_generated|divider|divider|op_9~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~53 , u4|sr|Mod0|auto_generated|divider|divider|op_9~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~38 , u4|sr|Mod0|auto_generated|divider|divider|op_9~38, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_9~1 , u4|sr|Mod0|auto_generated|divider|divider|op_9~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[200]~87 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[200]~87, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[189]~113 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[189]~113, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[189]~123 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[189]~123, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[188]~101 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[188]~101, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[188]~111 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[188]~111, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[187]~97 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[187]~97, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[186]~25 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[186]~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[186]~35 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[186]~35, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[185]~57 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[185]~57, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[184]~1 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[184]~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[184]~8 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[184]~8, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[183]~19 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[183]~19, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[182]~62 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[182]~62, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[182]~66 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[182]~66, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[181]~76 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[181]~76, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[180]~81 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[180]~81, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[180]~82 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[180]~82, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~46 , u4|sr|Mod0|auto_generated|divider|divider|op_10~46, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~21 , u4|sr|Mod0|auto_generated|divider|divider|op_10~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~17 , u4|sr|Mod0|auto_generated|divider|divider|op_10~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~37 , u4|sr|Mod0|auto_generated|divider|divider|op_10~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~33 , u4|sr|Mod0|auto_generated|divider|divider|op_10~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~29 , u4|sr|Mod0|auto_generated|divider|divider|op_10~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~9 , u4|sr|Mod0|auto_generated|divider|divider|op_10~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~5 , u4|sr|Mod0|auto_generated|divider|divider|op_10~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~25 , u4|sr|Mod0|auto_generated|divider|divider|op_10~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~13 , u4|sr|Mod0|auto_generated|divider|divider|op_10~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~49 , u4|sr|Mod0|auto_generated|divider|divider|op_10~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~53 , u4|sr|Mod0|auto_generated|divider|divider|op_10~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~42 , u4|sr|Mod0|auto_generated|divider|divider|op_10~42, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_10~1 , u4|sr|Mod0|auto_generated|divider|divider|op_10~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[200]~98 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[200]~98, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[199]~36 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[199]~36, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[198]~48 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[198]~48, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[198]~58 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[198]~58, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[197]~9 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[197]~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[196]~13 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[196]~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[196]~20 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[196]~20, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[195]~67 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[195]~67, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[194]~73 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[194]~73, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[194]~77 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[194]~77, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[193]~83 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[193]~83, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[192]~40 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[192]~40, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[192]~41 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[192]~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~50 , u4|sr|Mod0|auto_generated|divider|divider|op_11~50, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~33 , u4|sr|Mod0|auto_generated|divider|divider|op_11~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~21 , u4|sr|Mod0|auto_generated|divider|divider|op_11~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~17 , u4|sr|Mod0|auto_generated|divider|divider|op_11~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~41 , u4|sr|Mod0|auto_generated|divider|divider|op_11~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~37 , u4|sr|Mod0|auto_generated|divider|divider|op_11~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~29 , u4|sr|Mod0|auto_generated|divider|divider|op_11~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~9 , u4|sr|Mod0|auto_generated|divider|divider|op_11~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~5 , u4|sr|Mod0|auto_generated|divider|divider|op_11~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~25 , u4|sr|Mod0|auto_generated|divider|divider|op_11~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~13 , u4|sr|Mod0|auto_generated|divider|divider|op_11~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~53 , u4|sr|Mod0|auto_generated|divider|divider|op_11~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[213]~86 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[213]~86, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[201]~100 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[201]~100, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[201]~112 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[201]~112, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~46 , u4|sr|Mod0|auto_generated|divider|divider|op_11~46, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_11~1 , u4|sr|Mod0|auto_generated|divider|divider|op_11~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[213]~99 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[213]~99, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[212]~24 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[212]~24, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[212]~37 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[212]~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[211]~59 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[211]~59, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[210]~0 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[210]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[210]~10 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[210]~10, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[209]~21 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[209]~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[208]~61 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[208]~61, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[208]~68 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[208]~68, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[207]~78 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[207]~78, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[206]~80 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[206]~80, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[206]~84 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[206]~84, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[205]~42 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[205]~42, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[204]~44 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[204]~44, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[204]~45 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[204]~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~33 , u4|sr|Mod0|auto_generated|divider|divider|op_12~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~21 , u4|sr|Mod0|auto_generated|divider|divider|op_12~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~17 , u4|sr|Mod0|auto_generated|divider|divider|op_12~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~45 , u4|sr|Mod0|auto_generated|divider|divider|op_12~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~41 , u4|sr|Mod0|auto_generated|divider|divider|op_12~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~29 , u4|sr|Mod0|auto_generated|divider|divider|op_12~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~9 , u4|sr|Mod0|auto_generated|divider|divider|op_12~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~5 , u4|sr|Mod0|auto_generated|divider|divider|op_12~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~25 , u4|sr|Mod0|auto_generated|divider|divider|op_12~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~13 , u4|sr|Mod0|auto_generated|divider|divider|op_12~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~50 , u4|sr|Mod0|auto_generated|divider|divider|op_12~50, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|op_12~1 , u4|sr|Mod0|auto_generated|divider|divider|op_12~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[0]~7 , u4|sr|Mod0|auto_generated|divider|remainder[0]~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[216]~71 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[216]~71, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[216]~70 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[216]~70, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[1]~6 , u4|sr|Mod0|auto_generated|divider|remainder[1]~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~33 , u4|sr|Mod0|auto_generated|divider|op_2~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~29 , u4|sr|Mod0|auto_generated|divider|op_2~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal3~4 , u4|sr|Equal3~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[220]~79 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[220]~79, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[220]~72 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[220]~72, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[5]~8 , u4|sr|Mod0|auto_generated|divider|remainder[5]~8, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[219]~85 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[219]~85, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[4]~9 , u4|sr|Mod0|auto_generated|divider|remainder[4]~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[218]~39 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[218]~39, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[218]~43 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[218]~43, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[217]~46 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[217]~46, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~17 , u4|sr|Mod0|auto_generated|divider|op_2~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~13 , u4|sr|Mod0|auto_generated|divider|op_2~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~41 , u4|sr|Mod0|auto_generated|divider|op_2~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~37 , u4|sr|Mod0|auto_generated|divider|op_2~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal3~5 , u4|sr|Equal3~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[2]~3 , u4|sr|Mod0|auto_generated|divider|remainder[2]~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[3]~2 , u4|sr|Mod0|auto_generated|divider|remainder[3]~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal3~2 , u4|sr|Equal3~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[225]~23 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[225]~23, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[225]~38 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[225]~38, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[224]~47 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[224]~47, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[224]~60 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[224]~60, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[223]~11 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[223]~11, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[222]~12 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[222]~12, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[222]~22 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[222]~22, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|divider|StageOut[221]~69 , u4|sr|Mod0|auto_generated|divider|divider|StageOut[221]~69, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~25 , u4|sr|Mod0|auto_generated|divider|op_2~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~9 , u4|sr|Mod0|auto_generated|divider|op_2~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~5 , u4|sr|Mod0|auto_generated|divider|op_2~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~21 , u4|sr|Mod0|auto_generated|divider|op_2~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|op_2~1 , u4|sr|Mod0|auto_generated|divider|op_2~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[10]~1 , u4|sr|Mod0|auto_generated|divider|remainder[10]~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[7]~0 , u4|sr|Mod0|auto_generated|divider|remainder[7]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal3~0 , u4|sr|Equal3~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal3~1 , u4|sr|Equal3~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[9]~4 , u4|sr|Mod0|auto_generated|divider|remainder[9]~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Mod0|auto_generated|divider|remainder[6]~5 , u4|sr|Mod0|auto_generated|divider|remainder[6]~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal3~3 , u4|sr|Equal3~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal3~6 , u4|sr|Equal3~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][11] , u4|sr|shift_reg[1280][11], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][11] , u4|sr|shift_reg[1281][11], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][11]~0 , u4|sr|kernel[2][2][11]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][10] , u4|sr|shift_reg[641][10], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][10] , u4|sr|shift_reg[0][10], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][10] , u4|sr|shift_reg[1][10], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][9] , u4|sr|shift_reg[0][9], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][9] , u4|sr|shift_reg[1][9], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][8]~feeder , u4|sr|shift_reg[0][8]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][8] , u4|sr|shift_reg[0][8], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][8] , u4|sr|shift_reg[1][8], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][7] , u4|sr|shift_reg[0][7], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][7]~feeder , u4|sr|shift_reg[1][7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][7] , u4|sr|shift_reg[1][7], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][6]~feeder , u4|sr|shift_reg[0][6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][6]~DUPLICATE , u4|sr|shift_reg[0][6]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][6] , u4|sr|shift_reg[1][6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a1 , u4|sr|shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][6] , u4|sr|shift_reg[640][6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][6] , u4|sr|shift_reg[641][6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][7] , u4|sr|shift_reg[640][7], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][7] , u4|sr|shift_reg[641][7], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][8] , u4|sr|shift_reg[640][8], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][8] , u4|sr|shift_reg[641][8], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][9]~feeder , u4|sr|shift_reg[640][9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][9] , u4|sr|shift_reg[640][9], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][9] , u4|sr|shift_reg[641][9], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][10] , u4|sr|shift_reg[640][10], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal2~0 , u4|sr|Equal2~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal2~2 , u4|sr|Equal2~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal2~3 , u4|sr|Equal2~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal2~1 , u4|sr|Equal2~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal2~4 , u4|sr|Equal2~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][11]~0 , u4|sr|kernel[0][2][11]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][10]~0 , u4|sr|kernel[0][2][10]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][9]~0 , u4|sr|kernel[0][2][9]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][8]~DUPLICATE , u4|sr|shift_reg[0][8]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][8]~0 , u4|sr|kernel[0][2][8]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][6]~DUPLICATE , u4|sr|shift_reg[640][6]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][6] , u4|sr|shift_reg[0][6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][7]~0 , u4|sr|kernel[0][2][7]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][6]~0 , u4|sr|kernel[0][2][6]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][5] , u4|sr|shift_reg[640][5], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][5]~0 , u4|sr|kernel[0][2][5]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][4]~0 , u4|sr|kernel[0][2][4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][3]~0 , u4|sr|kernel[0][2][3]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][1] , u4|sr|shift_reg[641][1], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][1] , u4|sr|shift_reg[0][1], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][1] , u4|sr|shift_reg[1][1], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[0][0] , u4|sr|shift_reg[0][0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1][0] , u4|sr|shift_reg[1][0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a10 , u4|sr|shift_reg_rtl_0|auto_generated|altsyncram5|ram_block8a10, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][0] , u4|sr|shift_reg[640][0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[641][0] , u4|sr|shift_reg[641][0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[640][1] , u4|sr|shift_reg[640][1], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][2]~0 , u4|sr|kernel[0][2][2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][1]~0 , u4|sr|kernel[0][2][1]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~93 , u4|sr|Add10~93, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~49 , u4|sr|Add10~49, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~57 , u4|sr|Add10~57, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~61 , u4|sr|Add10~61, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~65 , u4|sr|Add10~65, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~69 , u4|sr|Add10~69, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~73 , u4|sr|Add10~73, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~77 , u4|sr|Add10~77, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~81 , u4|sr|Add10~81, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~85 , u4|sr|Add10~85, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~45 , u4|sr|Add10~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal4~0 , u4|sr|Equal4~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal4~2 , u4|sr|Equal4~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal4~1 , u4|sr|Equal4~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal4~3 , u4|sr|Equal4~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal4~4 , u4|sr|Equal4~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][11]~0 , u4|sr|kernel[2][0][11]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][11]~0 , u4|sr|kernel[0][0][11]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][10]~0 , u4|sr|kernel[0][0][10]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][10] , u4|sr|shift_reg[1280][10], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][10]~0 , u4|sr|kernel[2][0][10]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][9] , u4|sr|shift_reg[1280][9], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][9]~0 , u4|sr|kernel[2][0][9]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][9]~0 , u4|sr|kernel[0][0][9]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][8] , u4|sr|shift_reg[1280][8], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][8]~0 , u4|sr|kernel[2][0][8]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][8]~0 , u4|sr|kernel[0][0][8]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][7]~0 , u4|sr|kernel[0][0][7]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][7]~feeder , u4|sr|shift_reg[1280][7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][7] , u4|sr|shift_reg[1280][7], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][7]~0 , u4|sr|kernel[2][0][7]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][6]~0 , u4|sr|kernel[0][0][6]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][6] , u4|sr|shift_reg[1280][6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][6]~0 , u4|sr|kernel[2][0][6]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][5] , u4|sr|shift_reg[1280][5], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][5]~0 , u4|sr|kernel[2][0][5]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][5]~0 , u4|sr|kernel[0][0][5]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][4] , u4|sr|shift_reg[1280][4], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][4]~0 , u4|sr|kernel[2][0][4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][4]~0 , u4|sr|kernel[0][0][4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][3] , u4|sr|shift_reg[1280][3], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][3]~0 , u4|sr|kernel[2][0][3]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][3]~0 , u4|sr|kernel[0][0][3]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][2]~feeder , u4|sr|shift_reg[1280][2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][2] , u4|sr|shift_reg[1280][2], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][2]~0 , u4|sr|kernel[2][0][2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][2]~0 , u4|sr|kernel[0][0][2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][1]~0 , u4|sr|kernel[0][0][1]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][1] , u4|sr|shift_reg[1280][1], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][1]~0 , u4|sr|kernel[2][0][1]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][0][0]~0 , u4|sr|kernel[0][0][0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[0][2][0]~0 , u4|sr|kernel[0][2][0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][0] , u4|sr|shift_reg[1280][0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][0][0]~0 , u4|sr|kernel[2][0][0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~90 , u4|sr|Add10~90, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~41 , u4|sr|Add10~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~53 , u4|sr|Add10~53, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~5 , u4|sr|Add10~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~9 , u4|sr|Add10~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~13 , u4|sr|Add10~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~17 , u4|sr|Add10~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~21 , u4|sr|Add10~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~25 , u4|sr|Add10~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~29 , u4|sr|Add10~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~33 , u4|sr|Add10~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~37 , u4|sr|Add10~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add10~1 , u4|sr|Add10~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][9]~DUPLICATE , u4|sr|shift_reg[1280][9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][3]~DUPLICATE , u4|sr|shift_reg[1280][3]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1280][2]~DUPLICATE , u4|sr|shift_reg[1280][2]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~46 , u4|sr|Add13~46, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~41 , u4|sr|Add13~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~5 , u4|sr|Add13~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~9 , u4|sr|Add13~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~13 , u4|sr|Add13~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~17 , u4|sr|Add13~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~21 , u4|sr|Add13~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~25 , u4|sr|Add13~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~29 , u4|sr|Add13~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~33 , u4|sr|Add13~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~37 , u4|sr|Add13~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add13~1 , u4|sr|Add13~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][10] , u4|sr|shift_reg[1281][10], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][10]~0 , u4|sr|kernel[2][2][10]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][9] , u4|sr|shift_reg[1281][9], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][9]~0 , u4|sr|kernel[2][2][9]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][8] , u4|sr|shift_reg[1281][8], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][8]~0 , u4|sr|kernel[2][2][8]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][7] , u4|sr|shift_reg[1281][7], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][7]~0 , u4|sr|kernel[2][2][7]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][6] , u4|sr|shift_reg[1281][6], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][6]~0 , u4|sr|kernel[2][2][6]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][5] , u4|sr|shift_reg[1281][5], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][5]~0 , u4|sr|kernel[2][2][5]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][4] , u4|sr|shift_reg[1281][4], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][4]~0 , u4|sr|kernel[2][2][4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][3] , u4|sr|shift_reg[1281][3], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][3]~0 , u4|sr|kernel[2][2][3]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][2] , u4|sr|shift_reg[1281][2], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][2]~0 , u4|sr|kernel[2][2][2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][1] , u4|sr|shift_reg[1281][1], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][1]~0 , u4|sr|kernel[2][2][1]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|shift_reg[1281][0] , u4|sr|shift_reg[1281][0], DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[2][2][0]~0 , u4|sr|kernel[2][2][0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~45 , u4|sr|Add14~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~41 , u4|sr|Add14~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~5 , u4|sr|Add14~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~9 , u4|sr|Add14~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~13 , u4|sr|Add14~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~17 , u4|sr|Add14~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~21 , u4|sr|Add14~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~25 , u4|sr|Add14~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~29 , u4|sr|Add14~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~33 , u4|sr|Add14~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~37 , u4|sr|Add14~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add14~1 , u4|sr|Add14~1, DE1_SoC_CAMERA, 1
instance = comp, \SW[3]~input , SW[3]~input, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal3~7 , u4|sr|Equal3~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][10]~0 , u4|sr|kernel[1][2][10]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~41 , u4|sr|Add5~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~45 , u4|sr|Add5~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~5 , u4|sr|Add5~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~9 , u4|sr|Add5~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~13 , u4|sr|Add5~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~17 , u4|sr|Add5~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~21 , u4|sr|Add5~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~25 , u4|sr|Add5~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~29 , u4|sr|Add5~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~33 , u4|sr|Add5~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~37 , u4|sr|Add5~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add5~1 , u4|sr|Add5~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Equal4~5 , u4|sr|Equal4~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][10]~0 , u4|sr|kernel[1][0][10]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][9]~0 , u4|sr|kernel[1][2][9]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][9]~0 , u4|sr|kernel[1][0][9]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][8]~0 , u4|sr|kernel[1][2][8]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][8]~0 , u4|sr|kernel[1][0][8]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][7]~0 , u4|sr|kernel[1][2][7]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][7]~0 , u4|sr|kernel[1][0][7]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][6]~0 , u4|sr|kernel[1][2][6]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][6]~0 , u4|sr|kernel[1][0][6]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][5]~0 , u4|sr|kernel[1][0][5]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][5]~0 , u4|sr|kernel[1][2][5]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][4]~0 , u4|sr|kernel[1][0][4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][4]~0 , u4|sr|kernel[1][2][4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][3]~0 , u4|sr|kernel[1][0][3]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][3]~0 , u4|sr|kernel[1][2][3]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][2]~0 , u4|sr|kernel[1][2][2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][2]~0 , u4|sr|kernel[1][0][2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][1]~0 , u4|sr|kernel[1][2][1]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][1]~0 , u4|sr|kernel[1][0][1]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][0][0]~0 , u4|sr|kernel[1][0][0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|kernel[1][2][0]~0 , u4|sr|kernel[1][2][0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~46 , u4|sr|Add6~46, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~41 , u4|sr|Add6~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~5 , u4|sr|Add6~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~9 , u4|sr|Add6~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~13 , u4|sr|Add6~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~17 , u4|sr|Add6~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~21 , u4|sr|Add6~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~25 , u4|sr|Add6~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~29 , u4|sr|Add6~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~33 , u4|sr|Add6~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~37 , u4|sr|Add6~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add6~1 , u4|sr|Add6~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~50 , u4|sr|Add8~50, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~45 , u4|sr|Add8~45, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~41 , u4|sr|Add8~41, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~5 , u4|sr|Add8~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~9 , u4|sr|Add8~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~13 , u4|sr|Add8~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~17 , u4|sr|Add8~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~21 , u4|sr|Add8~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~25 , u4|sr|Add8~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~29 , u4|sr|Add8~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~33 , u4|sr|Add8~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~37 , u4|sr|Add8~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add8~1 , u4|sr|Add8~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|data[11]~0 , u4|sr|data[11]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[2]~0 , u4|oRed[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~42 , u4|sr|Add15~42, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~1 , u4|sr|Add15~1, DE1_SoC_CAMERA, 1
instance = comp, \SW[1]~input , SW[1]~input, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[2]~0 , u4|oBlue[2]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[2]~1 , u4|oBlue[2]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[8] , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~5 , u4|sr|Add15~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[3]~3 , u4|oRed[3]~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[3]~2 , u4|oBlue[3]~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[3]~3 , u4|oBlue[3]~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[4]~6 , u4|oRed[4]~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[4]~4 , u4|oBlue[4]~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~9 , u4|sr|Add15~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[4]~5 , u4|oBlue[4]~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[5]~9 , u4|oRed[5]~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~13 , u4|sr|Add15~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[5]~6 , u4|oBlue[5]~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[5]~7 , u4|oBlue[5]~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~17 , u4|sr|Add15~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[6]~8 , u4|oBlue[6]~8, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[6]~12 , u4|oRed[6]~12, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[6]~9 , u4|oBlue[6]~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[7]~15 , u4|oRed[7]~15, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~21 , u4|sr|Add15~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[7]~10 , u4|oBlue[7]~10, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[7]~11 , u4|oBlue[7]~11, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[8]~18 , u4|oRed[8]~18, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~25 , u4|sr|Add15~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[8]~12 , u4|oBlue[8]~12, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[8]~13 , u4|oBlue[8]~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[9]~21 , u4|oRed[9]~21, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[9]~14 , u4|oBlue[9]~14, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~29 , u4|sr|Add15~29, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[9]~15 , u4|oBlue[9]~15, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~33 , u4|sr|Add15~33, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[10]~24 , u4|oRed[10]~24, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[10]~16 , u4|oBlue[10]~16, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[10]~17 , u4|oBlue[10]~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|sr|Add15~37 , u4|sr|Add15~37, DE1_SoC_CAMERA, 1
instance = comp, \u4|oBlue[11]~18 , u4|oBlue[11]~18, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[7]~0 , u4|oGreen[7]~0, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[7]~1 , u4|oGreen[7]~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[8]~4 , u4|oGreen[8]~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[8]~5 , u4|oGreen[8]~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[9]~8 , u4|oGreen[9]~8, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[9]~9 , u4|oGreen[9]~9, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[10]~12 , u4|oGreen[10]~12, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[10]~13 , u4|oGreen[10]~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[11]~16 , u4|oGreen[11]~16, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 , u7|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[2]~1 , u4|oRed[2]~1, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[2]~2 , u4|oRed[2]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[8] , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|ram_address_a[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[3]~4 , u4|oRed[3]~4, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[3]~5 , u4|oRed[3]~5, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[4]~7 , u4|oRed[4]~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[4]~8 , u4|oRed[4]~8, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[5]~10 , u4|oRed[5]~10, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[5]~11 , u4|oRed[5]~11, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[6]~13 , u4|oRed[6]~13, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[6]~14 , u4|oRed[6]~14, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[7]~16 , u4|oRed[7]~16, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[7]~17 , u4|oRed[7]~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[8]~19 , u4|oRed[8]~19, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[8]~20 , u4|oRed[8]~20, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[9]~22 , u4|oRed[9]~22, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[9]~23 , u4|oRed[9]~23, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[10]~25 , u4|oRed[10]~25, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[10]~26 , u4|oRed[10]~26, DE1_SoC_CAMERA, 1
instance = comp, \u4|oRed[11]~27 , u4|oRed[11]~27, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[2]~2 , u4|oGreen[2]~2, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[2]~3 , u4|oGreen[2]~3, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[3]~6 , u4|oGreen[3]~6, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[3]~7 , u4|oGreen[3]~7, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[4]~10 , u4|oGreen[4]~10, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[4]~11 , u4|oGreen[4]~11, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[5]~14 , u4|oGreen[5]~14, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[5]~15 , u4|oGreen[5]~15, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[6]~17 , u4|oGreen[6]~17, DE1_SoC_CAMERA, 1
instance = comp, \u4|oGreen[6]~18 , u4|oGreen[6]~18, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 , u7|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[0]~0 , u7|mDATAIN[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_writea , u7|u_command|do_writea, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_initial , u7|u_command|do_initial, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|oe4~0 , u7|u_command|oe4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|oe4~1 , u7|u_command|oe4~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|oe4 , u7|u_command|oe4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|OE , u7|u_command|OE, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[1]~1 , u7|mDATAIN[1]~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[2]~2 , u7|mDATAIN[2]~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[3]~3 , u7|mDATAIN[3]~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[4]~4 , u7|mDATAIN[4]~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[5]~5 , u7|mDATAIN[5]~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[6]~6 , u7|mDATAIN[6]~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[7]~7 , u7|mDATAIN[7]~7, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[8]~8 , u7|mDATAIN[8]~8, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[9]~9 , u7|mDATAIN[9]~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[10]~10 , u7|mDATAIN[10]~10, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[11]~11 , u7|mDATAIN[11]~11, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[12]~12 , u7|mDATAIN[12]~12, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[13]~13 , u7|mDATAIN[13]~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[14]~14 , u7|mDATAIN[14]~14, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAIN[15]~15 , u7|mDATAIN[15]~15, DE1_SoC_CAMERA, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE1_SoC_CAMERA, 1
instance = comp, \CLOCK2_50~inputCLKENA0 , CLOCK2_50~inputCLKENA0, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~61 , u8|Add3~61, DE1_SoC_CAMERA, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE1_SoC_CAMERA, 1
instance = comp, \u8|iexposure_adj_delay[0] , u8|iexposure_adj_delay[0], DE1_SoC_CAMERA, 1
instance = comp, \u8|iexposure_adj_delay[1] , u8|iexposure_adj_delay[1], DE1_SoC_CAMERA, 1
instance = comp, \u8|iexposure_adj_delay[2]~DUPLICATE , u8|iexposure_adj_delay[2]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u8|iexposure_adj_delay[3] , u8|iexposure_adj_delay[3], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~37 , u8|Add2~37, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[0] , u8|combo_cnt[0], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~33 , u8|Add2~33, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[1] , u8|combo_cnt[1], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~1 , u8|Add2~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[2] , u8|combo_cnt[2], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~97 , u8|Add2~97, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[3] , u8|combo_cnt[3], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~93 , u8|Add2~93, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[4] , u8|combo_cnt[4], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~89 , u8|Add2~89, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[5] , u8|combo_cnt[5], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~85 , u8|Add2~85, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[6] , u8|combo_cnt[6], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~81 , u8|Add2~81, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[7] , u8|combo_cnt[7], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~41 , u8|Add2~41, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[8] , u8|combo_cnt[8], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~77 , u8|Add2~77, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[9] , u8|combo_cnt[9], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~73 , u8|Add2~73, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[10] , u8|combo_cnt[10], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~69 , u8|Add2~69, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[11] , u8|combo_cnt[11], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~65 , u8|Add2~65, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[12]~DUPLICATE , u8|combo_cnt[12]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~61 , u8|Add2~61, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[13] , u8|combo_cnt[13], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~57 , u8|Add2~57, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[14] , u8|combo_cnt[14], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~5 , u8|Add2~5, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[15] , u8|combo_cnt[15], DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[12] , u8|combo_cnt[12], DE1_SoC_CAMERA, 1
instance = comp, \u8|Equal2~2 , u8|Equal2~2, DE1_SoC_CAMERA, 1
instance = comp, \u8|Equal2~3 , u8|Equal2~3, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~29 , u8|Add2~29, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[16] , u8|combo_cnt[16], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~25 , u8|Add2~25, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[17] , u8|combo_cnt[17], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~21 , u8|Add2~21, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[18]~DUPLICATE , u8|combo_cnt[18]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~17 , u8|Add2~17, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[19] , u8|combo_cnt[19], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~13 , u8|Add2~13, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[20] , u8|combo_cnt[20], DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[18] , u8|combo_cnt[18], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~9 , u8|Add2~9, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[21] , u8|combo_cnt[21], DE1_SoC_CAMERA, 1
instance = comp, \u8|Equal2~0 , u8|Equal2~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~53 , u8|Add2~53, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[22] , u8|combo_cnt[22], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~49 , u8|Add2~49, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[23] , u8|combo_cnt[23], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add2~45 , u8|Add2~45, DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[24] , u8|combo_cnt[24], DE1_SoC_CAMERA, 1
instance = comp, \u8|combo_cnt[22]~DUPLICATE , u8|combo_cnt[22]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u8|Equal2~1 , u8|Equal2~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|Equal2~4 , u8|Equal2~4, DE1_SoC_CAMERA, 1
instance = comp, \u8|iexposure_adj_delay[2] , u8|iexposure_adj_delay[2], DE1_SoC_CAMERA, 1
instance = comp, \u8|i2c_reset , u8|i2c_reset, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~17 , u8|Add3~17, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~5 , u8|Add3~5, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[5] , u8|mI2C_CLK_DIV[5], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~29 , u8|Add3~29, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[6] , u8|mI2C_CLK_DIV[6], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~25 , u8|Add3~25, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[7] , u8|mI2C_CLK_DIV[7], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~21 , u8|Add3~21, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[8] , u8|mI2C_CLK_DIV[8], DE1_SoC_CAMERA, 1
instance = comp, \u8|LessThan0~1 , u8|LessThan0~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~37 , u8|Add3~37, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[9] , u8|mI2C_CLK_DIV[9], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~33 , u8|Add3~33, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[10] , u8|mI2C_CLK_DIV[10], DE1_SoC_CAMERA, 1
instance = comp, \u8|LessThan0~2 , u8|LessThan0~2, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~1 , u8|Add3~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[11] , u8|mI2C_CLK_DIV[11], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~53 , u8|Add3~53, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[12] , u8|mI2C_CLK_DIV[12], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~49 , u8|Add3~49, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[13] , u8|mI2C_CLK_DIV[13], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~45 , u8|Add3~45, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[14] , u8|mI2C_CLK_DIV[14], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~41 , u8|Add3~41, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[15] , u8|mI2C_CLK_DIV[15], DE1_SoC_CAMERA, 1
instance = comp, \u8|LessThan0~3 , u8|LessThan0~3, DE1_SoC_CAMERA, 1
instance = comp, \u8|LessThan0~4 , u8|LessThan0~4, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[0] , u8|mI2C_CLK_DIV[0], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~57 , u8|Add3~57, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[1] , u8|mI2C_CLK_DIV[1], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~13 , u8|Add3~13, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[2] , u8|mI2C_CLK_DIV[2], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add3~9 , u8|Add3~9, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[3]~DUPLICATE , u8|mI2C_CLK_DIV[3]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[4] , u8|mI2C_CLK_DIV[4], DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CLK_DIV[3] , u8|mI2C_CLK_DIV[3], DE1_SoC_CAMERA, 1
instance = comp, \u8|LessThan0~0 , u8|LessThan0~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CTRL_CLK~0 , u8|mI2C_CTRL_CLK~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_CTRL_CLK , u8|mI2C_CTRL_CLK, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Add0~21 , u8|u0|Add0~21, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER~6 , u8|u0|SD_COUNTER~6, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Add0~17 , u8|u0|Add0~17, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Add0~13 , u8|u0|Add0~13, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER~4 , u8|u0|SD_COUNTER~4, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER[3]~DUPLICATE , u8|u0|SD_COUNTER[3]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Add0~9 , u8|u0|Add0~9, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Add0~5 , u8|u0|Add0~5, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER~1 , u8|u0|SD_COUNTER~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER[5] , u8|u0|SD_COUNTER[5], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|LessThan2~0 , u8|u0|LessThan2~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Add0~1 , u8|u0|Add0~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER~0 , u8|u0|SD_COUNTER~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER[6] , u8|u0|SD_COUNTER[6], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER[2]~2 , u8|u0|SD_COUNTER[2]~2, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER[0] , u8|u0|SD_COUNTER[0], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Add0~25 , u8|u0|Add0~25, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER~7 , u8|u0|SD_COUNTER~7, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER[1] , u8|u0|SD_COUNTER[1], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER~5 , u8|u0|SD_COUNTER~5, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER[2] , u8|u0|SD_COUNTER[2], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK3~2 , u8|u0|ACK3~2, DE1_SoC_CAMERA, 1
instance = comp, \D5M_SDATA~input , D5M_SDATA~input, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK3~0 , u8|u0|ACK3~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK3~3 , u8|u0|ACK3~3, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Selector3~0 , u8|u0|Selector3~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK3~1 , u8|u0|ACK3~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK3~4 , u8|u0|ACK3~4, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK3 , u8|u0|ACK3, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK1~0 , u8|u0|ACK1~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[23]~0 , u8|u0|SD[23]~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Selector5~1 , u8|u0|Selector5~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Selector5~0 , u8|u0|Selector5~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK1~1 , u8|u0|ACK1~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK1 , u8|u0|ACK1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK2~1 , u8|u0|ACK2~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK2~0 , u8|u0|ACK2~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Selector4~0 , u8|u0|Selector4~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK2~2 , u8|u0|ACK2~2, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK2 , u8|u0|ACK2, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Selector2~1 , u8|u0|Selector2~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Selector2~0 , u8|u0|Selector2~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK4~0 , u8|u0|ACK4~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK4 , u8|u0|ACK4, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|ACK , u8|u0|ACK, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER[3] , u8|u0|SD_COUNTER[3], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Selector0~0 , u8|u0|Selector0~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|END~0 , u8|u0|END~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|END , u8|u0|END, DE1_SoC_CAMERA, 1
instance = comp, \u8|Selector1~0 , u8|Selector1~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[0]~4 , u8|LUT_INDEX[0]~4, DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[0] , u8|LUT_INDEX[0], DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[1]~DUPLICATE , u8|LUT_INDEX[1]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[2]~3 , u8|LUT_INDEX[2]~3, DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[2] , u8|LUT_INDEX[2], DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[3]~2 , u8|LUT_INDEX[3]~2, DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[3] , u8|LUT_INDEX[3], DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[5]~1 , u8|LUT_INDEX[5]~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[0]~DUPLICATE , u8|LUT_INDEX[0]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add4~0 , u8|Add4~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[1] , u8|LUT_INDEX[1], DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[4]~0 , u8|LUT_INDEX[4]~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|LUT_INDEX[4] , u8|LUT_INDEX[4], DE1_SoC_CAMERA, 1
instance = comp, \u8|LessThan1~0 , u8|LessThan1~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mSetup_ST.0000 , u8|mSetup_ST.0000, DE1_SoC_CAMERA, 1
instance = comp, \u8|Selector2~0 , u8|Selector2~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mSetup_ST.0001 , u8|mSetup_ST.0001, DE1_SoC_CAMERA, 1
instance = comp, \u8|mSetup_ST~12 , u8|mSetup_ST~12, DE1_SoC_CAMERA, 1
instance = comp, \u8|mSetup_ST.0010 , u8|mSetup_ST.0010, DE1_SoC_CAMERA, 1
instance = comp, \u8|Selector0~0 , u8|Selector0~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_GO , u8|mI2C_GO, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER~3 , u8|u0|SD_COUNTER~3, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD_COUNTER[4] , u8|u0|SD_COUNTER[4], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux0~0 , u8|Mux0~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[23]~0 , u8|mI2C_DATA[23]~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[23] , u8|mI2C_DATA[23], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[23]~2 , u8|u0|SD[23]~2, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[23]~1 , u8|u0|SD[23]~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[23]~3 , u8|u0|SD[23]~3, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[23] , u8|u0|SD[23], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux2~0 , u8|Mux2~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[21] , u8|mI2C_DATA[21], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[21] , u8|u0|SD[21], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~0 , u8|u0|Mux0~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux1~0 , u8|Mux1~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[22] , u8|mI2C_DATA[22], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[22] , u8|u0|SD[22], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux3~0 , u8|Mux3~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[20] , u8|mI2C_DATA[20], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[20] , u8|u0|SD[20], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~1 , u8|u0|Mux0~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~13 , u8|u0|Mux0~13, DE1_SoC_CAMERA, 1
instance = comp, \SW[0]~input , SW[0]~input, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~21 , u8|Add1~21, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~5 , u8|Add1~5, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~53 , u8|Add1~53, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~13 , u8|senosr_exposure~13, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure_temp[17]~0 , u8|senosr_exposure_temp[17]~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|always1~0 , u8|always1~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[3] , u8|senosr_exposure[3], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~49 , u8|Add1~49, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~12 , u8|senosr_exposure~12, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[4] , u8|senosr_exposure[4], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~45 , u8|Add1~45, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~11 , u8|senosr_exposure~11, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[5] , u8|senosr_exposure[5], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~41 , u8|Add1~41, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~9 , u8|senosr_exposure~9, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[6] , u8|senosr_exposure[6], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~37 , u8|Add1~37, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~8 , u8|senosr_exposure~8, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[7] , u8|senosr_exposure[7], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~25 , u8|Add1~25, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~5 , u8|senosr_exposure~5, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[8] , u8|senosr_exposure[8], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~17 , u8|Add1~17, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~3 , u8|senosr_exposure~3, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[9] , u8|senosr_exposure[9], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~54 , u8|Add0~54, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~50 , u8|Add0~50, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~46 , u8|Add0~46, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~42 , u8|Add0~42, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~38 , u8|Add0~38, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~34 , u8|Add0~34, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~30 , u8|Add0~30, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~26 , u8|Add0~26, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~22 , u8|Add0~22, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~18 , u8|Add0~18, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~14 , u8|Add0~14, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~10 , u8|Add0~10, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~6 , u8|Add0~6, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add0~1 , u8|Add0~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~13 , u8|Add1~13, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~2 , u8|senosr_exposure~2, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[10] , u8|senosr_exposure[10], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~9 , u8|Add1~9, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~1 , u8|senosr_exposure~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[11] , u8|senosr_exposure[11], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~1 , u8|Add1~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~0 , u8|senosr_exposure~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[12] , u8|senosr_exposure[12], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~33 , u8|Add1~33, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~7 , u8|senosr_exposure~7, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[13] , u8|senosr_exposure[13], DE1_SoC_CAMERA, 1
instance = comp, \u8|Add1~29 , u8|Add1~29, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~6 , u8|senosr_exposure~6, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[14] , u8|senosr_exposure[14], DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~4 , u8|senosr_exposure~4, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[15] , u8|senosr_exposure[15], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux8~0 , u8|Mux8~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[15] , u8|mI2C_DATA[15], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[15] , u8|u0|SD[15], DE1_SoC_CAMERA, 1
instance = comp, \SW[9]~input , SW[9]~input, DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux15~0 , u8|Mux15~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[8] , u8|mI2C_DATA[8], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[8] , u8|u0|SD[8], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~4 , u8|u0|Mux0~4, DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux10~0 , u8|Mux10~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[13] , u8|mI2C_DATA[13], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[13]~feeder , u8|u0|SD[13]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[13] , u8|u0|SD[13], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux9~0 , u8|Mux9~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[14] , u8|mI2C_DATA[14], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[14]~feeder , u8|u0|SD[14]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[14] , u8|u0|SD[14], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux17~0 , u8|Mux17~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[6]~1 , u8|mI2C_DATA[6]~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[6] , u8|mI2C_DATA[6], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[6] , u8|u0|SD[6], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux12~1 , u8|Mux12~1, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[7] , u8|mI2C_DATA[7], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[7] , u8|u0|SD[7], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~5 , u8|u0|Mux0~5, DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux14~0 , u8|Mux14~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[9] , u8|mI2C_DATA[9], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[9] , u8|u0|SD[9], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux13~0 , u8|Mux13~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[10] , u8|mI2C_DATA[10], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[10]~feeder , u8|u0|SD[10]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[10] , u8|u0|SD[10], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux6~0 , u8|Mux6~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[17] , u8|mI2C_DATA[17], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[17]~feeder , u8|u0|SD[17]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[17] , u8|u0|SD[17], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux7~0 , u8|Mux7~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[16] , u8|mI2C_DATA[16], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[16] , u8|u0|SD[16], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~3 , u8|u0|Mux0~3, DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux11~0 , u8|Mux11~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[12] , u8|mI2C_DATA[12], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[12] , u8|u0|SD[12], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux5~0 , u8|Mux5~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[18] , u8|mI2C_DATA[18], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[18]~feeder , u8|u0|SD[18]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[18] , u8|u0|SD[18], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux12~5 , u8|Mux12~5, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[11] , u8|mI2C_DATA[11], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[11] , u8|u0|SD[11], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux4~0 , u8|Mux4~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[19] , u8|mI2C_DATA[19], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[19]~feeder , u8|u0|SD[19]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[19] , u8|u0|SD[19], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~2 , u8|u0|Mux0~2, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~6 , u8|u0|Mux0~6, DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux20~0 , u8|Mux20~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[3] , u8|mI2C_DATA[3], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[3] , u8|u0|SD[3], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux18~0 , u8|Mux18~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[5] , u8|mI2C_DATA[5], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[5]~feeder , u8|u0|SD[5]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[5] , u8|u0|SD[5], DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure~10 , u8|senosr_exposure~10, DE1_SoC_CAMERA, 1
instance = comp, \u8|senosr_exposure[0] , u8|senosr_exposure[0], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux12~0 , u8|Mux12~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux21~0 , u8|Mux21~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[2] , u8|mI2C_DATA[2], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[2] , u8|u0|SD[2], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux19~0 , u8|Mux19~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[4] , u8|mI2C_DATA[4], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[4]~feeder , u8|u0|SD[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[4] , u8|u0|SD[4], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~8 , u8|u0|Mux0~8, DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux23~0 , u8|Mux23~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[0] , u8|mI2C_DATA[0], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[0] , u8|u0|SD[0], DE1_SoC_CAMERA, 1
instance = comp, \u8|Mux22~0 , u8|Mux22~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|mI2C_DATA[1] , u8|mI2C_DATA[1], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SD[1] , u8|u0|SD[1], DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~7 , u8|u0|Mux0~7, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Mux0~9 , u8|u0|Mux0~9, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SDO~0 , u8|u0|SDO~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SDO , u8|u0|SDO, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~17 , u7|Add9~17, DE1_SoC_CAMERA, 1
instance = comp, \u7|always2~3 , u7|always2~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[11] , u7|rWR2_ADDR[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~1 , u7|Add9~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~5 , u7|Add9~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[9] , u7|rWR2_ADDR[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~9 , u7|Add9~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[10] , u7|rWR2_ADDR[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~13 , u7|Add9~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[11]~DUPLICATE , u7|rWR2_ADDR[11]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[9]~DUPLICATE , u7|rWR2_ADDR[9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan2~0 , u7|LessThan2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~21 , u7|Add9~21, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[12] , u7|rWR2_ADDR[12], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~29 , u7|Add9~29, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[13] , u7|rWR2_ADDR[13], DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[5] , u7|rWR2_ADDR[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[15] , u7|rWR2_ADDR[15], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~33 , u7|Add9~33, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[14] , u7|rWR2_ADDR[14], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~41 , u7|Add9~41, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[15]~DUPLICATE , u7|rWR2_ADDR[15]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan2~3 , u7|LessThan2~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~49 , u7|Add9~49, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[16]~DUPLICATE , u7|rWR2_ADDR[16]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~53 , u7|Add9~53, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[17] , u7|rWR2_ADDR[17], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~57 , u7|Add9~57, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[18] , u7|rWR2_ADDR[18], DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[16] , u7|rWR2_ADDR[16], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~61 , u7|Add9~61, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[19] , u7|rWR2_ADDR[19], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~65 , u7|Add9~65, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[20]~0 , u7|rWR2_ADDR[20]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[20] , u7|rWR2_ADDR[20], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~69 , u7|Add9~69, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[21] , u7|rWR2_ADDR[21], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~73 , u7|Add9~73, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[22] , u7|rWR2_ADDR[22], DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[21]~DUPLICATE , u7|rWR2_ADDR[21]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan2~4 , u7|LessThan2~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[19]~DUPLICATE , u7|rWR2_ADDR[19]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan2~2 , u7|LessThan2~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan2~1 , u7|LessThan2~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[4] , u7|rWR2_ADDR[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~25 , u7|Add9~25, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[5]~DUPLICATE , u7|rWR2_ADDR[5]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~37 , u7|Add9~37, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[6] , u7|rWR2_ADDR[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add9~45 , u7|Add9~45, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[7] , u7|rWR2_ADDR[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR2_ADDR[8] , u7|rWR2_ADDR[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~17 , u7|Add11~17, DE1_SoC_CAMERA, 1
instance = comp, \u7|always2~1 , u7|always2~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[15]~DUPLICATE , u7|rRD1_ADDR[15]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~1 , u7|Add11~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~5 , u7|Add11~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[9]~DUPLICATE , u7|rRD1_ADDR[9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~9 , u7|Add11~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[10] , u7|rRD1_ADDR[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~13 , u7|Add11~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[11] , u7|rRD1_ADDR[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~21 , u7|Add11~21, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[12] , u7|rRD1_ADDR[12], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~29 , u7|Add11~29, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[13] , u7|rRD1_ADDR[13], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~33 , u7|Add11~33, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[14]~DUPLICATE , u7|rRD1_ADDR[14]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~41 , u7|Add11~41, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[15] , u7|rRD1_ADDR[15], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[18]~DUPLICATE , u7|rRD1_ADDR[18]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~49 , u7|Add11~49, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[16]~DUPLICATE , u7|rRD1_ADDR[16]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~53 , u7|Add11~53, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[17]~DUPLICATE , u7|rRD1_ADDR[17]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~57 , u7|Add11~57, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[18] , u7|rRD1_ADDR[18], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[17] , u7|rRD1_ADDR[17], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~61 , u7|Add11~61, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[19] , u7|rRD1_ADDR[19], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~65 , u7|Add11~65, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[20] , u7|rRD1_ADDR[20], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~69 , u7|Add11~69, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[21] , u7|rRD1_ADDR[21], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~73 , u7|Add11~73, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[22] , u7|rRD1_ADDR[22], DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan3~1 , u7|LessThan3~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[8] , u7|rRD1_ADDR[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[9] , u7|rRD1_ADDR[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[14] , u7|rRD1_ADDR[14], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[10]~DUPLICATE , u7|rRD1_ADDR[10]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[6]~DUPLICATE , u7|rRD1_ADDR[6]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan3~3 , u7|LessThan3~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan3~0 , u7|LessThan3~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[16] , u7|rRD1_ADDR[16], DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan3~2 , u7|LessThan3~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[4] , u7|rRD1_ADDR[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~25 , u7|Add11~25, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[5] , u7|rRD1_ADDR[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~37 , u7|Add11~37, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[6] , u7|rRD1_ADDR[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add11~45 , u7|Add11~45, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[7] , u7|rRD1_ADDR[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD1_ADDR[8]~DUPLICATE , u7|rRD1_ADDR[8]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan7~2 , u7|LessThan7~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[9]~0 , u7|mADDR[9]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|always2~2 , u7|always2~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[15]~DUPLICATE , u7|rWR1_ADDR[15]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~17 , u7|Add7~17, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[4] , u7|rWR1_ADDR[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~25 , u7|Add7~25, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[5] , u7|rWR1_ADDR[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~37 , u7|Add7~37, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[6] , u7|rWR1_ADDR[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~45 , u7|Add7~45, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[7] , u7|rWR1_ADDR[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~1 , u7|Add7~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~5 , u7|Add7~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[9] , u7|rWR1_ADDR[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~9 , u7|Add7~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[10] , u7|rWR1_ADDR[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~13 , u7|Add7~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[11] , u7|rWR1_ADDR[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~21 , u7|Add7~21, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[12] , u7|rWR1_ADDR[12], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~29 , u7|Add7~29, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[13] , u7|rWR1_ADDR[13], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~33 , u7|Add7~33, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[14]~DUPLICATE , u7|rWR1_ADDR[14]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~41 , u7|Add7~41, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[15] , u7|rWR1_ADDR[15], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~49 , u7|Add7~49, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[16] , u7|rWR1_ADDR[16], DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[18]~DUPLICATE , u7|rWR1_ADDR[18]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~53 , u7|Add7~53, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[17] , u7|rWR1_ADDR[17], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~57 , u7|Add7~57, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[18] , u7|rWR1_ADDR[18], DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[6]~DUPLICATE , u7|rWR1_ADDR[6]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[11]~DUPLICATE , u7|rWR1_ADDR[11]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[5]~DUPLICATE , u7|rWR1_ADDR[5]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan1~3 , u7|LessThan1~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan1~0 , u7|LessThan1~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~61 , u7|Add7~61, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[19] , u7|rWR1_ADDR[19], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~65 , u7|Add7~65, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[20] , u7|rWR1_ADDR[20], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~69 , u7|Add7~69, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[21] , u7|rWR1_ADDR[21], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add7~73 , u7|Add7~73, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[22] , u7|rWR1_ADDR[22], DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan1~1 , u7|LessThan1~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan1~2 , u7|LessThan1~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[8] , u7|rWR1_ADDR[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[8]~DUPLICATE , u7|rWR1_ADDR[8]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~17 , u7|Add13~17, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~1 , u7|Add13~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~5 , u7|Add13~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|always2~0 , u7|always2~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[9]~DUPLICATE , u7|rRD2_ADDR[9]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~9 , u7|Add13~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[10]~DUPLICATE , u7|rRD2_ADDR[10]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~13 , u7|Add13~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[11] , u7|rRD2_ADDR[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~21 , u7|Add13~21, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[12]~DUPLICATE , u7|rRD2_ADDR[12]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~29 , u7|Add13~29, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[13]~DUPLICATE , u7|rRD2_ADDR[13]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~33 , u7|Add13~33, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[14] , u7|rRD2_ADDR[14], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~41 , u7|Add13~41, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[15]~DUPLICATE , u7|rRD2_ADDR[15]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~49 , u7|Add13~49, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[16] , u7|rRD2_ADDR[16], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~53 , u7|Add13~53, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[17]~DUPLICATE , u7|rRD2_ADDR[17]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~57 , u7|Add13~57, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[18] , u7|rRD2_ADDR[18], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[13] , u7|rRD2_ADDR[13], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[12] , u7|rRD2_ADDR[12], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~61 , u7|Add13~61, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[19] , u7|rRD2_ADDR[19], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[15] , u7|rRD2_ADDR[15], DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan4~2 , u7|LessThan4~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[20] , u7|rRD2_ADDR[20], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~65 , u7|Add13~65, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[20]~0 , u7|rRD2_ADDR[20]~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[20]~DUPLICATE , u7|rRD2_ADDR[20]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~69 , u7|Add13~69, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[21] , u7|rRD2_ADDR[21], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~73 , u7|Add13~73, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[22] , u7|rRD2_ADDR[22], DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan4~4 , u7|LessThan4~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[7] , u7|rRD2_ADDR[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[11]~DUPLICATE , u7|rRD2_ADDR[11]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[10] , u7|rRD2_ADDR[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[9] , u7|rRD2_ADDR[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan4~0 , u7|LessThan4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[4] , u7|rRD2_ADDR[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[5] , u7|rRD2_ADDR[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan4~3 , u7|LessThan4~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|LessThan4~1 , u7|LessThan4~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[4]~DUPLICATE , u7|rRD2_ADDR[4]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~25 , u7|Add13~25, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[5]~DUPLICATE , u7|rRD2_ADDR[5]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~37 , u7|Add13~37, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[6] , u7|rRD2_ADDR[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|Add13~45 , u7|Add13~45, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[7]~DUPLICATE , u7|rRD2_ADDR[7]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[8] , u7|rRD2_ADDR[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~1 , u7|mADDR~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6]~6 , u7|mLENGTH[6]~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6]~4 , u7|mLENGTH[6]~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|mLENGTH[6]~5 , u7|mLENGTH[6]~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[8] , u7|mADDR[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[8] , u7|u_control_interface|SADDR[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~0 , u7|u_command|SA~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[0] , u7|u_command|SA[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[0] , u7|SA[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~2 , u7|mADDR~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[9] , u7|mADDR[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[9]~feeder , u7|u_control_interface|SADDR[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[9] , u7|u_control_interface|SADDR[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~1 , u7|u_command|SA~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[1] , u7|u_command|SA[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[1] , u7|SA[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~3 , u7|mADDR~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[10] , u7|mADDR[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[10] , u7|u_control_interface|SADDR[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~2 , u7|u_command|SA~2, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[2] , u7|u_command|SA[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[2]~feeder , u7|SA[2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[2] , u7|SA[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~4 , u7|mADDR~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[11] , u7|mADDR[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[11] , u7|u_control_interface|SADDR[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~3 , u7|u_command|SA~3, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[3] , u7|u_command|SA[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[3] , u7|SA[3], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~6 , u7|mADDR~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[12] , u7|mADDR[12], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[12] , u7|u_control_interface|SADDR[12], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~5 , u7|mADDR~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[4] , u7|mADDR[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[4] , u7|u_control_interface|SADDR[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~4 , u7|u_command|SA~4, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[4] , u7|u_command|SA[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[4] , u7|SA[4], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~8 , u7|mADDR~8, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[13] , u7|mADDR[13], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[13] , u7|u_control_interface|SADDR[13], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~7 , u7|mADDR~7, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[5] , u7|mADDR[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[5] , u7|u_control_interface|SADDR[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~5 , u7|u_command|SA~5, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[5] , u7|u_command|SA[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[5] , u7|SA[5], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~10 , u7|mADDR~10, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[6] , u7|mADDR[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[6] , u7|u_control_interface|SADDR[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|rWR1_ADDR[14] , u7|rWR1_ADDR[14], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~9 , u7|mADDR~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[14] , u7|mADDR[14], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[14] , u7|u_control_interface|SADDR[14], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~6 , u7|u_command|SA~6, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[6] , u7|u_command|SA[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[6] , u7|SA[6], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~11 , u7|mADDR~11, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[15] , u7|mADDR[15], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[15] , u7|u_control_interface|SADDR[15], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~12 , u7|mADDR~12, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[7] , u7|mADDR[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[7]~feeder , u7|u_control_interface|SADDR[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[7] , u7|u_control_interface|SADDR[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~7 , u7|u_command|SA~7, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[7] , u7|u_command|SA[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[7] , u7|SA[7], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~13 , u7|mADDR~13, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[16] , u7|mADDR[16], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[16] , u7|u_control_interface|SADDR[16], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~8 , u7|u_command|SA~8, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[8] , u7|u_command|SA[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[8] , u7|SA[8], DE1_SoC_CAMERA, 1
instance = comp, \u7|rRD2_ADDR[17] , u7|rRD2_ADDR[17], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~14 , u7|mADDR~14, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[17] , u7|mADDR[17], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[17] , u7|u_control_interface|SADDR[17], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~9 , u7|u_command|SA~9, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[9] , u7|u_command|SA[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA~0 , u7|SA~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[9] , u7|SA[9], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~15 , u7|mADDR~15, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[18] , u7|mADDR[18], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[18] , u7|u_control_interface|SADDR[18], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|always4~0 , u7|u_command|always4~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rw_shift[1] , u7|u_command|rw_shift[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rw_shift~0 , u7|u_command|rw_shift~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rw_shift[0] , u7|u_command|rw_shift[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_rw~0 , u7|u_command|do_rw~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|do_rw , u7|u_command|do_rw, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~10 , u7|u_command|SA~10, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[10] , u7|u_command|SA[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[10] , u7|SA[10], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~16 , u7|mADDR~16, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[19] , u7|mADDR[19], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[19] , u7|u_control_interface|SADDR[19], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA~11 , u7|u_command|SA~11, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|SA[11] , u7|u_command|SA[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|SA[11] , u7|SA[11], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~17 , u7|mADDR~17, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[20] , u7|mADDR[20], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[20] , u7|u_control_interface|SADDR[20], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|BA~0 , u7|u_command|BA~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|BA[0] , u7|u_command|BA[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|BA[0] , u7|BA[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~18 , u7|mADDR~18, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[21] , u7|mADDR[21], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[21] , u7|u_control_interface|SADDR[21], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|BA~1 , u7|u_command|BA~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|BA[1] , u7|u_command|BA[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|BA[1] , u7|BA[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|CAS_N~0 , u7|u_command|CAS_N~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|CAS_N , u7|u_command|CAS_N, DE1_SoC_CAMERA, 1
instance = comp, \u7|CAS_N~0 , u7|CAS_N~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|CAS_N , u7|CAS_N, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|CKE~feeder , u7|u_command|CKE~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|CKE , u7|u_command|CKE, DE1_SoC_CAMERA, 1
instance = comp, \u7|CKE , u7|CKE, DE1_SoC_CAMERA, 1
instance = comp, \u6|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , u6|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_CAMERA, 1
instance = comp, \u6|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 , u6|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR~19 , u7|mADDR~19, DE1_SoC_CAMERA, 1
instance = comp, \u7|mADDR[22] , u7|mADDR[22], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_control_interface|SADDR[22] , u7|u_control_interface|SADDR[22], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|CS_N~0 , u7|u_command|CS_N~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|CS_N[0] , u7|u_command|CS_N[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|CS_N[0] , u7|CS_N[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|DQM~0 , u7|DQM~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|DQM[0] , u7|DQM[0], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rw_flag~1 , u7|u_command|rw_flag~1, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rw_flag , u7|u_command|rw_flag, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|RAS_N~0 , u7|u_command|RAS_N~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|RAS_N , u7|u_command|RAS_N, DE1_SoC_CAMERA, 1
instance = comp, \u7|RAS_N , u7|RAS_N, DE1_SoC_CAMERA, 1
instance = comp, \u7|DQM[1] , u7|DQM[1], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|rw_flag~0 , u7|u_command|rw_flag~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|WE_N~0 , u7|u_command|WE_N~0, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_command|WE_N , u7|u_command|WE_N, DE1_SoC_CAMERA, 1
instance = comp, \u7|WE_N , u7|WE_N, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[0]~0 , u3|Frame_Cont[0]~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|always2~0 , u3|always2~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[0] , u3|Frame_Cont[0], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~1 , u3|Add2~1, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[1] , u3|Frame_Cont[1], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~5 , u3|Add2~5, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[2] , u3|Frame_Cont[2], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~9 , u3|Add2~9, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[3] , u3|Frame_Cont[3], DE1_SoC_CAMERA, 1
instance = comp, \u5|u0|WideOr6~0 , u5|u0|WideOr6~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u0|WideOr5~0 , u5|u0|WideOr5~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u0|WideOr4~0 , u5|u0|WideOr4~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u0|WideOr3~0 , u5|u0|WideOr3~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u0|WideOr2~0 , u5|u0|WideOr2~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u0|WideOr1~0 , u5|u0|WideOr1~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u0|WideOr0~0 , u5|u0|WideOr0~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~13 , u3|Add2~13, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[4] , u3|Frame_Cont[4], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~17 , u3|Add2~17, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[5] , u3|Frame_Cont[5], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~21 , u3|Add2~21, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[6] , u3|Frame_Cont[6], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~25 , u3|Add2~25, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[7] , u3|Frame_Cont[7], DE1_SoC_CAMERA, 1
instance = comp, \u5|u1|WideOr6~0 , u5|u1|WideOr6~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u1|WideOr5~0 , u5|u1|WideOr5~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u1|WideOr4~0 , u5|u1|WideOr4~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u1|WideOr3~0 , u5|u1|WideOr3~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u1|WideOr2~0 , u5|u1|WideOr2~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u1|WideOr1~0 , u5|u1|WideOr1~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u1|WideOr0~0 , u5|u1|WideOr0~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~29 , u3|Add2~29, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[8] , u3|Frame_Cont[8], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~33 , u3|Add2~33, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[9] , u3|Frame_Cont[9], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~37 , u3|Add2~37, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[10] , u3|Frame_Cont[10], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~41 , u3|Add2~41, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[11] , u3|Frame_Cont[11], DE1_SoC_CAMERA, 1
instance = comp, \u5|u2|WideOr6~0 , u5|u2|WideOr6~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u2|WideOr5~0 , u5|u2|WideOr5~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u2|WideOr4~0 , u5|u2|WideOr4~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u2|WideOr3~0 , u5|u2|WideOr3~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u2|WideOr2~0 , u5|u2|WideOr2~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u2|WideOr1~0 , u5|u2|WideOr1~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u2|WideOr0~0 , u5|u2|WideOr0~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~45 , u3|Add2~45, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[12] , u3|Frame_Cont[12], DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[13]~DUPLICATE , u3|Frame_Cont[13]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~49 , u3|Add2~49, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[13] , u3|Frame_Cont[13], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~53 , u3|Add2~53, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[14] , u3|Frame_Cont[14], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~57 , u3|Add2~57, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[15] , u3|Frame_Cont[15], DE1_SoC_CAMERA, 1
instance = comp, \u5|u3|WideOr6~0 , u5|u3|WideOr6~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u3|WideOr5~0 , u5|u3|WideOr5~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u3|WideOr4~0 , u5|u3|WideOr4~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u3|WideOr3~0 , u5|u3|WideOr3~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u3|WideOr2~0 , u5|u3|WideOr2~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u3|WideOr1~0 , u5|u3|WideOr1~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u3|WideOr0~0 , u5|u3|WideOr0~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[16] , u3|Frame_Cont[16], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~61 , u3|Add2~61, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[16]~DUPLICATE , u3|Frame_Cont[16]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~65 , u3|Add2~65, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[17] , u3|Frame_Cont[17], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~69 , u3|Add2~69, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[18] , u3|Frame_Cont[18], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~73 , u3|Add2~73, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[19] , u3|Frame_Cont[19], DE1_SoC_CAMERA, 1
instance = comp, \u5|u4|WideOr6~0 , u5|u4|WideOr6~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u4|WideOr5~0 , u5|u4|WideOr5~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u4|WideOr4~0 , u5|u4|WideOr4~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u4|WideOr3~0 , u5|u4|WideOr3~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u4|WideOr2~0 , u5|u4|WideOr2~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u4|WideOr1~0 , u5|u4|WideOr1~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u4|WideOr0~0 , u5|u4|WideOr0~0, DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~77 , u3|Add2~77, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[20] , u3|Frame_Cont[20], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~81 , u3|Add2~81, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[21] , u3|Frame_Cont[21], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~85 , u3|Add2~85, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[22] , u3|Frame_Cont[22], DE1_SoC_CAMERA, 1
instance = comp, \u3|Add2~89 , u3|Add2~89, DE1_SoC_CAMERA, 1
instance = comp, \u3|Frame_Cont[23] , u3|Frame_Cont[23], DE1_SoC_CAMERA, 1
instance = comp, \u5|u5|WideOr6~0 , u5|u5|WideOr6~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u5|WideOr5~0 , u5|u5|WideOr5~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u5|WideOr4~0 , u5|u5|WideOr4~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u5|WideOr3~0 , u5|u5|WideOr3~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u5|WideOr2~0 , u5|u5|WideOr2~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u5|WideOr1~0 , u5|u5|WideOr1~0, DE1_SoC_CAMERA, 1
instance = comp, \u5|u5|WideOr0~0 , u5|u5|WideOr0~0, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[2] , u7|mDATAOUT[2], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[3] , u7|mDATAOUT[3], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[4]~feeder , u7|mDATAOUT[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[4] , u7|mDATAOUT[4], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[5]~feeder , u7|mDATAOUT[5]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[5] , u7|mDATAOUT[5], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[6]~feeder , u7|mDATAOUT[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[6] , u7|mDATAOUT[6], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[7]~feeder , u7|mDATAOUT[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[7] , u7|mDATAOUT[7], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[8]~feeder , u7|mDATAOUT[8]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[8] , u7|mDATAOUT[8], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[9]~feeder , u7|mDATAOUT[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[9] , u7|mDATAOUT[9], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[10] , u7|mDATAOUT[10], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[11]~feeder , u7|mDATAOUT[11]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[11] , u7|mDATAOUT[11], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[12] , u7|mDATAOUT[12], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[13]~feeder , u7|mDATAOUT[13]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[13] , u7|mDATAOUT[13], DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[14]~feeder , u7|mDATAOUT[14]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u7|mDATAOUT[14] , u7|mDATAOUT[14], DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2 , u7|u_read1_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2, DE1_SoC_CAMERA, 1
instance = comp, \u1|mVGA_R~0 , u1|mVGA_R~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[2] , u1|oVGA_B[2], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[3]~feeder , u1|oVGA_B[3]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[3] , u1|oVGA_B[3], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[4] , u1|oVGA_B[4], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[5] , u1|oVGA_B[5], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[6]~feeder , u1|oVGA_B[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[6] , u1|oVGA_B[6], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[7]~feeder , u1|oVGA_B[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[7] , u1|oVGA_B[7], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[8] , u1|oVGA_B[8], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[9]~feeder , u1|oVGA_B[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_B[9] , u1|oVGA_B[9], DE1_SoC_CAMERA, 1
instance = comp, \u1|H_Cont[6]~DUPLICATE , u1|H_Cont[6]~DUPLICATE, DE1_SoC_CAMERA, 1
instance = comp, \u1|LessThan8~0 , u1|LessThan8~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|mVGA_H_SYNC , u1|mVGA_H_SYNC, DE1_SoC_CAMERA, 1
instance = comp, \u1|LessThan10~0 , u1|LessThan10~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|mVGA_V_SYNC~0 , u1|mVGA_V_SYNC~0, DE1_SoC_CAMERA, 1
instance = comp, \u1|mVGA_V_SYNC , u1|mVGA_V_SYNC, DE1_SoC_CAMERA, 1
instance = comp, \u1|mVGA_BLANK , u1|mVGA_BLANK, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_BLANK , u1|oVGA_BLANK, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_CAMERA, 1
instance = comp, \u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2 , u7|u_read2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[2]~feeder , u1|oVGA_G[2]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[2] , u1|oVGA_G[2], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[3] , u1|oVGA_G[3], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[4]~feeder , u1|oVGA_G[4]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[4] , u1|oVGA_G[4], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[5]~feeder , u1|oVGA_G[5]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[5] , u1|oVGA_G[5], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[6]~feeder , u1|oVGA_G[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[6] , u1|oVGA_G[6], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[7] , u1|oVGA_G[7], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[8]~feeder , u1|oVGA_G[8]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[8] , u1|oVGA_G[8], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[9]~feeder , u1|oVGA_G[9]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_G[9] , u1|oVGA_G[9], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_H_SYNC , u1|oVGA_H_SYNC, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[2] , u1|oVGA_R[2], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[3] , u1|oVGA_R[3], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[4] , u1|oVGA_R[4], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[5] , u1|oVGA_R[5], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[6]~feeder , u1|oVGA_R[6]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[6] , u1|oVGA_R[6], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[7]~feeder , u1|oVGA_R[7]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[7] , u1|oVGA_R[7], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[8]~feeder , u1|oVGA_R[8]~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[8] , u1|oVGA_R[8], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_R[9] , u1|oVGA_R[9], DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_V_SYNC~feeder , u1|oVGA_V_SYNC~feeder, DE1_SoC_CAMERA, 1
instance = comp, \u1|oVGA_V_SYNC , u1|oVGA_V_SYNC, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|Selector1~0 , u8|u0|Selector1~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SCLK~0 , u8|u0|SCLK~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|SCLK , u8|u0|SCLK, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|I2C_SCLK~0 , u8|u0|I2C_SCLK~0, DE1_SoC_CAMERA, 1
instance = comp, \u8|u0|I2C_SCLK~1 , u8|u0|I2C_SCLK~1, DE1_SoC_CAMERA, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, DE1_SoC_CAMERA, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, DE1_SoC_CAMERA, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE1_SoC_CAMERA, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, DE1_SoC_CAMERA, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, DE1_SoC_CAMERA, 1
instance = comp, \SW[4]~input , SW[4]~input, DE1_SoC_CAMERA, 1
instance = comp, \SW[5]~input , SW[5]~input, DE1_SoC_CAMERA, 1
instance = comp, \SW[6]~input , SW[6]~input, DE1_SoC_CAMERA, 1
instance = comp, \SW[7]~input , SW[7]~input, DE1_SoC_CAMERA, 1
instance = comp, \SW[8]~input , SW[8]~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_CLK27~input , TD_CLK27~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_DATA[0]~input , TD_DATA[0]~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_DATA[1]~input , TD_DATA[1]~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_DATA[2]~input , TD_DATA[2]~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_DATA[3]~input , TD_DATA[3]~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_DATA[4]~input , TD_DATA[4]~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_DATA[5]~input , TD_DATA[5]~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_DATA[6]~input , TD_DATA[6]~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_DATA[7]~input , TD_DATA[7]~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_HS~input , TD_HS~input, DE1_SoC_CAMERA, 1
instance = comp, \TD_VS~input , TD_VS~input, DE1_SoC_CAMERA, 1
instance = comp, \D5M_STROBE~input , D5M_STROBE~input, DE1_SoC_CAMERA, 1
instance = comp, \ADC_CS_N~input , ADC_CS_N~input, DE1_SoC_CAMERA, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, DE1_SoC_CAMERA, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, DE1_SoC_CAMERA, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, DE1_SoC_CAMERA, 1
instance = comp, \FPGA_I2C_SDAT~input , FPGA_I2C_SDAT~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, DE1_SoC_CAMERA, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, DE1_SoC_CAMERA, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, DE1_SoC_CAMERA, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, DE1_SoC_CAMERA, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, DE1_SoC_CAMERA, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, DE1_SoC_CAMERA, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, DE1_SoC_CAMERA, 1
