# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EGR365Final.srcs/sources_1/imports/Downloads/Display.vhd" \
"../../../../EGR365Final.srcs/sources_1/imports/Lab9/TWICtl.vhd" \
"../../../../EGR365Final.srcs/sim_1/imports/Lab9/TWICtl_testbench.vhd" \

# Do not sort compile order
nosort
