5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always11.vcd -o always11.cdd -v always11.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always11.v 1 24 1
2 1 5 110011 2 1 100c 0 0 1 9 a
2 2 5 90011 3 27 100a 1 0 1 26 2
2 3 6 20006 1 3d 5002 0 0 1 26 2 $u0
1 a 3 30007 1 0 0 0 1 25 102
1 b 3 3000a 1 0 0 0 1 25 2
4 3 6 2 0
4 2 1 3 0
3 1 main.$u0 "main.$u0" always11.v 0 10 1
2 4 7 8000b 1 0 21004 0 0 1 16 0
2 5 7 30003 0 1 1410 0 0 1 9 b
2 6 7 3000b 1 38 6 4 5
2 7 8 d000d 1 1 1008 0 0 1 9 a
2 8 8 5000d 1 27 1002 7 0 1 26 2
2 9 9 8000b 0 0 21010 0 0 1 20 1
2 10 9 30003 0 1 1410 0 0 1 9 b
2 11 9 3000b 0 38 32 9 10
4 11 0 0 0
4 8 0 11 0
4 6 11 8 8
3 1 main.$u1 "main.$u1" always11.v 0 22 1
