<stg><name>costHamiltonian<3></name>


<trans_list>

<trans id="403" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:0 %s_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %s

]]></Node>
<StgValue><ssdm name="s_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %d_addr = getelementptr i32 %d, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="9">
<![CDATA[
entry:10 %empty = trunc i9 %s_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="4">
<![CDATA[
entry:13 %d_load = load i4 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:14 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %s_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:19 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %s_read, i32 6

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:33 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %s_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:41 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %s_read, i32 7

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:48 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %s_read, i32 1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:56 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %s_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:64 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %s_read, i32 8

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:71 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %s_read, i32 2

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:196 %select_ln30 = select i1 %empty, i22 2097152, i22 1048576

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:197 %select_ln30_14 = select i1 %empty, i22 1048576, i22 0

]]></Node>
<StgValue><ssdm name="select_ln30_14"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:198 %select_ln30_15 = select i1 %tmp_73, i22 %select_ln30, i22 %select_ln30_14

]]></Node>
<StgValue><ssdm name="select_ln30_15"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="42" op_0_bw="42" op_1_bw="22" op_2_bw="20">
<![CDATA[
entry:199 %shl_ln4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i22.i20, i22 %select_ln30_15, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
entry:200 %select_ln30_16 = select i1 %tmp_74, i42 1099511627776, i42 0

]]></Node>
<StgValue><ssdm name="select_ln30_16"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:201 %add_ln30 = add i42 %shl_ln4, i42 %select_ln30_16

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="22" op_0_bw="22" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:202 %tmp_59 = partselect i22 @_ssdm_op_PartSelect.i22.i42.i32.i32, i42 %add_ln30, i32 20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
entry:240 %select_ln30_21 = select i1 %tmp_80, i42 1099511627776, i42 0

]]></Node>
<StgValue><ssdm name="select_ln30_21"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:263 %select_ln38 = select i1 %tmp_77, i22 %select_ln30, i22 %select_ln30_14

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="42" op_0_bw="42" op_1_bw="22" op_2_bw="20">
<![CDATA[
entry:264 %shl_ln5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i22.i20, i22 %select_ln38, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:265 %add_ln38 = add i42 %shl_ln5, i42 %select_ln30_21

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="22" op_0_bw="22" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:266 %tmp_66 = partselect i22 @_ssdm_op_PartSelect.i22.i42.i32.i32, i42 %add_ln38, i32 20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %d_addr_9 = getelementptr i32 %d, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="d_addr_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="4">
<![CDATA[
entry:13 %d_load = load i4 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="71" op_0_bw="71" op_1_bw="32" op_2_bw="39">
<![CDATA[
entry:15 %shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i32.i39, i32 %d_load, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:16 %select_ln19 = select i1 %empty, i32 %d_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:17 %and_ln = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %select_ln19, i60 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:18 %select_ln19_54 = select i1 %tmp_73, i92 %and_ln, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_54"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:20 %select_ln19_55 = select i1 %tmp_73, i71 %shl_ln, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_55"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:21 %shl_ln19_s = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_55, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:22 %select_ln19_56 = select i1 %tmp_74, i92 %shl_ln19_s, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_56"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:23 %add_ln19 = add i92 %select_ln19_54, i92 %select_ln19_56

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
entry:32 %d_load_9 = load i4 %d_addr_9

]]></Node>
<StgValue><ssdm name="d_load_9"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="23" op_0_bw="22">
<![CDATA[
entry:203 %zext_ln32 = zext i22 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:204 %add_ln32 = add i23 %zext_ln32, i23 7340032

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="48" op_0_bw="48" op_1_bw="23" op_2_bw="25">
<![CDATA[
entry:205 %tmp_81 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i23.i25, i23 %add_ln32, i25 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="49" op_0_bw="48">
<![CDATA[
entry:206 %sext_ln32 = sext i48 %tmp_81

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="44" op_0_bw="44" op_1_bw="23" op_2_bw="21">
<![CDATA[
entry:207 %tmp_82 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i23.i21, i23 %add_ln32, i21 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="49" op_0_bw="44">
<![CDATA[
entry:208 %sext_ln32_15 = sext i44 %tmp_82

]]></Node>
<StgValue><ssdm name="sext_ln32_15"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:209 %sub_ln32 = sub i49 %sext_ln32, i49 %sext_ln32_15

]]></Node>
<StgValue><ssdm name="sub_ln32"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:219 %select_ln30_17 = select i1 %tmp_77, i22 2097152, i22 1048576

]]></Node>
<StgValue><ssdm name="select_ln30_17"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:220 %select_ln30_18 = select i1 %tmp_77, i22 1048576, i22 0

]]></Node>
<StgValue><ssdm name="select_ln30_18"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:221 %select_ln30_19 = select i1 %tmp_75, i22 %select_ln30_17, i22 %select_ln30_18

]]></Node>
<StgValue><ssdm name="select_ln30_19"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="42" op_0_bw="42" op_1_bw="22" op_2_bw="20">
<![CDATA[
entry:222 %shl_ln30_3 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i22.i20, i22 %select_ln30_19, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln30_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
entry:223 %select_ln30_20 = select i1 %tmp_76, i42 1099511627776, i42 0

]]></Node>
<StgValue><ssdm name="select_ln30_20"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:224 %add_ln30_3 = add i42 %shl_ln30_3, i42 %select_ln30_20

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="22" op_0_bw="22" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:225 %tmp_62 = partselect i22 @_ssdm_op_PartSelect.i22.i42.i32.i32, i42 %add_ln30_3, i32 20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %d_addr_10 = getelementptr i32 %d, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="d_addr_10"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:25 %and_ln19_s = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_s"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:26 %select_ln19_57 = select i1 %tmp_74, i71 %shl_ln, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_57"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:27 %shl_ln19_34 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_57, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_34"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:28 %select_ln19_58 = select i1 %empty, i92 %shl_ln19_34, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_58"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:29 %add_ln19_26 = add i92 %and_ln19_s, i92 %select_ln19_58

]]></Node>
<StgValue><ssdm name="add_ln19_26"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="4">
<![CDATA[
entry:32 %d_load_9 = load i4 %d_addr_9

]]></Node>
<StgValue><ssdm name="d_load_9"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
entry:55 %d_load_10 = load i4 %d_addr_10

]]></Node>
<StgValue><ssdm name="d_load_10"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="68" op_0_bw="49">
<![CDATA[
entry:210 %sext_ln32_12 = sext i49 %sub_ln32

]]></Node>
<StgValue><ssdm name="sext_ln32_12"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="68" op_0_bw="23">
<![CDATA[
entry:211 %sext_ln32_13 = sext i23 %add_ln32

]]></Node>
<StgValue><ssdm name="sext_ln32_13"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:212 %mul_ln32 = mul i68 %sext_ln32_12, i68 %sext_ln32_13

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="23" op_0_bw="22">
<![CDATA[
entry:226 %zext_ln32_3 = zext i22 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:227 %add_ln32_7 = add i23 %zext_ln32_3, i23 7340032

]]></Node>
<StgValue><ssdm name="add_ln32_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="48" op_0_bw="48" op_1_bw="23" op_2_bw="25">
<![CDATA[
entry:228 %tmp_83 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i23.i25, i23 %add_ln32_7, i25 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="49" op_0_bw="48">
<![CDATA[
entry:229 %sext_ln32_19 = sext i48 %tmp_83

]]></Node>
<StgValue><ssdm name="sext_ln32_19"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="44" op_0_bw="44" op_1_bw="23" op_2_bw="21">
<![CDATA[
entry:230 %tmp_84 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i23.i21, i23 %add_ln32_7, i21 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="49" op_0_bw="44">
<![CDATA[
entry:231 %sext_ln32_23 = sext i44 %tmp_84

]]></Node>
<StgValue><ssdm name="sext_ln32_23"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:232 %sub_ln32_3 = sub i49 %sext_ln32_19, i49 %sext_ln32_23

]]></Node>
<StgValue><ssdm name="sub_ln32_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:242 %select_ln30_23 = select i1 %tmp_80, i22 2097152, i22 1048576

]]></Node>
<StgValue><ssdm name="select_ln30_23"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:243 %select_ln30_24 = select i1 %tmp_80, i22 1048576, i22 0

]]></Node>
<StgValue><ssdm name="select_ln30_24"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:244 %select_ln30_25 = select i1 %tmp_78, i22 %select_ln30_23, i22 %select_ln30_24

]]></Node>
<StgValue><ssdm name="select_ln30_25"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="42" op_0_bw="42" op_1_bw="22" op_2_bw="20">
<![CDATA[
entry:245 %shl_ln30_4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i22.i20, i22 %select_ln30_25, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln30_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
entry:246 %select_ln30_26 = select i1 %tmp_79, i42 1099511627776, i42 0

]]></Node>
<StgValue><ssdm name="select_ln30_26"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:247 %add_ln30_4 = add i42 %shl_ln30_4, i42 %select_ln30_26

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="22" op_0_bw="22" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:248 %tmp_64 = partselect i22 @_ssdm_op_PartSelect.i22.i42.i32.i32, i42 %add_ln30_4, i32 20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:301 %select_ln38_10 = select i1 %tmp_76, i22 2097152, i22 1048576

]]></Node>
<StgValue><ssdm name="select_ln38_10"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:302 %select_ln38_11 = select i1 %tmp_76, i22 1048576, i22 0

]]></Node>
<StgValue><ssdm name="select_ln38_11"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:303 %select_ln38_12 = select i1 %tmp_74, i22 %select_ln38_10, i22 %select_ln38_11

]]></Node>
<StgValue><ssdm name="select_ln38_12"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="42" op_0_bw="42" op_1_bw="22" op_2_bw="20">
<![CDATA[
entry:304 %shl_ln38_4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i22.i20, i22 %select_ln38_12, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln38_4"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:305 %add_ln38_4 = add i42 %shl_ln38_4, i42 %select_ln30_26

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="22" op_0_bw="22" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:306 %tmp_70 = partselect i22 @_ssdm_op_PartSelect.i22.i42.i32.i32, i42 %add_ln38_4, i32 20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %d_addr_11 = getelementptr i32 %d, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="d_addr_11"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_26, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:31 %and_ln19_25 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_s, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_25"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="71" op_0_bw="71" op_1_bw="32" op_2_bw="39">
<![CDATA[
entry:34 %shl_ln19_35 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i32.i39, i32 %d_load_9, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln19_35"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:35 %select_ln19_59 = select i1 %empty, i71 %shl_ln19_35, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_59"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:36 %shl_ln19_36 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_59, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_36"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:37 %select_ln19_60 = select i1 %tmp_75, i92 %shl_ln19_36, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_60"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:38 %add_ln19_27 = add i92 %and_ln19_25, i92 %select_ln19_60

]]></Node>
<StgValue><ssdm name="add_ln19_27"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
entry:55 %d_load_10 = load i4 %d_addr_10

]]></Node>
<StgValue><ssdm name="d_load_10"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
entry:78 %d_load_11 = load i4 %d_addr_11

]]></Node>
<StgValue><ssdm name="d_load_11"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:212 %mul_ln32 = mul i68 %sext_ln32_12, i68 %sext_ln32_13

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="68" op_0_bw="49">
<![CDATA[
entry:233 %sext_ln32_16 = sext i49 %sub_ln32_3

]]></Node>
<StgValue><ssdm name="sext_ln32_16"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="68" op_0_bw="23">
<![CDATA[
entry:234 %sext_ln32_17 = sext i23 %add_ln32_7

]]></Node>
<StgValue><ssdm name="sext_ln32_17"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:235 %mul_ln32_3 = mul i68 %sext_ln32_16, i68 %sext_ln32_17

]]></Node>
<StgValue><ssdm name="mul_ln32_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="22">
<![CDATA[
entry:249 %zext_ln32_4 = zext i22 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:250 %add_ln32_9 = add i23 %zext_ln32_4, i23 7340032

]]></Node>
<StgValue><ssdm name="add_ln32_9"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="48" op_0_bw="48" op_1_bw="23" op_2_bw="25">
<![CDATA[
entry:251 %tmp_85 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i23.i25, i23 %add_ln32_9, i25 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="49" op_0_bw="48">
<![CDATA[
entry:252 %sext_ln32_24 = sext i48 %tmp_85

]]></Node>
<StgValue><ssdm name="sext_ln32_24"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="44" op_0_bw="44" op_1_bw="23" op_2_bw="21">
<![CDATA[
entry:253 %tmp_86 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i23.i21, i23 %add_ln32_9, i21 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="49" op_0_bw="44">
<![CDATA[
entry:254 %sext_ln32_25 = sext i44 %tmp_86

]]></Node>
<StgValue><ssdm name="sext_ln32_25"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:255 %sub_ln32_4 = sub i49 %sext_ln32_24, i49 %sext_ln32_25

]]></Node>
<StgValue><ssdm name="sub_ln32_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %d_addr_12 = getelementptr i32 %d, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="d_addr_12"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_27, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:40 %and_ln19_26 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_36, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_26"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:42 %select_ln19_61 = select i1 %tmp_73, i71 %shl_ln19_35, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_61"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:43 %shl_ln19_37 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_61, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_37"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:44 %select_ln19_62 = select i1 %tmp_76, i92 %shl_ln19_37, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_62"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:45 %add_ln19_28 = add i92 %and_ln19_26, i92 %select_ln19_62

]]></Node>
<StgValue><ssdm name="add_ln19_28"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
entry:78 %d_load_11 = load i4 %d_addr_11

]]></Node>
<StgValue><ssdm name="d_load_11"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
entry:98 %d_load_12 = load i4 %d_addr_12

]]></Node>
<StgValue><ssdm name="d_load_12"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:212 %mul_ln32 = mul i68 %sext_ln32_12, i68 %sext_ln32_13

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:235 %mul_ln32_3 = mul i68 %sext_ln32_16, i68 %sext_ln32_17

]]></Node>
<StgValue><ssdm name="mul_ln32_3"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
entry:241 %select_ln30_22 = select i1 %tmp_78, i42 1099511627776, i42 0

]]></Node>
<StgValue><ssdm name="select_ln30_22"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="68" op_0_bw="49">
<![CDATA[
entry:256 %sext_ln32_20 = sext i49 %sub_ln32_4

]]></Node>
<StgValue><ssdm name="sext_ln32_20"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="68" op_0_bw="23">
<![CDATA[
entry:257 %sext_ln32_21 = sext i23 %add_ln32_9

]]></Node>
<StgValue><ssdm name="sext_ln32_21"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:258 %mul_ln32_4 = mul i68 %sext_ln32_20, i68 %sext_ln32_21

]]></Node>
<StgValue><ssdm name="mul_ln32_4"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="23" op_0_bw="22">
<![CDATA[
entry:267 %zext_ln40 = zext i22 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:268 %add_ln40 = add i23 %zext_ln40, i23 7340032

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="48" op_0_bw="48" op_1_bw="23" op_2_bw="25">
<![CDATA[
entry:269 %tmp_87 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i23.i25, i23 %add_ln40, i25 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="49" op_0_bw="48">
<![CDATA[
entry:270 %sext_ln40 = sext i48 %tmp_87

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="44" op_0_bw="44" op_1_bw="23" op_2_bw="21">
<![CDATA[
entry:271 %tmp_88 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i23.i21, i23 %add_ln40, i21 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="49" op_0_bw="44">
<![CDATA[
entry:272 %sext_ln40_15 = sext i44 %tmp_88

]]></Node>
<StgValue><ssdm name="sext_ln40_15"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:273 %sub_ln40 = sub i49 %sext_ln40, i49 %sext_ln40_15

]]></Node>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:281 %select_ln38_7 = select i1 %tmp_75, i22 2097152, i22 1048576

]]></Node>
<StgValue><ssdm name="select_ln38_7"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:282 %select_ln38_8 = select i1 %tmp_75, i22 1048576, i22 0

]]></Node>
<StgValue><ssdm name="select_ln38_8"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry:283 %select_ln38_9 = select i1 %tmp_73, i22 %select_ln38_7, i22 %select_ln38_8

]]></Node>
<StgValue><ssdm name="select_ln38_9"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="42" op_0_bw="42" op_1_bw="22" op_2_bw="20">
<![CDATA[
entry:284 %shl_ln38_3 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i22.i20, i22 %select_ln38_9, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln38_3"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:285 %add_ln38_3 = add i42 %shl_ln38_3, i42 %select_ln30_22

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="22" op_0_bw="22" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:286 %tmp_68 = partselect i22 @_ssdm_op_PartSelect.i22.i42.i32.i32, i42 %add_ln38_3, i32 20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_28, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:47 %and_ln19_27 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_37, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_27"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:49 %select_ln19_63 = select i1 %tmp_74, i71 %shl_ln19_35, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_63"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:50 %shl_ln19_38 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_63, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_38"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:51 %select_ln19_64 = select i1 %tmp_77, i92 %shl_ln19_38, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_64"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:52 %add_ln19_29 = add i92 %and_ln19_27, i92 %select_ln19_64

]]></Node>
<StgValue><ssdm name="add_ln19_29"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
entry:98 %d_load_12 = load i4 %d_addr_12

]]></Node>
<StgValue><ssdm name="d_load_12"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:235 %mul_ln32_3 = mul i68 %sext_ln32_16, i68 %sext_ln32_17

]]></Node>
<StgValue><ssdm name="mul_ln32_3"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:258 %mul_ln32_4 = mul i68 %sext_ln32_20, i68 %sext_ln32_21

]]></Node>
<StgValue><ssdm name="mul_ln32_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="68" op_0_bw="49">
<![CDATA[
entry:274 %sext_ln40_12 = sext i49 %sub_ln40

]]></Node>
<StgValue><ssdm name="sext_ln40_12"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="68" op_0_bw="23">
<![CDATA[
entry:275 %sext_ln40_13 = sext i23 %add_ln40

]]></Node>
<StgValue><ssdm name="sext_ln40_13"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:276 %mul_ln40 = mul i68 %sext_ln40_12, i68 %sext_ln40_13

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="23" op_0_bw="22">
<![CDATA[
entry:287 %zext_ln40_3 = zext i22 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:288 %add_ln40_7 = add i23 %zext_ln40_3, i23 7340032

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="48" op_0_bw="48" op_1_bw="23" op_2_bw="25">
<![CDATA[
entry:289 %tmp_89 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i23.i25, i23 %add_ln40_7, i25 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="49" op_0_bw="48">
<![CDATA[
entry:290 %sext_ln40_19 = sext i48 %tmp_89

]]></Node>
<StgValue><ssdm name="sext_ln40_19"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="44" op_0_bw="44" op_1_bw="23" op_2_bw="21">
<![CDATA[
entry:291 %tmp_90 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i23.i21, i23 %add_ln40_7, i21 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="49" op_0_bw="44">
<![CDATA[
entry:292 %sext_ln40_23 = sext i44 %tmp_90

]]></Node>
<StgValue><ssdm name="sext_ln40_23"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:293 %sub_ln40_3 = sub i49 %sext_ln40_19, i49 %sext_ln40_23

]]></Node>
<StgValue><ssdm name="sub_ln40_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_29, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:54 %and_ln19_28 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_38, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_28"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="71" op_0_bw="71" op_1_bw="32" op_2_bw="39">
<![CDATA[
entry:57 %shl_ln19_39 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i32.i39, i32 %d_load_10, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln19_39"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:58 %select_ln19_65 = select i1 %empty, i71 %shl_ln19_39, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_65"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:59 %shl_ln19_40 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_65, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_40"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:60 %select_ln19_66 = select i1 %tmp_78, i92 %shl_ln19_40, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_66"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:61 %add_ln19_30 = add i92 %and_ln19_28, i92 %select_ln19_66

]]></Node>
<StgValue><ssdm name="add_ln19_30"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:258 %mul_ln32_4 = mul i68 %sext_ln32_20, i68 %sext_ln32_21

]]></Node>
<StgValue><ssdm name="mul_ln32_4"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:276 %mul_ln40 = mul i68 %sext_ln40_12, i68 %sext_ln40_13

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="68" op_0_bw="49">
<![CDATA[
entry:294 %sext_ln40_16 = sext i49 %sub_ln40_3

]]></Node>
<StgValue><ssdm name="sext_ln40_16"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="68" op_0_bw="23">
<![CDATA[
entry:295 %sext_ln40_17 = sext i23 %add_ln40_7

]]></Node>
<StgValue><ssdm name="sext_ln40_17"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:296 %mul_ln40_3 = mul i68 %sext_ln40_16, i68 %sext_ln40_17

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="23" op_0_bw="22">
<![CDATA[
entry:307 %zext_ln40_4 = zext i22 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:308 %add_ln40_9 = add i23 %zext_ln40_4, i23 7340032

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="48" op_0_bw="48" op_1_bw="23" op_2_bw="25">
<![CDATA[
entry:309 %tmp_91 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i23.i25, i23 %add_ln40_9, i25 0

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="49" op_0_bw="48">
<![CDATA[
entry:310 %sext_ln40_24 = sext i48 %tmp_91

]]></Node>
<StgValue><ssdm name="sext_ln40_24"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="44" op_0_bw="44" op_1_bw="23" op_2_bw="21">
<![CDATA[
entry:311 %tmp_92 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i23.i21, i23 %add_ln40_9, i21 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="49" op_0_bw="44">
<![CDATA[
entry:312 %sext_ln40_25 = sext i44 %tmp_92

]]></Node>
<StgValue><ssdm name="sext_ln40_25"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:313 %sub_ln40_4 = sub i49 %sext_ln40_24, i49 %sext_ln40_25

]]></Node>
<StgValue><ssdm name="sub_ln40_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_30, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:63 %and_ln19_29 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_39, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_29"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:65 %select_ln19_67 = select i1 %tmp_73, i71 %shl_ln19_39, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_67"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:66 %shl_ln19_41 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_67, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_41"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:67 %select_ln19_68 = select i1 %tmp_79, i92 %shl_ln19_41, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_68"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:68 %add_ln19_31 = add i92 %and_ln19_29, i92 %select_ln19_68

]]></Node>
<StgValue><ssdm name="add_ln19_31"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:276 %mul_ln40 = mul i68 %sext_ln40_12, i68 %sext_ln40_13

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:296 %mul_ln40_3 = mul i68 %sext_ln40_16, i68 %sext_ln40_17

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="68" op_0_bw="49">
<![CDATA[
entry:314 %sext_ln40_20 = sext i49 %sub_ln40_4

]]></Node>
<StgValue><ssdm name="sext_ln40_20"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="68" op_0_bw="23">
<![CDATA[
entry:315 %sext_ln40_21 = sext i23 %add_ln40_9

]]></Node>
<StgValue><ssdm name="sext_ln40_21"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:316 %mul_ln40_4 = mul i68 %sext_ln40_20, i68 %sext_ln40_21

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:69 %tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_31, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:70 %and_ln19_30 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_40, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_30"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:72 %select_ln19_69 = select i1 %tmp_74, i71 %shl_ln19_39, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_69"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:73 %shl_ln19_42 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_69, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_42"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:74 %select_ln19_70 = select i1 %tmp_80, i92 %shl_ln19_42, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_70"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:75 %add_ln19_32 = add i92 %and_ln19_30, i92 %select_ln19_70

]]></Node>
<StgValue><ssdm name="add_ln19_32"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:296 %mul_ln40_3 = mul i68 %sext_ln40_16, i68 %sext_ln40_17

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:316 %mul_ln40_4 = mul i68 %sext_ln40_20, i68 %sext_ln40_21

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:76 %tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_32, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:77 %and_ln19_31 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_41, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_31"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="71" op_0_bw="71" op_1_bw="32" op_2_bw="39">
<![CDATA[
entry:79 %shl_ln19_43 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i32.i39, i32 %d_load_11, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln19_43"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:80 %select_ln19_71 = select i1 %tmp_77, i71 %shl_ln19_43, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_71"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:81 %shl_ln19_44 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_71, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_44"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:82 %select_ln19_72 = select i1 %tmp_73, i92 %shl_ln19_44, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_72"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:83 %add_ln19_33 = add i92 %and_ln19_31, i92 %select_ln19_72

]]></Node>
<StgValue><ssdm name="add_ln19_33"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:316 %mul_ln40_4 = mul i68 %sext_ln40_20, i68 %sext_ln40_21

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:84 %tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_33, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:85 %and_ln19_32 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_42, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_32"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:86 %select_ln19_73 = select i1 %tmp_75, i71 %shl_ln19_43, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_73"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:87 %shl_ln19_45 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_73, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_45"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:88 %select_ln19_74 = select i1 %tmp_74, i92 %shl_ln19_45, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_74"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:89 %add_ln19_34 = add i92 %and_ln19_32, i92 %select_ln19_74

]]></Node>
<StgValue><ssdm name="add_ln19_34"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:90 %tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_34, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:91 %and_ln19_33 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_43, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_33"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:92 %select_ln19_75 = select i1 %tmp_76, i71 %shl_ln19_43, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_75"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:93 %shl_ln19_46 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_75, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_46"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:94 %select_ln19_76 = select i1 %empty, i92 %shl_ln19_46, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_76"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:95 %add_ln19_35 = add i92 %and_ln19_33, i92 %select_ln19_76

]]></Node>
<StgValue><ssdm name="add_ln19_35"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:96 %tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_35, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:97 %and_ln19_34 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_44, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_34"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="71" op_0_bw="71" op_1_bw="32" op_2_bw="39">
<![CDATA[
entry:99 %shl_ln19_47 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i32.i39, i32 %d_load_12, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln19_47"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:100 %select_ln19_77 = select i1 %tmp_77, i71 %shl_ln19_47, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_77"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:101 %shl_ln19_48 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_77, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_48"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:102 %select_ln19_78 = select i1 %tmp_75, i92 %shl_ln19_48, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_78"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:103 %add_ln19_36 = add i92 %and_ln19_34, i92 %select_ln19_78

]]></Node>
<StgValue><ssdm name="add_ln19_36"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:104 %tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_36, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:105 %and_ln19_35 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_45, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_35"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:106 %select_ln19_79 = select i1 %tmp_75, i71 %shl_ln19_47, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_79"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:107 %shl_ln19_49 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_79, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_49"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:108 %select_ln19_80 = select i1 %tmp_76, i92 %shl_ln19_49, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_80"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:109 %add_ln19_37 = add i92 %and_ln19_35, i92 %select_ln19_80

]]></Node>
<StgValue><ssdm name="add_ln19_37"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %d_addr_13 = getelementptr i32 %d, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="d_addr_13"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:110 %tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_37, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:111 %and_ln19_36 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_46, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_36"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:112 %select_ln19_81 = select i1 %tmp_76, i71 %shl_ln19_47, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_81"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:113 %shl_ln19_50 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_81, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_50"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:114 %select_ln19_82 = select i1 %tmp_77, i92 %shl_ln19_50, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_82"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:115 %add_ln19_38 = add i92 %and_ln19_36, i92 %select_ln19_82

]]></Node>
<StgValue><ssdm name="add_ln19_38"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
entry:118 %d_load_13 = load i4 %d_addr_13

]]></Node>
<StgValue><ssdm name="d_load_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %d_addr_14 = getelementptr i32 %d, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="d_addr_14"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:116 %tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_38, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:117 %and_ln19_37 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_47, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_37"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
entry:118 %d_load_13 = load i4 %d_addr_13

]]></Node>
<StgValue><ssdm name="d_load_13"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="71" op_0_bw="71" op_1_bw="32" op_2_bw="39">
<![CDATA[
entry:119 %shl_ln19_51 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i32.i39, i32 %d_load_13, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln19_51"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:120 %select_ln19_83 = select i1 %tmp_77, i71 %shl_ln19_51, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_83"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:121 %shl_ln19_52 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_83, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_52"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:122 %select_ln19_84 = select i1 %tmp_78, i92 %shl_ln19_52, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_84"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:123 %add_ln19_39 = add i92 %and_ln19_37, i92 %select_ln19_84

]]></Node>
<StgValue><ssdm name="add_ln19_39"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
entry:138 %d_load_14 = load i4 %d_addr_14

]]></Node>
<StgValue><ssdm name="d_load_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %d_addr_15 = getelementptr i32 %d, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="d_addr_15"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:124 %tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_39, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:125 %and_ln19_38 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_48, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_38"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:126 %select_ln19_85 = select i1 %tmp_75, i71 %shl_ln19_51, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_85"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:127 %shl_ln19_53 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_85, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_53"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:128 %select_ln19_86 = select i1 %tmp_79, i92 %shl_ln19_53, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_86"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:129 %add_ln19_40 = add i92 %and_ln19_38, i92 %select_ln19_86

]]></Node>
<StgValue><ssdm name="add_ln19_40"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
entry:138 %d_load_14 = load i4 %d_addr_14

]]></Node>
<StgValue><ssdm name="d_load_14"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
entry:158 %d_load_15 = load i4 %d_addr_15

]]></Node>
<StgValue><ssdm name="d_load_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %d_addr_16 = getelementptr i32 %d, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="d_addr_16"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:130 %tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_40, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:131 %and_ln19_39 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_49, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_39"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:132 %select_ln19_87 = select i1 %tmp_76, i71 %shl_ln19_51, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_87"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:133 %shl_ln19_54 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_87, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_54"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:134 %select_ln19_88 = select i1 %tmp_80, i92 %shl_ln19_54, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_88"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:135 %add_ln19_41 = add i92 %and_ln19_39, i92 %select_ln19_88

]]></Node>
<StgValue><ssdm name="add_ln19_41"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
entry:158 %d_load_15 = load i4 %d_addr_15

]]></Node>
<StgValue><ssdm name="d_load_15"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
entry:178 %d_load_16 = load i4 %d_addr_16

]]></Node>
<StgValue><ssdm name="d_load_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:136 %tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_41, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:137 %and_ln19_40 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_50, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_40"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="71" op_0_bw="71" op_1_bw="32" op_2_bw="39">
<![CDATA[
entry:139 %shl_ln19_55 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i32.i39, i32 %d_load_14, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln19_55"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:140 %select_ln19_89 = select i1 %tmp_80, i71 %shl_ln19_55, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_89"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:141 %shl_ln19_56 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_89, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_56"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:142 %select_ln19_90 = select i1 %tmp_73, i92 %shl_ln19_56, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_90"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:143 %add_ln19_42 = add i92 %and_ln19_40, i92 %select_ln19_90

]]></Node>
<StgValue><ssdm name="add_ln19_42"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
entry:178 %d_load_16 = load i4 %d_addr_16

]]></Node>
<StgValue><ssdm name="d_load_16"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:144 %tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_42, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:145 %and_ln19_41 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_51, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_41"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:146 %select_ln19_91 = select i1 %tmp_78, i71 %shl_ln19_55, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_91"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:147 %shl_ln19_57 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_91, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_57"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:148 %select_ln19_92 = select i1 %tmp_74, i92 %shl_ln19_57, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_92"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:149 %add_ln19_43 = add i92 %and_ln19_41, i92 %select_ln19_92

]]></Node>
<StgValue><ssdm name="add_ln19_43"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:150 %tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_43, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:151 %and_ln19_42 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_52, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_42"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:152 %select_ln19_93 = select i1 %tmp_79, i71 %shl_ln19_55, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_93"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:153 %shl_ln19_58 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_93, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_58"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:154 %select_ln19_94 = select i1 %empty, i92 %shl_ln19_58, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_94"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:155 %add_ln19_44 = add i92 %and_ln19_42, i92 %select_ln19_94

]]></Node>
<StgValue><ssdm name="add_ln19_44"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:156 %tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_44, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:157 %and_ln19_43 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_53, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_43"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="71" op_0_bw="71" op_1_bw="32" op_2_bw="39">
<![CDATA[
entry:159 %shl_ln19_59 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i32.i39, i32 %d_load_15, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln19_59"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:160 %select_ln19_95 = select i1 %tmp_80, i71 %shl_ln19_59, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_95"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:161 %shl_ln19_60 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_95, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_60"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:162 %select_ln19_96 = select i1 %tmp_75, i92 %shl_ln19_60, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_96"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:163 %add_ln19_45 = add i92 %and_ln19_43, i92 %select_ln19_96

]]></Node>
<StgValue><ssdm name="add_ln19_45"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:164 %tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_45, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:165 %and_ln19_44 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_54, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_44"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:166 %select_ln19_97 = select i1 %tmp_78, i71 %shl_ln19_59, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_97"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:167 %shl_ln19_61 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_97, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_61"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:168 %select_ln19_98 = select i1 %tmp_76, i92 %shl_ln19_61, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_98"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:169 %add_ln19_46 = add i92 %and_ln19_44, i92 %select_ln19_98

]]></Node>
<StgValue><ssdm name="add_ln19_46"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:170 %tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_46, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:171 %and_ln19_45 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_55, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_45"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:172 %select_ln19_99 = select i1 %tmp_79, i71 %shl_ln19_59, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_99"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:173 %shl_ln19_62 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_99, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_62"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:174 %select_ln19_100 = select i1 %tmp_77, i92 %shl_ln19_62, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_100"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:175 %add_ln19_47 = add i92 %and_ln19_45, i92 %select_ln19_100

]]></Node>
<StgValue><ssdm name="add_ln19_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:176 %tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_47, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:177 %and_ln19_46 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_56, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_46"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="71" op_0_bw="71" op_1_bw="32" op_2_bw="39">
<![CDATA[
entry:179 %shl_ln19_63 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i32.i39, i32 %d_load_16, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln19_63"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:180 %select_ln19_101 = select i1 %tmp_80, i71 %shl_ln19_63, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_101"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:181 %shl_ln19_64 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_101, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_64"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:182 %select_ln19_102 = select i1 %tmp_78, i92 %shl_ln19_64, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_102"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:183 %add_ln19_48 = add i92 %and_ln19_46, i92 %select_ln19_102

]]></Node>
<StgValue><ssdm name="add_ln19_48"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:184 %tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_48, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:185 %and_ln19_47 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_57, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_47"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:186 %select_ln19_103 = select i1 %tmp_78, i71 %shl_ln19_63, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_103"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:187 %shl_ln19_65 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_103, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_65"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:188 %select_ln19_104 = select i1 %tmp_79, i92 %shl_ln19_65, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_104"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:189 %add_ln19_49 = add i92 %and_ln19_47, i92 %select_ln19_104

]]></Node>
<StgValue><ssdm name="add_ln19_49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:190 %tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_49, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="92" op_0_bw="92" op_1_bw="32" op_2_bw="60">
<![CDATA[
entry:191 %and_ln19_48 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i32.i60, i32 %tmp_58, i60 0

]]></Node>
<StgValue><ssdm name="and_ln19_48"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
entry:192 %select_ln19_105 = select i1 %tmp_79, i71 %shl_ln19_63, i71 0

]]></Node>
<StgValue><ssdm name="select_ln19_105"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="92" op_0_bw="92" op_1_bw="71" op_2_bw="21">
<![CDATA[
entry:193 %shl_ln19_66 = bitconcatenate i92 @_ssdm_op_BitConcatenate.i92.i71.i21, i71 %select_ln19_105, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln19_66"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="92" op_0_bw="1" op_1_bw="92" op_2_bw="92">
<![CDATA[
entry:194 %select_ln19_106 = select i1 %tmp_80, i92 %shl_ln19_66, i92 0

]]></Node>
<StgValue><ssdm name="select_ln19_106"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry:195 %add_ln19_50 = add i92 %and_ln19_48, i92 %select_ln19_106

]]></Node>
<StgValue><ssdm name="add_ln19_50"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:213 %tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i92.i32.i32, i92 %add_ln19_50, i32 60, i32 91

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="72" op_0_bw="72" op_1_bw="32" op_2_bw="40">
<![CDATA[
entry:214 %and_ln3 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i32.i40, i32 %tmp_60, i40 0

]]></Node>
<StgValue><ssdm name="and_ln3"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="72" op_0_bw="68">
<![CDATA[
entry:215 %sext_ln32_14 = sext i68 %mul_ln32

]]></Node>
<StgValue><ssdm name="sext_ln32_14"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
entry:216 %add_ln32_6 = add i72 %and_ln3, i72 %sext_ln32_14

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:217 %tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i72.i32.i32, i72 %add_ln32_6, i32 40, i32 71

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="72" op_0_bw="72" op_1_bw="32" op_2_bw="40">
<![CDATA[
entry:218 %and_ln32_3 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i32.i40, i32 %tmp_61, i40 0

]]></Node>
<StgValue><ssdm name="and_ln32_3"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="72" op_0_bw="68">
<![CDATA[
entry:236 %sext_ln32_18 = sext i68 %mul_ln32_3

]]></Node>
<StgValue><ssdm name="sext_ln32_18"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
entry:237 %add_ln32_8 = add i72 %and_ln32_3, i72 %sext_ln32_18

]]></Node>
<StgValue><ssdm name="add_ln32_8"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:238 %tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i72.i32.i32, i72 %add_ln32_8, i32 40, i32 71

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="354" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="72" op_0_bw="72" op_1_bw="32" op_2_bw="40">
<![CDATA[
entry:239 %and_ln32_4 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i32.i40, i32 %tmp_63, i40 0

]]></Node>
<StgValue><ssdm name="and_ln32_4"/></StgValue>
</operation>

<operation id="355" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="72" op_0_bw="68">
<![CDATA[
entry:259 %sext_ln32_22 = sext i68 %mul_ln32_4

]]></Node>
<StgValue><ssdm name="sext_ln32_22"/></StgValue>
</operation>

<operation id="356" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
entry:260 %add_ln32_10 = add i72 %and_ln32_4, i72 %sext_ln32_22

]]></Node>
<StgValue><ssdm name="add_ln32_10"/></StgValue>
</operation>

<operation id="357" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:261 %tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i72.i32.i32, i72 %add_ln32_10, i32 40, i32 71

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="358" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="72" op_0_bw="72" op_1_bw="32" op_2_bw="40">
<![CDATA[
entry:262 %and_ln4 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i32.i40, i32 %tmp_65, i40 0

]]></Node>
<StgValue><ssdm name="and_ln4"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="72" op_0_bw="68">
<![CDATA[
entry:277 %sext_ln40_14 = sext i68 %mul_ln40

]]></Node>
<StgValue><ssdm name="sext_ln40_14"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
entry:278 %add_ln40_6 = add i72 %and_ln4, i72 %sext_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:279 %tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i72.i32.i32, i72 %add_ln40_6, i32 40, i32 71

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="362" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %d, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="72" op_0_bw="72" op_1_bw="32" op_2_bw="40">
<![CDATA[
entry:280 %and_ln40_3 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i32.i40, i32 %tmp_67, i40 0

]]></Node>
<StgValue><ssdm name="and_ln40_3"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="72" op_0_bw="68">
<![CDATA[
entry:297 %sext_ln40_18 = sext i68 %mul_ln40_3

]]></Node>
<StgValue><ssdm name="sext_ln40_18"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
entry:298 %add_ln40_8 = add i72 %and_ln40_3, i72 %sext_ln40_18

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="367" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:299 %tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i72.i32.i32, i72 %add_ln40_8, i32 40, i32 71

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="72" op_0_bw="72" op_1_bw="32" op_2_bw="40">
<![CDATA[
entry:300 %and_ln40_4 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i32.i40, i32 %tmp_69, i40 0

]]></Node>
<StgValue><ssdm name="and_ln40_4"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="72" op_0_bw="68">
<![CDATA[
entry:317 %sext_ln40_22 = sext i68 %mul_ln40_4

]]></Node>
<StgValue><ssdm name="sext_ln40_22"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
entry:318 %add_ln40_10 = add i72 %and_ln40_4, i72 %sext_ln40_22

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:319 %H = partselect i32 @_ssdm_op_PartSelect.i32.i72.i32.i32, i72 %add_ln40_10, i32 40, i32 71

]]></Node>
<StgValue><ssdm name="H"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32">
<![CDATA[
entry:320 %ret_ln44 = ret i32 %H

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
