tests:
- name: add_1
  bytes: [0x21, 0x00, 0x00, 0xab]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x0"
      nextln:   v2 = i64.wrapping_add v0, v1
      nextln:   i64.write_reg v2, "x1"
      nextln:   v3 = i64.wrapping_add v0, v1
      nextln:   v4 = i64.wrapping_add v3, 0x0
      nextln:   v5 = i64.icmp.eq v4, 0x0
      nextln:   bool.write_reg v5, "z"
      nextln:   v6 = i64.signed_from_bits v4
      nextln:   v7 = i64.signed_from_bits 0x0
      nextln:   v8 = int.icmp.lt v6, v7
      nextln:   bool.write_reg v8, "n"
      nextln:   v9 = i64.unsigned_from_bits v0
      nextln:   v10 = i64.unsigned_from_bits v4
      nextln:   v11 = int.icmp.gt v9, v10
      nextln:   v12 = i64.unsigned_from_bits v1
      nextln:   v13 = i64.unsigned_from_bits v4
      nextln:   v14 = int.icmp.gt v12, v13
      nextln:   v15 = bool.or v11, v14
      nextln:   bool.write_reg v15, "c"
      nextln:   v16 = i64.signed_from_bits v0
      nextln:   v17 = i64.signed_from_bits 0x0
      nextln:   v18 = int.icmp.lt v16, v17
      nextln:   v19 = i64.signed_from_bits v1
      nextln:   v20 = i64.signed_from_bits 0x0
      nextln:   v21 = int.icmp.lt v19, v20
      nextln:   v22 = bool.icmp.eq v18, v21
      nextln:   v23 = bool.icmp.ne v18, v8
      nextln:   v24 = bool.and v22, v23
      nextln:   bool.write_reg v24, "v"
- name: add_2
  bytes: [0x21, 0x00, 0x00, 0x2b]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i32.trunc_i64 v0
      nextln:   v2 = i64.read_reg "x0"
      nextln:   v3 = i32.wrapping_add v1, v2
      nextln:   i32.write_reg v3, "x1"
      nextln:   v4 = i32.wrapping_add v1, v2
      nextln:   v5 = i32.wrapping_add v4, 0x0
      nextln:   v6 = i32.icmp.eq v5, 0x0
      nextln:   bool.write_reg v6, "z"
      nextln:   v7 = i32.signed_from_bits v5
      nextln:   v8 = i32.signed_from_bits 0x0
      nextln:   v9 = int.icmp.lt v7, v8
      nextln:   bool.write_reg v9, "n"
      nextln:   v10 = i32.unsigned_from_bits v1
      nextln:   v11 = i32.unsigned_from_bits v5
      nextln:   v12 = int.icmp.gt v10, v11
      nextln:   v13 = i32.unsigned_from_bits v2
      nextln:   v14 = i32.unsigned_from_bits v5
      nextln:   v15 = int.icmp.gt v13, v14
      nextln:   v16 = bool.or v12, v15
      nextln:   bool.write_reg v16, "c"
      nextln:   v17 = i32.signed_from_bits v1
      nextln:   v18 = i32.signed_from_bits 0x0
      nextln:   v19 = int.icmp.lt v17, v18
      nextln:   v20 = i32.signed_from_bits v2
      nextln:   v21 = i32.signed_from_bits 0x0
      nextln:   v22 = int.icmp.lt v20, v21
      nextln:   v23 = bool.icmp.eq v19, v22
      nextln:   v24 = bool.icmp.ne v19, v9
      nextln:   v25 = bool.and v23, v24
      nextln:   bool.write_reg v25, "v"
