// Seed: 1987494728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1.id_1 = 0;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 'b0 : 1 'b0] id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4
    , id_9,
    output wand id_5,
    output wand id_6
    , id_10,
    input wand id_7
);
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9
  );
endmodule
