/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [11:0] celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[51:48] != in_data[8:5];
  assign celloutsig_1_1z = in_data[158:156] != in_data[180:178];
  assign celloutsig_1_2z = { in_data[167:163], celloutsig_1_0z, celloutsig_1_1z } != in_data[102:96];
  assign celloutsig_1_3z = celloutsig_1_2z != celloutsig_1_0z;
  assign celloutsig_1_5z = { in_data[117], celloutsig_1_3z, celloutsig_1_3z } != { in_data[150:149], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z } != { in_data[168:167], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z } != { in_data[191:189], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z } != { celloutsig_1_9z[3:1], celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_9z[2:1], celloutsig_1_4z } != { in_data[98], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z } != { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_16z = { in_data[162:158], celloutsig_1_15z } != { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_1_17z = { in_data[177:172], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_5z } != in_data[142:128];
  assign celloutsig_1_18z = { celloutsig_1_9z[5:2], celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_16z } != { celloutsig_1_9z[3:0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[131:113], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_14z } != { in_data[164:160], celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_1_4z = | in_data[159:152];
  assign celloutsig_1_6z = | { celloutsig_1_5z, in_data[148:140] };
  assign celloutsig_1_8z = | { celloutsig_1_3z, in_data[142:141] };
  assign celloutsig_1_14z = | { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, in_data[159:152], in_data[148:140] };
  assign celloutsig_1_0z = | in_data[149:140];
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[50:41], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
