0.7
2020.2
May 22 2024
19:03:11
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sim_1/new/cpu_tb.v,1733148319,verilog,,,,cpu_test,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/ALU.v,1733121864,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/FF.v,,ALU,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/FF.v,1733136601,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/RF.v,,FF,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/RF.v,1733121864,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/ROM.v,,RF,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/ROM.v,1733153950,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/clk_divider.v,,ROM,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/clk_divider.v,1733123751,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/decode.v,,clk_divider,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/cpu_defs.v,1733040210,verilog,,,,,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/decode.v,1733147153,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/execute.v,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/cpu_defs.v,decode,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/execute.v,1733136343,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/fetch.v,,execute,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/fetch.v,1733149679,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/flow.v,,fetch,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/flow.v,1733151940,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/fnd_ctrl.v,,flow,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sources_1/new/fnd_ctrl.v,1733126004,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sim_1/new/cpu_tb.v,,fnd_ctrl,,,,,,,,
