##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC1_IntClock
		4.2::Critical Path Report for Clock2
		4.3::Critical Path Report for Clock_QENC
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
		5.6::Critical Path Report for (ADC1_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (ADC1_IntClock:R vs. ADC1_IntClock:R)
		5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC1_IntClock              | Frequency: 22.39 MHz  | Target: 1.00 MHz   | 
Clock: ADC1_IntClock(routed)      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock2                     | Frequency: 44.91 MHz  | Target: 2.50 MHz   | 
Clock: Clock_PWM                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_QENC                 | Frequency: 39.67 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 65.78 MHz  | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 
Clock: UART_IntClock              | Frequency: 45.94 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC1_IntClock  ADC1_IntClock  1e+006           955342      N/A              N/A         N/A              N/A         N/A              N/A         
ADC1_IntClock  CyBUS_CLK      16666.7          8347        N/A              N/A         N/A              N/A         N/A              N/A         
Clock2         Clock2         400000           377731      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_QENC     Clock_QENC     83333.3          58127       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      ADC1_IntClock  16666.7          9308        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_QENC     16666.7          9804        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      16666.7          9314        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  16666.7          1464        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2144899     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase             
-------------  ------------  ---------------------------  
M1_IN1(0)_PAD  20865         Clock_PWM(fixed-function):R  
M1_IN2(0)_PAD  34830         Clock_PWM(fixed-function):R  
M2_IN1(0)_PAD  25354         Clock_PWM(fixed-function):R  
M2_IN2(0)_PAD  35556         Clock_PWM(fixed-function):R  
Tx_1(0)_PAD    31288         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC1_IntClock
*******************************************
Clock: ADC1_IntClock
Frequency: 22.39 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 955342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41148
-------------------------------------   ----- 
End-of-path arrival time (ps)           41148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell142  16794  41148  955342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock2
************************************
Clock: Clock2
Frequency: 44.91 MHz | Target: 2.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 377731p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -4230
------------------------------------------   ------ 
End-of-path required time (ps)               395770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18039
-------------------------------------   ----- 
End-of-path arrival time (ps)           18039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4899   9609  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14739  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14739  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  18039  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  18039  377731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_QENC
****************************************
Clock: Clock_QENC
Frequency: 39.67 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20976
-------------------------------------   ----- 
End-of-path arrival time (ps)           20976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      6201   9701  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13051  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2795  15846  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20976  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20976  58127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 65.78 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1464p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1464  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    3380   5430   1464  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8780   1464  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell77    2913  11692   1464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 45.94 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144899p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16407
-------------------------------------   ----- 
End-of-path arrival time (ps)           16407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell79   1250   1250  2144899  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell23   5936   7186  2144899  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell23   3350  10536  2144899  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    5871  16407  2144899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell159   1250   1250   9314  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell159   2593   3843   9314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9804p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3352
-------------------------------------   ---- 
End-of-path arrival time (ps)           3352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)_SYNC/out                              synccell      1020   1020   9804  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell33   2332   3352   9804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC1_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4670/main_0
Capture Clock  : Net_4670/clock_0
Path slack     : 9308p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell159   1250   1250   9308  RISE       1
Net_4670/main_0                    macrocell158   2598   3848   9308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1464p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1464  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    3380   5430   1464  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8780   1464  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell77    2913  11692   1464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1


5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20976
-------------------------------------   ----- 
End-of-path arrival time (ps)           20976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      6201   9701  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13051  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2795  15846  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20976  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20976  58127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (ADC1_IntClock:R vs. CyBUS_CLK:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8347p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC1_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4670/q                              macrocell158   1250   1250   8347  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell159   3559   4809   8347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1


5.7::Critical Path Report for (ADC1_IntClock:R vs. ADC1_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 955342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41148
-------------------------------------   ----- 
End-of-path arrival time (ps)           41148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell142  16794  41148  955342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1


5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144899p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16407
-------------------------------------   ----- 
End-of-path arrival time (ps)           16407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell79   1250   1250  2144899  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell23   5936   7186  2144899  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell23   3350  10536  2144899  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    5871  16407  2144899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
*****************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 377731p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -4230
------------------------------------------   ------ 
End-of-path required time (ps)               395770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18039
-------------------------------------   ----- 
End-of-path arrival time (ps)           18039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4899   9609  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14739  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14739  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  18039  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  18039  377731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1464p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1464  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    3380   5430   1464  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8780   1464  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell77    2913  11692   1464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1464p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1464  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24    3380   5430   1464  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24    3350   8780   1464  RISE       1
\UART:BUART:rx_status_3\/main_3         macrocell86    2913  11692   1464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1512p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11685
-------------------------------------   ----- 
End-of-path arrival time (ps)           11685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4     2050   2050   1464  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell24      3380   5430   1464  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell24      3350   8780   1464  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2905  11685   1512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 6824p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1464  RISE       1
\UART:BUART:rx_state_2\/main_9          macrocell80    4283   6333   6824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 6950p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2316  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell80   5186   6206   6950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 7142p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2206  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell80   4995   6015   7142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 7740p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1464  RISE       1
\UART:BUART:pollcount_1\/main_4         macrocell83    3367   5417   7740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 7740p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1464  RISE       1
\UART:BUART:rx_last\/main_0             macrocell87    3367   5417   7740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 7850p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   1464  RISE       1
\UART:BUART:pollcount_0\/main_3         macrocell84    3256   5306   7850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8347p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC1_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4670/q                              macrocell158   1250   1250   8347  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell159   3559   4809   8347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8609p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2316  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell83   3528   4548   8609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8609p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell      1020   1020   2316  RISE       1
\UART:BUART:rx_last\/main_1  macrocell87   3528   4548   8609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_6
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8767p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2206  RISE       1
\UART:BUART:pollcount_1\/main_6  macrocell83   3370   4390   8767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_2
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8767p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out             synccell      1020   1020   2206  RISE       1
\UART:BUART:rx_last\/main_2  macrocell87   3370   4390   8767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_5
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 9217p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell      1020   1020   2206  RISE       1
\UART:BUART:pollcount_0\/main_5  macrocell84   2920   3940   9217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 9219p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   2316  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell84   2918   3938   9219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4670/main_0
Capture Clock  : Net_4670/clock_0
Path slack     : 9308p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell159   1250   1250   9308  RISE       1
Net_4670/main_0                    macrocell158   2598   3848   9308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 9308p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell159   1250   1250   9308  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/main_0     macrocell160   2598   3848   9308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell160        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell159   1250   1250   9314  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell159   2593   3843   9314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9804p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3352
-------------------------------------   ---- 
End-of-path arrival time (ps)           3352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)_SYNC/out                              synccell      1020   1020   9804  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell33   2332   3352   9804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:Sync:genblk1[0]:INST\/out
Path End       : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3349
-------------------------------------   ---- 
End-of-path arrival time (ps)           3349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:Sync:genblk1[0]:INST\/clock                           synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC1:Sync:genblk1[0]:INST\/out         synccell       1020   1020   9807  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell159   2329   3349   9807  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                     macrocell159        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QB(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QB(0)_SYNC/out                              synccell      1020   1020   9837  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell39   2300   3320   9837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QA(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9890p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3267
-------------------------------------   ---- 
End-of-path arrival time (ps)           3267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QA(0)_SYNC/out                              synccell      1020   1020   9890  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell30   2247   3267   9890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QA(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3265
-------------------------------------   ---- 
End-of-path arrival time (ps)           3265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QA(0)_SYNC/out                              synccell      1020   1020   9892  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0  macrocell36   2245   3265   9892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20976
-------------------------------------   ----- 
End-of-path arrival time (ps)           20976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      6201   9701  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13051  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2795  15846  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20976  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20976  58127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58528p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20575
-------------------------------------   ----- 
End-of-path arrival time (ps)           20575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     4759   8259  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  11609  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3836  15445  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  20575  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  20575  58528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16014
-------------------------------------   ----- 
End-of-path arrival time (ps)           16014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     4759   8259  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  11609  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   4404  16014  61260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61427p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15846
-------------------------------------   ----- 
End-of-path arrival time (ps)           15846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      6201   9701  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13051  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2795  15846  61427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61452p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15821
-------------------------------------   ----- 
End-of-path arrival time (ps)           15821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      6201   9701  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13051  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2770  15821  61452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61828p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     4759   8259  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  11609  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3836  15445  61828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 62505p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20328
-------------------------------------   ----- 
End-of-path arrival time (ps)           20328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  62505  RISE       1
\QuadDec_M1:Net_611\/main_1            macrocell8     8572   9822  62505  RISE       1
\QuadDec_M1:Net_611\/q                 macrocell8     3350  13172  62505  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_1  statusicell2   7156  20328  62505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 63046p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19788
-------------------------------------   ----- 
End-of-path arrival time (ps)           19788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  63046  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  63046  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  63046  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      6565  10195  63046  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  13545  63046  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    6243  19788  63046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 63488p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19346
-------------------------------------   ----- 
End-of-path arrival time (ps)           19346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  62505  RISE       1
\QuadDec_M1:Net_530\/main_1            macrocell7     7842   9092  63488  RISE       1
\QuadDec_M1:Net_530\/q                 macrocell7     3350  12442  63488  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_0  statusicell2   6903  19346  63488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64228p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18605
-------------------------------------   ----- 
End-of-path arrival time (ps)           18605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      6201   9701  64228  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  13051  64228  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    5554  18605  64228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_5
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 64359p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15465
-------------------------------------   ----- 
End-of-path arrival time (ps)           15465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  64359  RISE       1
\QuadDec_M2:Net_1203_split\/main_2   macrocell70   8574   9824  64359  RISE       1
\QuadDec_M2:Net_1203_split\/q        macrocell70   3350  13174  64359  RISE       1
\QuadDec_M2:Net_1203\/main_5         macrocell63   2290  15465  64359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65791p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  62491  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2524   3774  62491  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7124  62491  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   4359  11482  65791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65912p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16921
-------------------------------------   ----- 
End-of-path arrival time (ps)           16921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60671  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60671  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60671  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      4724   8114  65912  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  11464  65912  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    5458  16921  65912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_7
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 65955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13868
-------------------------------------   ----- 
End-of-path arrival time (ps)           13868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  64359  RISE       1
\QuadDec_M2:Net_1251_split\/main_2   macrocell85   6964   8214  65955  RISE       1
\QuadDec_M2:Net_1251_split\/q        macrocell85   3350  11564  65955  RISE       1
\QuadDec_M2:Net_1251\/main_7         macrocell56   2304  13868  65955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_7
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 66068p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13755
-------------------------------------   ----- 
End-of-path arrival time (ps)           13755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell55   1250   1250  66068  RISE       1
\QuadDec_M1:Net_1251_split\/main_6  macrocell61   6856   8106  66068  RISE       1
\QuadDec_M1:Net_1251_split\/q       macrocell61   3350  11456  66068  RISE       1
\QuadDec_M1:Net_1251\/main_7        macrocell42   2299  13755  66068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10852
-------------------------------------   ----- 
End-of-path arrival time (ps)           10852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  62491  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2524   3774  62491  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7124  62491  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3728  10852  66422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Net_1275\/main_0
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 66692p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13131
-------------------------------------   ----- 
End-of-path arrival time (ps)           13131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  58127  RISE       1
\QuadDec_M1:Net_1275\/main_0                             macrocell45     9631  13131  66692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  63670  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     2619   3869  63670  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7219  63670  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3084  10303  66970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66972p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10302
-------------------------------------   ----- 
End-of-path arrival time (ps)           10302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  63670  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     2619   3869  63670  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7219  63670  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   3083  10302  66972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 67177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12646
-------------------------------------   ----- 
End-of-path arrival time (ps)           12646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  66784  RISE       1
\QuadDec_M1:Net_1203_split\/main_2   macrocell1    5166   6416  67177  RISE       1
\QuadDec_M1:Net_1203_split\/q        macrocell1    3350   9766  67177  RISE       1
\QuadDec_M1:Net_1203\/main_5         macrocell49   2881  12646  67177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67446p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15387
-------------------------------------   ----- 
End-of-path arrival time (ps)           15387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/main_0            macrocell14     2597   6097  67446  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350   9447  67446  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    5940  15387  67446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 68867p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  63046  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  63046  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  63046  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell46     7326  10956  68867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell46         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Net_1275\/main_1
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 69320p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10504
-------------------------------------   ----- 
End-of-path arrival time (ps)           10504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60671  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60671  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60671  RISE       1
\QuadDec_M1:Net_1275\/main_1                             macrocell45     7114  10504  69320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_0
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 69422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  64359  RISE       1
\QuadDec_M2:Net_1203\/main_0         macrocell63   9151  10401  69422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 69422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  64359  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_1  macrocell68   9151  10401  69422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 70014p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  62505  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   6009   7259  70014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70018p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  62505  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   6006   7256  70018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 70122p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9701
-------------------------------------   ---- 
End-of-path arrival time (ps)           9701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell44     6201   9701  70122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell44         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1203\/main_2
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 70235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  65632  RISE       1
\QuadDec_M2:Net_1203\/main_2   macrocell63   8339   9589  70235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 70235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  65632  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_3  macrocell68   8339   9589  70235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70350p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12483
-------------------------------------   ----- 
End-of-path arrival time (ps)           12483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  70350  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  70350  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  70350  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/main_0             macrocell12     3177   6807  70350  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350  10157  70350  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2326  12483  70350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70845p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11989
-------------------------------------   ----- 
End-of-path arrival time (ps)           11989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  60214  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  60214  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  60214  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/main_0            macrocell13     2313   5703  70845  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350   9053  70845  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2935  11989  70845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 71143p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8680
-------------------------------------   ---- 
End-of-path arrival time (ps)           8680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  58648  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_0  macrocell68   7430   8680  71143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_6
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 71160p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8663
-------------------------------------   ---- 
End-of-path arrival time (ps)           8663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  66068  RISE       1
\QuadDec_M1:Net_1251\/main_6     macrocell42   7413   8663  71160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1203\/main_4
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 71202p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  66117  RISE       1
\QuadDec_M2:Net_1203\/main_4     macrocell63   7371   8621  71202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 71202p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  66117  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_5  macrocell68   7371   8621  71202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_1
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 71386p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  66312  RISE       1
\QuadDec_M2:Net_1203\/main_1         macrocell63   7188   8438  71386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 71386p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  66312  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_2  macrocell68   7188   8438  71386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71465p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  58127  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    7869  11369  71465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 71476p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11358
-------------------------------------   ----- 
End-of-path arrival time (ps)           11358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  68283  RISE       1
\QuadDec_M2:Net_530\/main_1            macrocell16    4434   5684  71476  RISE       1
\QuadDec_M2:Net_530\/q                 macrocell16    3350   9034  71476  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_0  statusicell4   2323  11358  71476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 71478p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  68283  RISE       1
\QuadDec_M2:Net_611\/main_1            macrocell17    4434   5684  71478  RISE       1
\QuadDec_M2:Net_611\/q                 macrocell17    3350   9034  71478  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_1  statusicell4   2321  11355  71478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71581p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  68283  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   4443   5693  71581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71583p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  68283  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   4440   5690  71583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 71710p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60671  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60671  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60671  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell43     4724   8114  71710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell43         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1260\/main_2
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 71983p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  67834  RISE       1
\QuadDec_M2:Net_1260\/main_2     macrocell66   6591   7841  71983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 71983p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell68   1250   1250  67834  RISE       1
\QuadDec_M2:bQuadDec:error\/main_4  macrocell67   6591   7841  71983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 71996p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7827
-------------------------------------   ---- 
End-of-path arrival time (ps)           7827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  67834  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_4  macrocell69   6577   7827  71996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_2
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 72165p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7658
-------------------------------------   ---- 
End-of-path arrival time (ps)           7658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  64359  RISE       1
\QuadDec_M2:Net_1251\/main_2         macrocell56   6408   7658  72165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_2
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 72417p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7406
-------------------------------------   ---- 
End-of-path arrival time (ps)           7406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  66784  RISE       1
\QuadDec_M1:Net_1251\/main_2         macrocell42   6156   7406  72417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_1
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 72937p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  68195  RISE       1
\QuadDec_M1:Net_1203\/main_1         macrocell49   5637   6887  72937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 72937p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  68195  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_2  macrocell54   5637   6887  72937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 72946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  68195  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_2  macrocell55   5627   6877  72946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1251\/main_5
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 72994p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  67364  RISE       1
\QuadDec_M1:Net_1251\/main_5     macrocell42   5580   6830  72994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1251\/main_4
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 73006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  67944  RISE       1
\QuadDec_M1:Net_1251\/main_4   macrocell42   5567   6817  73006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73029p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6794
-------------------------------------   ---- 
End-of-path arrival time (ps)           6794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  64359  RISE       1
\QuadDec_M2:bQuadDec:error\/main_1   macrocell67   5544   6794  73029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73032p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9802
-------------------------------------   ---- 
End-of-path arrival time (ps)           9802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6302   9802  73032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 73197p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                macrocell66    1250   1250  58648  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_2  statusicell4   8386   9636  73197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1251\/main_1
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 73426p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  62099  RISE       1
\QuadDec_M1:Net_1251\/main_1  macrocell42   5148   6398  73426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 73430p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  62099  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_0  macrocell54   5143   6393  73430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 73437p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  67944  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_3  macrocell55   5137   6387  73437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 73448p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  62099  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_0  macrocell55   5126   6376  73448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73505p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  66784  RISE       1
\QuadDec_M1:bQuadDec:error\/main_1   macrocell53   5068   6318  73505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1260\/main_3
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 73540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  66068  RISE       1
\QuadDec_M1:Net_1260\/main_3     macrocell52   5033   6283  73540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell55   1250   1250  66068  RISE       1
\QuadDec_M1:bQuadDec:error\/main_5  macrocell53   5033   6283  73540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Net_1275\/main_0
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 73717p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58528  RISE       1
\QuadDec_M2:Net_1275\/main_0                             macrocell59     2606   6106  73717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 73726p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58528  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell58     2597   6097  73726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell58         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_5
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 73786p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  67834  RISE       1
\QuadDec_M2:Net_1251\/main_5     macrocell56   4787   6037  73786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73887p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  70350  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  70350  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  70350  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell60     2306   5936  73887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell60         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1251\/main_6
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 73943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  66117  RISE       1
\QuadDec_M2:Net_1251\/main_6     macrocell56   4631   5881  73943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 73993p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  64359  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_1  macrocell69   4580   5830  73993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1260\/main_2
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 74083p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  67364  RISE       1
\QuadDec_M1:Net_1260\/main_2     macrocell52   4490   5740  74083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 74083p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q     macrocell54   1250   1250  67364  RISE       1
\QuadDec_M1:bQuadDec:error\/main_4  macrocell53   4490   5740  74083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 74120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  60214  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  60214  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  60214  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell57     2313   5703  74120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell57         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Net_1275\/main_1
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 74120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  60214  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  60214  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  60214  RISE       1
\QuadDec_M2:Net_1275\/main_1                             macrocell59     2313   5703  74120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_2
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 74123p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  67944  RISE       1
\QuadDec_M1:Net_1203\/main_2   macrocell49   4450   5700  74123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 74123p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  67944  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_3  macrocell54   4450   5700  74123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74141p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  74141  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_0  macrocell65   4432   5682  74141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Net_1251\/main_0
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74397p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q       macrocell56   1250   1250  68283  RISE       1
\QuadDec_M2:Net_1251\/main_0  macrocell56   4177   5427  74397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 74481p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8353
-------------------------------------   ---- 
End-of-path arrival time (ps)           8353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q          macrocell67    1250   1250  65632  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_3  statusicell4   7103   8353  74481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_3
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74538p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  66312  RISE       1
\QuadDec_M2:Net_1251\/main_3         macrocell56   4035   5285  74538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74577p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                             macrocell66    1250   1250  58648  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   7506   8756  74577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 74710p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  74141  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   3863   5113  74710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Net_1251\/main_0
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 74874p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q       macrocell42   1250   1250  62505  RISE       1
\QuadDec_M1:Net_1251\/main_0  macrocell42   3699   4949  74874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_3
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 74886p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  68195  RISE       1
\QuadDec_M1:Net_1251\/main_3         macrocell42   3688   4938  74886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_1
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74888p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  58648  RISE       1
\QuadDec_M2:Net_1251\/main_1  macrocell56   3685   4935  74888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1251\/main_4
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74892p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  65632  RISE       1
\QuadDec_M2:Net_1251\/main_4   macrocell56   3681   4931  74892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75266p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  75266  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   3308   4558  75266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75359p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  75359  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   3214   4464  75359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75454p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q       macrocell65   1250   1250  66312  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_3  macrocell65   3119   4369  75454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75454p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  66312  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_2  macrocell69   3119   4369  75454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75474p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  66312  RISE       1
\QuadDec_M2:bQuadDec:error\/main_2   macrocell67   3100   4350  75474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75666p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  75666  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   2907   4157  75666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75666p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  75666  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_1  macrocell51   2907   4157  75666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75675p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  75675  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2898   4148  75675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75675p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  75675  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_1  macrocell64   2898   4148  75675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75783p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  66117  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_5  macrocell69   2790   4040  75783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1260\/main_1
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  65632  RISE       1
\QuadDec_M2:Net_1260\/main_1   macrocell66   2785   4035  75788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell67   1250   1250  65632  RISE       1
\QuadDec_M2:bQuadDec:error\/main_3  macrocell67   2785   4035  75788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1260\/main_0
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75798p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  58648  RISE       1
\QuadDec_M2:Net_1260\/main_0  macrocell66   2775   4025  75798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75798p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell66   1250   1250  58648  RISE       1
\QuadDec_M2:bQuadDec:error\/main_0  macrocell67   2775   4025  75798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  58648  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_0  macrocell69   2771   4021  75802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1260\/main_3
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75803p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  66117  RISE       1
\QuadDec_M2:Net_1260\/main_3     macrocell66   2770   4020  75803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75803p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q     macrocell69   1250   1250  66117  RISE       1
\QuadDec_M2:bQuadDec:error\/main_5  macrocell67   2770   4020  75803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75807p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  65632  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_3  macrocell69   2767   4017  75807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1203\/main_4
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75861p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  66068  RISE       1
\QuadDec_M1:Net_1203\/main_4     macrocell49   2712   3962  75861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75861p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  66068  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_5  macrocell54   2712   3962  75861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 75865p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  66068  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_5  macrocell55   2709   3959  75865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75879p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q       macrocell50   1250   1250  66784  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_3  macrocell50   2695   3945  75879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 75879p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  66784  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_1  macrocell55   2695   3945  75879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_0
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75885p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  66784  RISE       1
\QuadDec_M1:Net_1203\/main_0         macrocell49   2688   3938  75885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75885p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  66784  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_1  macrocell54   2688   3938  75885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1203\/main_3
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75889p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  67364  RISE       1
\QuadDec_M1:Net_1203\/main_3     macrocell49   2684   3934  75889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75889p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  67364  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_4  macrocell54   2684   3934  75889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 75894p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  67364  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_4  macrocell55   2679   3929  75894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1260\/main_0
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 75951p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  62099  RISE       1
\QuadDec_M1:Net_1260\/main_0  macrocell52   2622   3872  75951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 75951p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell52   1250   1250  62099  RISE       1
\QuadDec_M1:bQuadDec:error\/main_0  macrocell53   2622   3872  75951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75954p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                              macrocell63   1250   1250  63670  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell62   2619   3869  75954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell62         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q       macrocell51   1250   1250  68195  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_3  macrocell51   2610   3860  75963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 75966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  68195  RISE       1
\QuadDec_M1:bQuadDec:error\/main_2   macrocell53   2608   3858  75966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1203\/main_3
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 75976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  67834  RISE       1
\QuadDec_M2:Net_1203\/main_3     macrocell63   2597   3847  75976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  67834  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_4  macrocell68   2597   3847  75976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 75997p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q          macrocell53    1250   1250  67944  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_3  statusicell2   5586   6836  75997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76037p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  75266  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_0  macrocell64   2536   3786  76037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 76050p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                              macrocell49   1250   1250  62491  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell48   2524   3774  76050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76257p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  76257  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2316   3566  76257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76257p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  76257  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_1  macrocell65   2316   3566  76257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  76275  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_2  macrocell65   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  76276  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_2  macrocell51   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  75359  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_0  macrocell51   2297   3547  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1260\/main_1
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 76285p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  67944  RISE       1
\QuadDec_M1:Net_1260\/main_1   macrocell52   2289   3539  76285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 76285p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  67944  RISE       1
\QuadDec_M1:bQuadDec:error\/main_3  macrocell53   2289   3539  76285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76318p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  76318  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2256   3506  76318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76318p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  76318  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_1  macrocell50   2256   3506  76318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76324p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q       macrocell64   1250   1250  64359  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_3  macrocell64   2250   3500  76324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  76332  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   2241   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  76332  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_0  macrocell50   2241   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76336p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  76336  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_2  macrocell50   2237   3487  76336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76338p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  76338  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_2  macrocell64   2235   3485  76338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77032p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                             macrocell52    1250   1250  62099  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5051   6301  77032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 77378p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                macrocell52    1250   1250  62099  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_2  statusicell2   4206   5456  77378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 377731p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -4230
------------------------------------------   ------ 
End-of-path required time (ps)               395770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18039
-------------------------------------   ----- 
End-of-path arrival time (ps)           18039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4899   9609  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14739  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14739  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  18039  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  18039  377731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 381031p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -4230
------------------------------------------   ------ 
End-of-path required time (ps)               395770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4899   9609  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  14739  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  14739  381031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_TS:TimerUDB:rstSts:stsreg\/clock
Path slack     : 381913p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                   -500
------------------------------------------   ------ 
End-of-path required time (ps)               399500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17587
-------------------------------------   ----- 
End-of-path arrival time (ps)           17587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  377731  RISE       1
\Timer_TS:TimerUDB:status_tc\/main_1         macrocell18     7216  11926  381913  RISE       1
\Timer_TS:TimerUDB:status_tc\/q              macrocell18     3350  15276  381913  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2311  17587  381913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 384327p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -6060
------------------------------------------   ------ 
End-of-path required time (ps)               393940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   4903   9613  384327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 384331p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -6060
------------------------------------------   ------ 
End-of-path required time (ps)               393940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   4899   9609  384331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 384545p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -6060
------------------------------------------   ------ 
End-of-path required time (ps)               393940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  377945  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   8185   9395  384545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 384545p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -6060
------------------------------------------   ------ 
End-of-path required time (ps)               393940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  377945  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   8185   9395  384545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 385406p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -6060
------------------------------------------   ------ 
End-of-path required time (ps)               393940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8534
-------------------------------------   ---- 
End-of-path arrival time (ps)           8534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  377731  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   3824   8534  385406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 385637p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   400000
- Setup time                                  -6060
------------------------------------------   ------ 
End-of-path required time (ps)               393940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8303
-------------------------------------   ---- 
End-of-path arrival time (ps)           8303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  377945  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   7093   8303  385637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 955342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41148
-------------------------------------   ----- 
End-of-path arrival time (ps)           41148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell142  16794  41148  955342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 955342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41148
-------------------------------------   ----- 
End-of-path arrival time (ps)           41148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell147  16794  41148  955342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 955342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41148
-------------------------------------   ----- 
End-of-path arrival time (ps)           41148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell149  16794  41148  955342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 955473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41017
-------------------------------------   ----- 
End-of-path arrival time (ps)           41017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell127  16663  41017  955473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 955473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41017
-------------------------------------   ----- 
End-of-path arrival time (ps)           41017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell129  16663  41017  955473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 955473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41017
-------------------------------------   ----- 
End-of-path arrival time (ps)           41017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell133  16663  41017  955473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 955473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41017
-------------------------------------   ----- 
End-of-path arrival time (ps)           41017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell154  16663  41017  955473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 956247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40243
-------------------------------------   ----- 
End-of-path arrival time (ps)           40243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell119  15889  40243  956247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 956247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40243
-------------------------------------   ----- 
End-of-path arrival time (ps)           40243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell134  15889  40243  956247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 956247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40243
-------------------------------------   ----- 
End-of-path arrival time (ps)           40243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell143  15889  40243  956247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 956247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40243
-------------------------------------   ----- 
End-of-path arrival time (ps)           40243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell151  15889  40243  956247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 959465p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37025
-------------------------------------   ----- 
End-of-path arrival time (ps)           37025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47  14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47   3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27   2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27   3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell94  12672  37025  959465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 959465p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37025
-------------------------------------   ----- 
End-of-path arrival time (ps)           37025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell111  12672  37025  959465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 959465p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37025
-------------------------------------   ----- 
End-of-path arrival time (ps)           37025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell131  12672  37025  959465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 959465p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37025
-------------------------------------   ----- 
End-of-path arrival time (ps)           37025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell141  12672  37025  959465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 959484p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37006
-------------------------------------   ----- 
End-of-path arrival time (ps)           37006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47  14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47   3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27   2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27   3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell95  12653  37006  959484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 959484p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37006
-------------------------------------   ----- 
End-of-path arrival time (ps)           37006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47  14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47   3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27   2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27   3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell97  12653  37006  959484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 959484p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37006
-------------------------------------   ----- 
End-of-path arrival time (ps)           37006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell123  12653  37006  959484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 961180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35310
-------------------------------------   ----- 
End-of-path arrival time (ps)           35310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell110  10956  35310  961180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 961180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35310
-------------------------------------   ----- 
End-of-path arrival time (ps)           35310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell114  10956  35310  961180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 961180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35310
-------------------------------------   ----- 
End-of-path arrival time (ps)           35310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell117  10956  35310  961180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 961180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35310
-------------------------------------   ----- 
End-of-path arrival time (ps)           35310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell125  10956  35310  961180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 961199p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35291
-------------------------------------   ----- 
End-of-path arrival time (ps)           35291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell105  10937  35291  961199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 961199p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35291
-------------------------------------   ----- 
End-of-path arrival time (ps)           35291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell107  10937  35291  961199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 961199p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35291
-------------------------------------   ----- 
End-of-path arrival time (ps)           35291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell115  10937  35291  961199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 961199p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35291
-------------------------------------   ----- 
End-of-path arrival time (ps)           35291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell132  10937  35291  961199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 961297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35193
-------------------------------------   ----- 
End-of-path arrival time (ps)           35193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell112  10839  35193  961297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 961297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35193
-------------------------------------   ----- 
End-of-path arrival time (ps)           35193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell116  10839  35193  961297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 961297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35193
-------------------------------------   ----- 
End-of-path arrival time (ps)           35193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell137  10839  35193  961297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 961297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35193
-------------------------------------   ----- 
End-of-path arrival time (ps)           35193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell155  10839  35193  961297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 961505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34985
-------------------------------------   ----- 
End-of-path arrival time (ps)           34985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell100  10631  34985  961505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 961505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34985
-------------------------------------   ----- 
End-of-path arrival time (ps)           34985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell121  10631  34985  961505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 961505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34985
-------------------------------------   ----- 
End-of-path arrival time (ps)           34985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell130  10631  34985  961505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 961505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34985
-------------------------------------   ----- 
End-of-path arrival time (ps)           34985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell138  10631  34985  961505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 961870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34620
-------------------------------------   ----- 
End-of-path arrival time (ps)           34620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell102  10266  34620  961870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 961870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34620
-------------------------------------   ----- 
End-of-path arrival time (ps)           34620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell156  10266  34620  961870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 962260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34230
-------------------------------------   ----- 
End-of-path arrival time (ps)           34230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell104   9877  34230  962260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 962260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34230
-------------------------------------   ----- 
End-of-path arrival time (ps)           34230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell113   9877  34230  962260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 962260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34230
-------------------------------------   ----- 
End-of-path arrival time (ps)           34230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell120   9877  34230  962260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 962260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34230
-------------------------------------   ----- 
End-of-path arrival time (ps)           34230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell146   9877  34230  962260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 962387p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34103
-------------------------------------   ----- 
End-of-path arrival time (ps)           34103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell101   9750  34103  962387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 962387p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34103
-------------------------------------   ----- 
End-of-path arrival time (ps)           34103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell124   9750  34103  962387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 962387p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34103
-------------------------------------   ----- 
End-of-path arrival time (ps)           34103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell135   9750  34103  962387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 962387p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34103
-------------------------------------   ----- 
End-of-path arrival time (ps)           34103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell152   9750  34103  962387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 962402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34088
-------------------------------------   ----- 
End-of-path arrival time (ps)           34088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47  14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47   3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27   2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27   3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell99   9734  34088  962402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 962402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34088
-------------------------------------   ----- 
End-of-path arrival time (ps)           34088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell106   9734  34088  962402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 962402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34088
-------------------------------------   ----- 
End-of-path arrival time (ps)           34088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell139   9734  34088  962402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 962402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34088
-------------------------------------   ----- 
End-of-path arrival time (ps)           34088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell153   9734  34088  962402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 962836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33654
-------------------------------------   ----- 
End-of-path arrival time (ps)           33654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell118   9301  33654  962836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 962836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33654
-------------------------------------   ----- 
End-of-path arrival time (ps)           33654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell126   9301  33654  962836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 962856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33634
-------------------------------------   ----- 
End-of-path arrival time (ps)           33634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell103   9280  33634  962856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 962856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33634
-------------------------------------   ----- 
End-of-path arrival time (ps)           33634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell108   9280  33634  962856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 962856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33634
-------------------------------------   ----- 
End-of-path arrival time (ps)           33634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell128   9280  33634  962856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 962856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33634
-------------------------------------   ----- 
End-of-path arrival time (ps)           33634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell157   9280  33634  962856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 963594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32896
-------------------------------------   ----- 
End-of-path arrival time (ps)           32896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell145   8542  32896  963594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 963594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32896
-------------------------------------   ----- 
End-of-path arrival time (ps)           32896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell148   8542  32896  963594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 964477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32013
-------------------------------------   ----- 
End-of-path arrival time (ps)           32013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47  14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47   3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27   2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27   3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell98   7660  32013  964477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 964477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32013
-------------------------------------   ----- 
End-of-path arrival time (ps)           32013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell122   7660  32013  964477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 964477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32013
-------------------------------------   ----- 
End-of-path arrival time (ps)           32013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell140   7660  32013  964477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 964477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32013
-------------------------------------   ----- 
End-of-path arrival time (ps)           32013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell144   7660  32013  964477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 969142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27348
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47  14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47   3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27   2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27   3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell96   2994  27348  969142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 969142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27348
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell109   2994  27348  969142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 969142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27348
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell136   2994  27348  969142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 969142p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27348
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q               macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell47   14176  15426  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active_split\/q        macrocell47    3350  18776  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/main_8         macrocell27    2227  21004  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_is_active\/q              macrocell27    3350  24354  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell150   2994  27348  969142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 973780p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22710
-------------------------------------   ----- 
End-of-path arrival time (ps)           22710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell105  21460  22710  973780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 973780p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22710
-------------------------------------   ----- 
End-of-path arrival time (ps)           22710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell107  21460  22710  973780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 973780p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22710
-------------------------------------   ----- 
End-of-path arrival time (ps)           22710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell115  21460  22710  973780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 973780p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22710
-------------------------------------   ----- 
End-of-path arrival time (ps)           22710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell132  21460  22710  973780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 973792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22698
-------------------------------------   ----- 
End-of-path arrival time (ps)           22698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell110  21448  22698  973792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 973792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22698
-------------------------------------   ----- 
End-of-path arrival time (ps)           22698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell114  21448  22698  973792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 973792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22698
-------------------------------------   ----- 
End-of-path arrival time (ps)           22698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell117  21448  22698  973792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 973792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22698
-------------------------------------   ----- 
End-of-path arrival time (ps)           22698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell125  21448  22698  973792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 973924p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22566
-------------------------------------   ----- 
End-of-path arrival time (ps)           22566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell95  21316  22566  973924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 973924p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22566
-------------------------------------   ----- 
End-of-path arrival time (ps)           22566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell97  21316  22566  973924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 973924p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22566
-------------------------------------   ----- 
End-of-path arrival time (ps)           22566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell123  21316  22566  973924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 974476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22014
-------------------------------------   ----- 
End-of-path arrival time (ps)           22014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell94  20764  22014  974476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 974476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22014
-------------------------------------   ----- 
End-of-path arrival time (ps)           22014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell111  20764  22014  974476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 974476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22014
-------------------------------------   ----- 
End-of-path arrival time (ps)           22014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell131  20764  22014  974476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 974476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22014
-------------------------------------   ----- 
End-of-path arrival time (ps)           22014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell141  20764  22014  974476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 976610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19880
-------------------------------------   ----- 
End-of-path arrival time (ps)           19880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell99  18630  19880  976610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 976610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19880
-------------------------------------   ----- 
End-of-path arrival time (ps)           19880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell106  18630  19880  976610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 976610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19880
-------------------------------------   ----- 
End-of-path arrival time (ps)           19880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell139  18630  19880  976610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 976610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19880
-------------------------------------   ----- 
End-of-path arrival time (ps)           19880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell153  18630  19880  976610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 976611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19879
-------------------------------------   ----- 
End-of-path arrival time (ps)           19879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell101  18629  19879  976611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 976611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19879
-------------------------------------   ----- 
End-of-path arrival time (ps)           19879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell124  18629  19879  976611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 976611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19879
-------------------------------------   ----- 
End-of-path arrival time (ps)           19879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell135  18629  19879  976611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 976611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19879
-------------------------------------   ----- 
End-of-path arrival time (ps)           19879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell152  18629  19879  976611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 977401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19089
-------------------------------------   ----- 
End-of-path arrival time (ps)           19089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell118  17839  19089  977401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 977401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19089
-------------------------------------   ----- 
End-of-path arrival time (ps)           19089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell126  17839  19089  977401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 977986p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18504
-------------------------------------   ----- 
End-of-path arrival time (ps)           18504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell103  17254  18504  977986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 977986p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18504
-------------------------------------   ----- 
End-of-path arrival time (ps)           18504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell108  17254  18504  977986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 977986p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18504
-------------------------------------   ----- 
End-of-path arrival time (ps)           18504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell128  17254  18504  977986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 977986p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18504
-------------------------------------   ----- 
End-of-path arrival time (ps)           18504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell157  17254  18504  977986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 978066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18424
-------------------------------------   ----- 
End-of-path arrival time (ps)           18424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell100  17174  18424  978066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 978066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18424
-------------------------------------   ----- 
End-of-path arrival time (ps)           18424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell121  17174  18424  978066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 978066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18424
-------------------------------------   ----- 
End-of-path arrival time (ps)           18424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell130  17174  18424  978066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 978066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18424
-------------------------------------   ----- 
End-of-path arrival time (ps)           18424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell138  17174  18424  978066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 978696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17794
-------------------------------------   ----- 
End-of-path arrival time (ps)           17794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell102  16544  17794  978696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 978696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17794
-------------------------------------   ----- 
End-of-path arrival time (ps)           17794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell156  16544  17794  978696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 978702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17788
-------------------------------------   ----- 
End-of-path arrival time (ps)           17788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell104  16538  17788  978702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 978702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17788
-------------------------------------   ----- 
End-of-path arrival time (ps)           17788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell113  16538  17788  978702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 978702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17788
-------------------------------------   ----- 
End-of-path arrival time (ps)           17788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell120  16538  17788  978702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 978702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17788
-------------------------------------   ----- 
End-of-path arrival time (ps)           17788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell146  16538  17788  978702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 978707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17783
-------------------------------------   ----- 
End-of-path arrival time (ps)           17783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell112  16533  17783  978707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 978707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17783
-------------------------------------   ----- 
End-of-path arrival time (ps)           17783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell116  16533  17783  978707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 978707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17783
-------------------------------------   ----- 
End-of-path arrival time (ps)           17783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell137  16533  17783  978707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 978707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17783
-------------------------------------   ----- 
End-of-path arrival time (ps)           17783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell155  16533  17783  978707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 978883p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17607
-------------------------------------   ----- 
End-of-path arrival time (ps)           17607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell119  16357  17607  978883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 978883p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17607
-------------------------------------   ----- 
End-of-path arrival time (ps)           17607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell134  16357  17607  978883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 978883p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17607
-------------------------------------   ----- 
End-of-path arrival time (ps)           17607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell143  16357  17607  978883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 978883p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17607
-------------------------------------   ----- 
End-of-path arrival time (ps)           17607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell151  16357  17607  978883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 979731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16759
-------------------------------------   ----- 
End-of-path arrival time (ps)           16759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell104  15509  16759  979731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 979731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16759
-------------------------------------   ----- 
End-of-path arrival time (ps)           16759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell113  15509  16759  979731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 979731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16759
-------------------------------------   ----- 
End-of-path arrival time (ps)           16759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell120  15509  16759  979731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 979731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16759
-------------------------------------   ----- 
End-of-path arrival time (ps)           16759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell146  15509  16759  979731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 979733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16757
-------------------------------------   ----- 
End-of-path arrival time (ps)           16757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell112  15507  16757  979733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 979733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16757
-------------------------------------   ----- 
End-of-path arrival time (ps)           16757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell116  15507  16757  979733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 979733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16757
-------------------------------------   ----- 
End-of-path arrival time (ps)           16757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell137  15507  16757  979733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 979733p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16757
-------------------------------------   ----- 
End-of-path arrival time (ps)           16757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell155  15507  16757  979733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 979856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16634
-------------------------------------   ----- 
End-of-path arrival time (ps)           16634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell102  15384  16634  979856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 979856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16634
-------------------------------------   ----- 
End-of-path arrival time (ps)           16634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell156  15384  16634  979856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 979969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16521
-------------------------------------   ----- 
End-of-path arrival time (ps)           16521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell105  15271  16521  979969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 979969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16521
-------------------------------------   ----- 
End-of-path arrival time (ps)           16521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell107  15271  16521  979969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 979969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16521
-------------------------------------   ----- 
End-of-path arrival time (ps)           16521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell115  15271  16521  979969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 979969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16521
-------------------------------------   ----- 
End-of-path arrival time (ps)           16521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell132  15271  16521  979969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 979980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16510
-------------------------------------   ----- 
End-of-path arrival time (ps)           16510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell110  15260  16510  979980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 979980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16510
-------------------------------------   ----- 
End-of-path arrival time (ps)           16510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell114  15260  16510  979980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 979980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16510
-------------------------------------   ----- 
End-of-path arrival time (ps)           16510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell117  15260  16510  979980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 979980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16510
-------------------------------------   ----- 
End-of-path arrival time (ps)           16510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell125  15260  16510  979980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 980345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16145
-------------------------------------   ----- 
End-of-path arrival time (ps)           16145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell127  14895  16145  980345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 980345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16145
-------------------------------------   ----- 
End-of-path arrival time (ps)           16145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell129  14895  16145  980345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 980345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16145
-------------------------------------   ----- 
End-of-path arrival time (ps)           16145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell133  14895  16145  980345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 980345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16145
-------------------------------------   ----- 
End-of-path arrival time (ps)           16145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell154  14895  16145  980345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 980488p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16002
-------------------------------------   ----- 
End-of-path arrival time (ps)           16002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell142  14752  16002  980488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 980488p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16002
-------------------------------------   ----- 
End-of-path arrival time (ps)           16002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell147  14752  16002  980488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 980488p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16002
-------------------------------------   ----- 
End-of-path arrival time (ps)           16002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell149  14752  16002  980488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 980537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15953
-------------------------------------   ----- 
End-of-path arrival time (ps)           15953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell145  14703  15953  980537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 980537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15953
-------------------------------------   ----- 
End-of-path arrival time (ps)           15953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell148  14703  15953  980537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 980865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15625
-------------------------------------   ----- 
End-of-path arrival time (ps)           15625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell100  14375  15625  980865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 980865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15625
-------------------------------------   ----- 
End-of-path arrival time (ps)           15625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell121  14375  15625  980865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 980865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15625
-------------------------------------   ----- 
End-of-path arrival time (ps)           15625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell130  14375  15625  980865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 980865p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15625
-------------------------------------   ----- 
End-of-path arrival time (ps)           15625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell138  14375  15625  980865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 980902p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15588
-------------------------------------   ----- 
End-of-path arrival time (ps)           15588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell142  14338  15588  980902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 980902p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15588
-------------------------------------   ----- 
End-of-path arrival time (ps)           15588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell147  14338  15588  980902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 980902p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15588
-------------------------------------   ----- 
End-of-path arrival time (ps)           15588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell149  14338  15588  980902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 981045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell127  14195  15445  981045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 981045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell129  14195  15445  981045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 981045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell133  14195  15445  981045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 981045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell154  14195  15445  981045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 981047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell94  14193  15443  981047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 981047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell111  14193  15443  981047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 981047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell131  14193  15443  981047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 981047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell141  14193  15443  981047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 981064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15426
-------------------------------------   ----- 
End-of-path arrival time (ps)           15426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell95  14176  15426  981064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 981064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15426
-------------------------------------   ----- 
End-of-path arrival time (ps)           15426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell97  14176  15426  981064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 981064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15426
-------------------------------------   ----- 
End-of-path arrival time (ps)           15426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell123  14176  15426  981064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 981114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15376
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell96  14126  15376  981114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 981114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15376
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell109  14126  15376  981114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 981114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15376
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell136  14126  15376  981114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 981114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15376
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell150  14126  15376  981114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 981444p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15046
-------------------------------------   ----- 
End-of-path arrival time (ps)           15046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell96  13796  15046  981444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 981444p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15046
-------------------------------------   ----- 
End-of-path arrival time (ps)           15046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell109  13796  15046  981444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 981444p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15046
-------------------------------------   ----- 
End-of-path arrival time (ps)           15046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell136  13796  15046  981444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 981444p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15046
-------------------------------------   ----- 
End-of-path arrival time (ps)           15046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell150  13796  15046  981444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 981638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14852
-------------------------------------   ----- 
End-of-path arrival time (ps)           14852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell145  13602  14852  981638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 981638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14852
-------------------------------------   ----- 
End-of-path arrival time (ps)           14852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell148  13602  14852  981638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 981743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14747
-------------------------------------   ----- 
End-of-path arrival time (ps)           14747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell101  13497  14747  981743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 981743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14747
-------------------------------------   ----- 
End-of-path arrival time (ps)           14747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell124  13497  14747  981743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 981743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14747
-------------------------------------   ----- 
End-of-path arrival time (ps)           14747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell135  13497  14747  981743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 981743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14747
-------------------------------------   ----- 
End-of-path arrival time (ps)           14747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell152  13497  14747  981743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 981751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell99  13489  14739  981751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 981751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell106  13489  14739  981751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 981751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell139  13489  14739  981751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 981751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell153  13489  14739  981751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 982012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14478
-------------------------------------   ----- 
End-of-path arrival time (ps)           14478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell101  13228  14478  982012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 982012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14478
-------------------------------------   ----- 
End-of-path arrival time (ps)           14478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell124  13228  14478  982012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 982012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14478
-------------------------------------   ----- 
End-of-path arrival time (ps)           14478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell135  13228  14478  982012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 982012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14478
-------------------------------------   ----- 
End-of-path arrival time (ps)           14478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell152  13228  14478  982012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 982563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13927
-------------------------------------   ----- 
End-of-path arrival time (ps)           13927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell99  12677  13927  982563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 982563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13927
-------------------------------------   ----- 
End-of-path arrival time (ps)           13927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell106  12677  13927  982563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 982563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13927
-------------------------------------   ----- 
End-of-path arrival time (ps)           13927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell139  12677  13927  982563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 982563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13927
-------------------------------------   ----- 
End-of-path arrival time (ps)           13927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell153  12677  13927  982563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 982655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13835
-------------------------------------   ----- 
End-of-path arrival time (ps)           13835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell127  12585  13835  982655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 982655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13835
-------------------------------------   ----- 
End-of-path arrival time (ps)           13835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell129  12585  13835  982655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 982655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13835
-------------------------------------   ----- 
End-of-path arrival time (ps)           13835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell133  12585  13835  982655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 982655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13835
-------------------------------------   ----- 
End-of-path arrival time (ps)           13835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell154  12585  13835  982655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 982759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13731
-------------------------------------   ----- 
End-of-path arrival time (ps)           13731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell119  12481  13731  982759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13731
-------------------------------------   ----- 
End-of-path arrival time (ps)           13731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell134  12481  13731  982759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 982759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13731
-------------------------------------   ----- 
End-of-path arrival time (ps)           13731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell143  12481  13731  982759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 982759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13731
-------------------------------------   ----- 
End-of-path arrival time (ps)           13731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell151  12481  13731  982759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 983373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13117
-------------------------------------   ----- 
End-of-path arrival time (ps)           13117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell142  11867  13117  983373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 983373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13117
-------------------------------------   ----- 
End-of-path arrival time (ps)           13117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell147  11867  13117  983373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13117
-------------------------------------   ----- 
End-of-path arrival time (ps)           13117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell149  11867  13117  983373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 983564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12926
-------------------------------------   ----- 
End-of-path arrival time (ps)           12926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell101  11676  12926  983564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12926
-------------------------------------   ----- 
End-of-path arrival time (ps)           12926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell124  11676  12926  983564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 983564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12926
-------------------------------------   ----- 
End-of-path arrival time (ps)           12926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell135  11676  12926  983564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 983564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12926
-------------------------------------   ----- 
End-of-path arrival time (ps)           12926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell152  11676  12926  983564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 983661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12829
-------------------------------------   ----- 
End-of-path arrival time (ps)           12829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell100  11579  12829  983661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 983661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12829
-------------------------------------   ----- 
End-of-path arrival time (ps)           12829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell121  11579  12829  983661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 983661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12829
-------------------------------------   ----- 
End-of-path arrival time (ps)           12829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell130  11579  12829  983661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 983661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12829
-------------------------------------   ----- 
End-of-path arrival time (ps)           12829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell138  11579  12829  983661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983800p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12690
-------------------------------------   ----- 
End-of-path arrival time (ps)           12690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell118  11440  12690  983800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983800p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12690
-------------------------------------   ----- 
End-of-path arrival time (ps)           12690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell126  11440  12690  983800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 983818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12672
-------------------------------------   ----- 
End-of-path arrival time (ps)           12672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell98  11422  12672  983818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 983818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12672
-------------------------------------   ----- 
End-of-path arrival time (ps)           12672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell122  11422  12672  983818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 983818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12672
-------------------------------------   ----- 
End-of-path arrival time (ps)           12672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell140  11422  12672  983818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 983818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12672
-------------------------------------   ----- 
End-of-path arrival time (ps)           12672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell144  11422  12672  983818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 983984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell119  11256  12506  983984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 983984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell134  11256  12506  983984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 983984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell143  11256  12506  983984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 983984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell151  11256  12506  983984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12454
-------------------------------------   ----- 
End-of-path arrival time (ps)           12454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell119  11204  12454  984036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12454
-------------------------------------   ----- 
End-of-path arrival time (ps)           12454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell134  11204  12454  984036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 984036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12454
-------------------------------------   ----- 
End-of-path arrival time (ps)           12454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell143  11204  12454  984036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 984036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12454
-------------------------------------   ----- 
End-of-path arrival time (ps)           12454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell151  11204  12454  984036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell99  11124  12374  984116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 984116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell106  11124  12374  984116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell139  11124  12374  984116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 984116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell153  11124  12374  984116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12329
-------------------------------------   ----- 
End-of-path arrival time (ps)           12329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell100  11079  12329  984161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12329
-------------------------------------   ----- 
End-of-path arrival time (ps)           12329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell121  11079  12329  984161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12329
-------------------------------------   ----- 
End-of-path arrival time (ps)           12329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell130  11079  12329  984161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12329
-------------------------------------   ----- 
End-of-path arrival time (ps)           12329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell138  11079  12329  984161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 984199p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -4060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_1      controlcell5   1210   1210  984199  RISE       1
\ADC1:bSAR_SEQ:cnt_enable\/main_1      macrocell28    4312   5522  984199  RISE       1
\ADC1:bSAR_SEQ:cnt_enable\/q           macrocell28    3350   8872  984199  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/enable  count7cell     2869  11741  984199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 984242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12248
-------------------------------------   ----- 
End-of-path arrival time (ps)           12248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell98  10998  12248  984242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 984242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12248
-------------------------------------   ----- 
End-of-path arrival time (ps)           12248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell122  10998  12248  984242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12248
-------------------------------------   ----- 
End-of-path arrival time (ps)           12248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell140  10998  12248  984242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12248
-------------------------------------   ----- 
End-of-path arrival time (ps)           12248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell144  10998  12248  984242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell99  10818  12068  984422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 984422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell106  10818  12068  984422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell139  10818  12068  984422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 984422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell153  10818  12068  984422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 984422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell101  10818  12068  984422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell124  10818  12068  984422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 984422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell135  10818  12068  984422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 984422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell152  10818  12068  984422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11844
-------------------------------------   ----- 
End-of-path arrival time (ps)           11844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell99  10594  11844  984646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_5\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 984646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11844
-------------------------------------   ----- 
End-of-path arrival time (ps)           11844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell106  10594  11844  984646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_12\/clock_0                 macrocell106        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11844
-------------------------------------   ----- 
End-of-path arrival time (ps)           11844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell139  10594  11844  984646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_45\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 984646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11844
-------------------------------------   ----- 
End-of-path arrival time (ps)           11844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell153  10594  11844  984646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_59\/clock_0                 macrocell153        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell100  10522  11772  984718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell121  10522  11772  984718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell130  10522  11772  984718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell138  10522  11772  984718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell103  10503  11753  984737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 984737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell108  10503  11753  984737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell128  10503  11753  984737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 984737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell157  10503  11753  984737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985192p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11298
-------------------------------------   ----- 
End-of-path arrival time (ps)           11298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell101  10048  11298  985192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 985192p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11298
-------------------------------------   ----- 
End-of-path arrival time (ps)           11298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell124  10048  11298  985192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_30\/clock_0                 macrocell124        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985192p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11298
-------------------------------------   ----- 
End-of-path arrival time (ps)           11298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell135  10048  11298  985192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_41\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985192p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11298
-------------------------------------   ----- 
End-of-path arrival time (ps)           11298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell152  10048  11298  985192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_58\/clock_0                 macrocell152        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 985362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  965095  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell93   9188  11128  985362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell112   9632  10882  985608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell116   9632  10882  985608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell137   9632  10882  985608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 985608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell155   9632  10882  985608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10699
-------------------------------------   ----- 
End-of-path arrival time (ps)           10699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell98   9449  10699  985791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10699
-------------------------------------   ----- 
End-of-path arrival time (ps)           10699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell122   9449  10699  985791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 985791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10699
-------------------------------------   ----- 
End-of-path arrival time (ps)           10699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell140   9449  10699  985791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 985791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10699
-------------------------------------   ----- 
End-of-path arrival time (ps)           10699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell144   9449  10699  985791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985871p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell100   9369  10619  985871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_6\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985871p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell121   9369  10619  985871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_27\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985871p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell130   9369  10619  985871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_36\/clock_0                 macrocell130        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985871p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell138   9369  10619  985871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_44\/clock_0                 macrocell138        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell127   9261  10511  985979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell129   9261  10511  985979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 985979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell133   9261  10511  985979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           10511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell154   9261  10511  985979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell94   9142  10392  986098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell111   9142  10392  986098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 986098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell131   9142  10392  986098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell141   9142  10392  986098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10364
-------------------------------------   ----- 
End-of-path arrival time (ps)           10364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell95   9114  10364  986126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 986126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10364
-------------------------------------   ----- 
End-of-path arrival time (ps)           10364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell97   9114  10364  986126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 986126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10364
-------------------------------------   ----- 
End-of-path arrival time (ps)           10364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell123   9114  10364  986126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell127   9079  10329  986161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell129   9079  10329  986161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 986161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell133   9079  10329  986161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell154   9079  10329  986161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell102   8879  10129  986361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell156   8879  10129  986361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 986369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell112   8871  10121  986369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 986369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell116   8871  10121  986369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 986369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell137   8871  10121  986369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell155   8871  10121  986369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell145   8860  10110  986380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell148   8860  10110  986380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10022
-------------------------------------   ----- 
End-of-path arrival time (ps)           10022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell142   8772  10022  986468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10022
-------------------------------------   ----- 
End-of-path arrival time (ps)           10022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell147   8772  10022  986468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 986468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10022
-------------------------------------   ----- 
End-of-path arrival time (ps)           10022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell149   8772  10022  986468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell103   8729   9979  986511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 986511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell108   8729   9979  986511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell128   8729   9979  986511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 986511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell157   8729   9979  986511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell142   8702   9952  986538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell147   8702   9952  986538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 986538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell149   8702   9952  986538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9943
-------------------------------------   ---- 
End-of-path arrival time (ps)           9943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell95   8693   9943  986547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 986547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9943
-------------------------------------   ---- 
End-of-path arrival time (ps)           9943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell97   8693   9943  986547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 986547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9943
-------------------------------------   ---- 
End-of-path arrival time (ps)           9943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell123   8693   9943  986547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q        macrocell93   1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell94   8560   9810  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell111   8560   9810  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell131   8560   9810  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell141   8560   9810  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell145   8553   9803  986687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell148   8553   9803  986687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986699p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9791
-------------------------------------   ---- 
End-of-path arrival time (ps)           9791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell104   8541   9791  986699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986699p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9791
-------------------------------------   ---- 
End-of-path arrival time (ps)           9791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell113   8541   9791  986699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986699p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9791
-------------------------------------   ---- 
End-of-path arrival time (ps)           9791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell120   8541   9791  986699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986699p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9791
-------------------------------------   ---- 
End-of-path arrival time (ps)           9791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell146   8541   9791  986699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986712p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell96   8528   9778  986712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 986712p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell109   8528   9778  986712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986712p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell136   8528   9778  986712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 986712p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell150   8528   9778  986712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 986736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  965308  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell88   7814   9754  986736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell96   8270   9520  986970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 986970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell109   8270   9520  986970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell136   8270   9520  986970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 986970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell150   8270   9520  986970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell118   8159   9409  987081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell126   8159   9409  987081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 987451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell110   7789   9039  987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell114   7789   9039  987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell117   7789   9039  987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell125   7789   9039  987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell105   7779   9029  987461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell107   7779   9029  987461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell115   7779   9029  987461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell132   7779   9029  987461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell94   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell111   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell131   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell141   7646   8896  987594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell95   7629   8879  987611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89   1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell97   7629   8879  987611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell123   7629   8879  987611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 987828p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_1    controlcell5   1210   1210  984199  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/load  count7cell     5602   6812  987828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988210p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell145   7030   8280  988210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988210p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell148   7030   8280  988210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell96   7014   8264  988226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell109   7014   8264  988226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell136   7014   8264  988226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell150   7014   8264  988226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell110   6972   8222  988268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 988268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell114   6972   8222  988268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell117   6972   8222  988268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 988268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell125   6972   8222  988268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 988403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell119   6837   8087  988403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 988403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell134   6837   8087  988403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 988403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell143   6837   8087  988403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 988403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell151   6837   8087  988403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 988452p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90   1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell98   6788   8038  988452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 988452p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell122   6788   8038  988452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988452p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell140   6788   8038  988452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988452p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell144   6788   8038  988452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell105   6680   7930  988560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 988560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell107   6680   7930  988560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 988560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell115   6680   7930  988560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell132   6680   7930  988560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell102   6313   7563  988927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell156   6313   7563  988927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 988938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell104   6302   7552  988938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell113   6302   7552  988938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell120   6302   7552  988938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell146   6302   7552  988938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 989314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7176
-------------------------------------   ---- 
End-of-path arrival time (ps)           7176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  965828  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell89   5236   7176  989314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell110   5901   7151  989339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell114   5901   7151  989339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell117   5901   7151  989339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell125   5901   7151  989339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 989653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell98   5587   6837  989653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 989653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell122   5587   6837  989653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell140   5587   6837  989653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 989653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell144   5587   6837  989653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 989707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell104   5533   6783  989707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 989707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell113   5533   6783  989707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell120   5533   6783  989707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989707p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell146   5533   6783  989707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 989881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell103   5359   6609  989881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell108   5359   6609  989881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 989881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell128   5359   6609  989881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell157   5359   6609  989881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell105   5343   6593  989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 989897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell107   5343   6593  989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 989897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell115   5343   6593  989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell132   5343   6593  989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell105   5215   6465  990025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_11\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 990025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell107   5215   6465  990025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_13\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell115   5215   6465  990025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_21\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell132   5215   6465  990025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_38\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 990036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell110   5204   6454  990036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_16\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 990036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell114   5204   6454  990036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_20\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 990036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell117   5204   6454  990036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_23\/clock_0                 macrocell117        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 990036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell125   5204   6454  990036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_31\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 990067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  965027  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell90   4483   6423  990067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell119   5149   6399  990091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_25\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell134   5149   6399  990091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_40\/clock_0                 macrocell134        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 990091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell143   5149   6399  990091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_49\/clock_0                 macrocell143        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell151   5149   6399  990091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_57\/clock_0                 macrocell151        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 990267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell102   4973   6223  990267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell156   4973   6223  990267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell112   4861   6111  990379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 990379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell116   4861   6111  990379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 990379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell137   4861   6111  990379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell155   4861   6111  990379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 990450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell118   4790   6040  990450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell126   4790   6040  990450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 990521p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  966272  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell92   4029   5969  990521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 991013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell127   4227   5477  991013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_33\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell129   4227   5477  991013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_35\/clock_0                 macrocell129        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell133   4227   5477  991013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_39\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell154   4227   5477  991013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_60\/clock_0                 macrocell154        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell95   4094   5344  991146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_1\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 991146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell97   4094   5344  991146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_3\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell123   4094   5344  991146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_29\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 991155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q        macrocell88   1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell94   4085   5335  991155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 991155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell111   4085   5335  991155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_17\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 991155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell131   4085   5335  991155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_37\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 991155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_5\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_5\/q         macrocell88    1250   1250  957240  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell141   4085   5335  991155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_47\/clock_0                 macrocell141        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4670/q
Path End       : \ADC1:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC1:bSAR_SEQ:EOCSts\/clock
Path slack     : 991265p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
Net_4670/q                       macrocell158   1250   1250  991265  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/status_0  statuscell1    6985   8235  991265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clock                               statuscell1         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell118   3763   5013  991477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 991477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell126   3763   5013  991477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 991482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q        macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell103   3758   5008  991482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell108   3758   5008  991482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 991482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell128   3758   5008  991482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_3\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_3\/q         macrocell90    1250   1250  961247  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell157   3758   5008  991482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell145   3608   4858  991632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_51\/clock_0                 macrocell145        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 991632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell148   3608   4858  991632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_54\/clock_0                 macrocell148        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92   1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell98   3588   4838  991652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_4\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell122   3588   4838  991652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_28\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 991652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell140   3588   4838  991652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_46\/clock_0                 macrocell140        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 991652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell144   3588   4838  991652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_50\/clock_0                 macrocell144        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell142   3566   4816  991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_48\/clock_0                 macrocell142        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell147   3566   4816  991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_53\/clock_0                 macrocell147        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_0\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_0\/q         macrocell93    1250   1250  955342  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell149   3566   4816  991674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_55\/clock_0                 macrocell149        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q        macrocell91   1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell96   3361   4611  991879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_2\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell109   3361   4611  991879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell136   3361   4611  991879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_42\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_2\/q         macrocell91    1250   1250  966163  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell150   3361   4611  991879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_56\/clock_0                 macrocell150        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC1:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 991995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  966261  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell91   2555   4495  991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_2\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 992013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0      controlcell5   1210   1210  992013  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4677   5887  992013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:ChannelCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 992140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell104   3100   4350  992140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_10\/clock_0                 macrocell104        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 992140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell113   3100   4350  992140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_19\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 992140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell120   3100   4350  992140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_26\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 992140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell146   3100   4350  992140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_52\/clock_0                 macrocell146        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 992145p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell112   3095   4345  992145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_18\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 992145p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell116   3095   4345  992145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_22\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 992145p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell137   3095   4345  992145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_43\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 992145p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell155   3095   4345  992145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_61\/clock_0                 macrocell155        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 992282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell118   2958   4208  992282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_24\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 992282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell126   2958   4208  992282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_32\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 992287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q        macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell103   2953   4203  992287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_9\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 992287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell108   2953   4203  992287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_14\/clock_0                 macrocell108        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 992287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell128   2953   4203  992287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_34\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 992287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_1\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_1\/q         macrocell92    1250   1250  963159  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell157   2953   4203  992287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_63\/clock_0                 macrocell157        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 992298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q        macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell102   2942   4192  992298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC1:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 992298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_old_id_4\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:AMuxHw_2_Decoder_old_id_4\/q         macrocell89    1250   1250  961523  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell156   2942   4192  992298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:AMuxHw_2_Decoder_one_hot_62\/clock_0                 macrocell156        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4670/clk_en
Capture Clock  : Net_4670/clock_0
Path slack     : 992888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  992013  RISE       1
Net_4670/clk_en                    macrocell158   3802   5012  992888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 992888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  992013  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clk_en     macrocell160   3802   5012  992888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell160        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4670/main_1
Capture Clock  : Net_4670/clock_0
Path slack     : 992927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:nrq_reg\/clock_0                            macrocell160        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:nrq_reg\/q  macrocell160   1250   1250  992927  RISE       1
Net_4670/main_1            macrocell158   2313   3563  992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4670/clock_0                                           macrocell158        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC1:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC1:bSAR_SEQ:EOCSts\/clock
Path slack     : 993796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (ADC1_IntClock:R#1 vs. ADC1_IntClock:R#2)   1000000
- Setup time                                                 -2100
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:CtrlReg\/clock                              controlcell5        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\ADC1:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  992013  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2894   4104  993796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC1:bSAR_SEQ:EOCSts\/clock                               statuscell1         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144899p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16407
-------------------------------------   ----- 
End-of-path arrival time (ps)           16407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell79   1250   1250  2144899  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell23   5936   7186  2144899  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell23   3350  10536  2144899  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    5871  16407  2144899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2147043p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19124
-------------------------------------   ----- 
End-of-path arrival time (ps)           19124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2147043  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell21     6588  10168  2147043  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell21     3350  13518  2147043  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell6    5605  19124  2147043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149265p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11212
-------------------------------------   ----- 
End-of-path arrival time (ps)           11212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell74     1250   1250  2149265  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell20     4303   5553  2149265  RISE       1
\UART:BUART:counter_load_not\/q                macrocell20     3350   8903  2149265  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2309  11212  2149265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2151011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15155
-------------------------------------   ----- 
End-of-path arrival time (ps)           15155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q      macrocell78    1250   1250  2151011  RISE       1
\UART:BUART:rx_status_4\/main_0  macrocell25    4781   6031  2151011  RISE       1
\UART:BUART:rx_status_4\/q       macrocell25    3350   9381  2151011  RISE       1
\UART:BUART:sRX:RxSts\/status_4  statusicell7   5775  15155  2151011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152103p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell76      1250   1250  2146406  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   7303   8553  2152103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2152105p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11052
-------------------------------------   ----- 
End-of-path arrival time (ps)           11052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell79   1250   1250  2144899  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell82   9802  11052  2152105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152144p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150191  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   8322   8512  2152144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152747p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell73     1250   1250  2150377  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   6659   7909  2152747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2152988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10168
-------------------------------------   ----- 
End-of-path arrival time (ps)           10168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2147043  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell73     6588  10168  2152988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153494p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell77      1250   1250  2146552  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   5913   7163  2153494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell76   1250   1250  2146406  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell82   7693   8943  2154214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154773p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell77   1250   1250  2146552  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell82   7134   8384  2154773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8248
-------------------------------------   ---- 
End-of-path arrival time (ps)           8248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell80   1250   1250  2146580  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell82   6998   8248  2154909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7901
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell73   1250   1250  2150377  RISE       1
\UART:BUART:txn\/main_2    macrocell71   6651   7901  2155256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155322p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155322  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell78   5894   7834  2155322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155322p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155322  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell79   5894   7834  2155322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155322p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155322  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell80   5894   7834  2155322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155344p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155344  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell78   5873   7813  2155344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155344p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155344  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell79   5873   7813  2155344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155344p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155344  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell80   5873   7813  2155344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2155508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155508  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell83   5709   7649  2155508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2155574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150191  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell72     7393   7583  2155574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2155574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150191  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell74     7393   7583  2155574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2155574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150191  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell75     7393   7583  2155574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155508  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell81   5628   7568  2155589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2155589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155508  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell84   5628   7568  2155589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155710p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell72     1250   1250  2149414  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   3697   4947  2155710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155322  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell77   5329   7269  2155887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155908p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155344  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell77   5309   7249  2155908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79   1250   1250  2144899  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell77   5936   7186  2155970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell79   1250   1250  2144899  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell86   5936   7186  2155970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156154p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell78      1250   1250  2151011  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   6132   7382  2156154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73   1250   1250  2150377  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell72   5561   6811  2156346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73   1250   1250  2150377  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell74   5561   6811  2156346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2156346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell73   1250   1250  2150377  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell75   5561   6811  2156346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156470p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell81      1250   1250  2156470  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   2936   4186  2156470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  2156477  RISE       1
\UART:BUART:txn\/main_3                macrocell71     2310   6680  2156477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           6493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156663  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell77   4553   6493  2156663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156676p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156663  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell78   4540   6480  2156676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156676p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156663  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell79   4540   6480  2156676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156676p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156663  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell80   4540   6480  2156676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2156470  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell77   4758   6008  2157149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2156470  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell86   4758   6008  2157149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157168p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell81   1250   1250  2156470  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell78   4738   5988  2157168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157168p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2156470  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell79   4738   5988  2157168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157168p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  2156470  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell80   4738   5988  2157168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157287  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell83   3930   5870  2157287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2146406  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell77   4429   5679  2157477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2146406  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell86   4429   5679  2157477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2146406  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell78   4411   5661  2157496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2146406  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell79   4411   5661  2157496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  2146406  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell80   4411   5661  2157496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74   1250   1250  2149265  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell73   4303   5553  2157603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157623p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77   1250   1250  2146552  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell77   4284   5534  2157623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157623p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell77   1250   1250  2146552  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell86   4284   5534  2157623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80   1250   1250  2146580  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell77   4256   5506  2157651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell80   1250   1250  2146580  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell86   4256   5506  2157651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157708p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell83   1250   1250  2151998  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell83   4198   5448  2157708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157753p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72   1250   1250  2149414  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell73   4154   5404  2157753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157788p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell84   1250   1250  2151512  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell83   4119   5369  2157788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75   1250   1250  2157928  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell73   3979   5229  2157928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell79   1250   1250  2144899  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell78   3928   5178  2157979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79   1250   1250  2144899  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell79   3928   5178  2157979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79   1250   1250  2144899  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell80   3928   5178  2157979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158212p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell72   1250   1250  2149414  RISE       1
\UART:BUART:txn\/main_1    macrocell71   3694   4944  2158212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell77   1250   1250  2146552  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell78   3593   4843  2158313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77   1250   1250  2146552  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell79   3593   4843  2158313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77   1250   1250  2146552  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell80   3593   4843  2158313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell80   1250   1250  2146580  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell78   3555   4805  2158352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80   1250   1250  2146580  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell79   3555   4805  2158352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80   1250   1250  2146580  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell80   3555   4805  2158352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2158391  RISE       1
\UART:BUART:txn\/main_5                      macrocell71     4576   4766  2158391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell74   1250   1250  2149265  RISE       1
\UART:BUART:txn\/main_4    macrocell71   3397   4647  2158509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158530p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150191  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell73     4437   4627  2158530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158684p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell75   1250   1250  2157928  RISE       1
\UART:BUART:txn\/main_6   macrocell71   3222   4472  2158684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73   1250   1250  2150377  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell73   3191   4441  2158715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158893p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158893  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell81   2324   4264  2158893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157287  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell81   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157287  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell84   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159001p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell87         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell87   1250   1250  2159001  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell80   2905   4155  2159001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2159062p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell86    1250   1250  2159062  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell7   5855   7105  2159062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74   1250   1250  2149265  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell72   2630   3880  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74   1250   1250  2149265  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell74   2630   3880  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell74   1250   1250  2149265  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell75   2630   3880  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72   1250   1250  2149414  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell72   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72   1250   1250  2149414  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell74   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell72   1250   1250  2149414  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell75   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2158391  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell72     3648   3838  2159319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2158391  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell74     3648   3838  2159319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell84   1250   1250  2151512  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell84   2306   3556  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75   1250   1250  2157928  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell72   2305   3555  2159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75   1250   1250  2157928  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell74   2305   3555  2159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell71   1250   1250  2159605  RISE       1
\UART:BUART:txn\/main_0  macrocell71   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

