{
  "Top": "calc",
  "RtlTop": "calc_calc",
  "RtlPrefix": "calc_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "csg324",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -description=MandelCalc",
      "config_export -display_name {Mandelbrot Calculator Core}",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vendor=QuickSilver",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_rtl -auto_prefix=1",
      "config_rtl -encoding=onehot",
      "config_rtl -mult_keep_attribute=0",
      "config_rtl -reset=control",
      "config_rtl -reset_async=0",
      "config_rtl -reset_level=high",
      "config_rtl -verbose=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=1",
      "config_schedule -relax_ii_for_timing=1",
      "config_schedule -verbose=0",
      "config_bind -effort=medium",
      "config_compile -name_max_length=256",
      "config_compile -no_signed_zeros=0",
      "config_compile -pipeline_loops=64",
      "config_compile -unsafe_math_optimizations=0",
      "config_interface -clock_enable=0",
      "config_interface -expose_global=0",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_offset=off",
      "config_interface -register_io=off",
      "config_interface -trim_dangling_port=0"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "14",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "QuickSilver",
    "Library": "hls",
    "Name": "calc",
    "Version": "1.0",
    "DisplayName": "Mandelbrot Calculator Core",
    "Revision": "",
    "Description": "MandelCalc",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/mandel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/calc_calc_mul_12ns_64s_76_5_1.vhd",
      "impl\/vhdl\/calc_calc_mul_64s_12ns_76_5_1.vhd",
      "impl\/vhdl\/calc_calc_mul_64s_64s_128_5_1.vhd",
      "impl\/vhdl\/calc_calc_mul_64s_65s_129_5_1.vhd",
      "impl\/vhdl\/calc_calc_sdiv_65ns_13ns_65_69_seq_1.vhd",
      "impl\/vhdl\/calc_mandel_calc.vhd",
      "impl\/vhdl\/calc_calc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/calc_calc_mul_12ns_64s_76_5_1.v",
      "impl\/verilog\/calc_calc_mul_64s_12ns_76_5_1.v",
      "impl\/verilog\/calc_calc_mul_64s_64s_128_5_1.v",
      "impl\/verilog\/calc_calc_mul_64s_65s_129_5_1.v",
      "impl\/verilog\/calc_calc_sdiv_65ns_13ns_65_69_seq_1.v",
      "impl\/verilog\/calc_mandel_calc.v",
      "impl\/verilog\/calc_calc.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/andrewsi\/OneDrive\/fpgaproducts\/Vivado\/mandelbrot\/MemPart\/.autopilot\/db\/calc.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "X0_V": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real fixed signed 59",
          "Width": "64"
        }}
    },
    "X1_V": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real fixed signed 59",
          "Width": "64"
        }}
    },
    "Y0_V": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real fixed signed 59",
          "Width": "64"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "line_V": {
      "type": "data",
      "dir": "in",
      "width": "12",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "12"
        }}
    },
    "mem_0_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "9",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "9"
        }}
    },
    "mem_0_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "11"
        }}
    },
    "mem_1_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "9",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "9"
        }}
    },
    "mem_1_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "11"
        }}
    },
    "mem_2_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "9",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "9"
        }}
    },
    "mem_2_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "11"
        }}
    },
    "mem_3_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "9",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "9"
        }}
    },
    "mem_3_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "11"
        }}
    },
    "width_V": {
      "type": "data",
      "dir": "in",
      "width": "12",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "12"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "X0_V": {
      "dir": "in",
      "width": "64"
    },
    "Y0_V": {
      "dir": "in",
      "width": "64"
    },
    "X1_V": {
      "dir": "in",
      "width": "64"
    },
    "line_V": {
      "dir": "in",
      "width": "12"
    },
    "width_V": {
      "dir": "in",
      "width": "12"
    },
    "mem_0_V_address0": {
      "dir": "out",
      "width": "9"
    },
    "mem_0_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mem_0_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "mem_0_V_d0": {
      "dir": "out",
      "width": "11"
    },
    "mem_1_V_address0": {
      "dir": "out",
      "width": "9"
    },
    "mem_1_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mem_1_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "mem_1_V_d0": {
      "dir": "out",
      "width": "11"
    },
    "mem_2_V_address0": {
      "dir": "out",
      "width": "9"
    },
    "mem_2_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mem_2_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "mem_2_V_d0": {
      "dir": "out",
      "width": "11"
    },
    "mem_3_V_address0": {
      "dir": "out",
      "width": "9"
    },
    "mem_3_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mem_3_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "mem_3_V_d0": {
      "dir": "out",
      "width": "11"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "X0_V": {
      "interfaceRef": "X0_V",
      "dir": "in",
      "dataWidth": "64",
      "handshakeRef": "ap_none"
    },
    "Y0_V": {
      "interfaceRef": "Y0_V",
      "dir": "in",
      "dataWidth": "64",
      "handshakeRef": "ap_none"
    },
    "X1_V": {
      "interfaceRef": "X1_V",
      "dir": "in",
      "dataWidth": "64",
      "handshakeRef": "ap_none"
    },
    "line_V": {
      "interfaceRef": "line_V",
      "dir": "in",
      "dataWidth": "12",
      "handshakeRef": "ap_none"
    },
    "width_V": {
      "interfaceRef": "width_V",
      "dir": "in",
      "dataWidth": "12",
      "handshakeRef": "ap_none"
    },
    "mem_0_V_d0": {
      "interfaceRef": "mem_0_V_d0",
      "dir": "out",
      "dataWidth": "11",
      "busTypeRef": "ap_memory",
      "arraySize": "1917",
      "handshakeRef": "ap_none"
    },
    "mem_1_V_d0": {
      "interfaceRef": "mem_1_V_d0",
      "dir": "out",
      "dataWidth": "11",
      "busTypeRef": "ap_memory",
      "arraySize": "1917",
      "handshakeRef": "ap_none"
    },
    "mem_2_V_d0": {
      "interfaceRef": "mem_2_V_d0",
      "dir": "out",
      "dataWidth": "11",
      "busTypeRef": "ap_memory",
      "arraySize": "1917",
      "handshakeRef": "ap_none"
    },
    "mem_3_V_d0": {
      "interfaceRef": "mem_3_V_d0",
      "dir": "out",
      "dataWidth": "11",
      "busTypeRef": "ap_memory",
      "arraySize": "1917",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "calc",
      "Instances": [
        {
          "ModuleName": "mandel_calc",
          "InstanceName": "grp_mandel_calc_fu_226"
        },
        {
          "ModuleName": "mandel_calc",
          "InstanceName": "grp_mandel_calc_fu_233"
        },
        {
          "ModuleName": "mandel_calc",
          "InstanceName": "grp_mandel_calc_fu_240"
        },
        {
          "ModuleName": "mandel_calc",
          "InstanceName": "grp_mandel_calc_fu_247"
        }
      ]
    },
    "Metrics": {
      "mandel_calc": {
        "Latency": {
          "LatencyBest": "31",
          "LatencyAvg": "7516",
          "LatencyWorst": "15016",
          "PipelineIIMin": "31",
          "PipelineIIMax": "15016",
          "PipelineII": "31 ~ 15016",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.447"
        },
        "Loops": [{
            "Name": "Mandelcalc_loop",
            "TripCount": "",
            "LatencyMin": "29",
            "LatencyMax": "15014",
            "Latency": "29 ~ 15014",
            "PipelineII": "15",
            "PipelineDepth": "15"
          }],
        "Area": {
          "DSP48E": "26",
          "FF": "2052",
          "LUT": "2173",
          "BRAM_18K": "0"
        }
      },
      "calc": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "",
          "LatencyWorst": "7212082",
          "PipelineIIMin": "15",
          "PipelineIIMax": "7212083",
          "PipelineII": "15 ~ 7212083",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.644"
        },
        "Loops": [{
            "Name": "x_for",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "7212000",
            "Latency": "0 ~ 7212000",
            "PipelineII": "",
            "PipelineDepthMin": "40",
            "PipelineDepthMax": "15025",
            "PipelineDepth": "40 ~ 15025"
          }],
        "Area": {
          "DSP48E": "137",
          "FF": "13725",
          "LUT": "13753",
          "BRAM_18K": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "calc",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-12-19 12:57:55 -0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
