> **[ğŸ‡¬ğŸ‡§ English Version](digital_lock.md)**

# FSM Controller Ù‚ÙÙ„ Ø¯ÛŒØ¬ÛŒØªØ§Ù„

**ÙØ§ÛŒÙ„**: `src/digital_lock.vhd`
**ØªØ¹Ø¯Ø§Ø¯ Ø®Ø·ÙˆØ·**: Û±ÛµÛ¶
**Ù‡Ø¯Ù**: FSM controller Ø§ØµÙ„ÛŒ Ø¨Ø±Ø§ÛŒ Ù‚ÙÙ„ Ø¯ÛŒØ¬ÛŒØªØ§Ù„ Ù…Ø¨ØªÙ†ÛŒ Ø¨Ø± Ø§Ù„Ú¯Ùˆ

---

## ÙÙ‡Ø±Ø³Øª Ù…Ø·Ø§Ù„Ø¨

- [Ù…Ù‚Ø¯Ù…Ù‡](#Ù…Ù‚Ø¯Ù…Ù‡)
- [Entity Interface](#entity-interface)
- [Architecture](#architecture)
- [State Machine](#state-machine)
- [Processâ€ŒÙ‡Ø§](#processÙ‡Ø§)
- [Ù…Ø«Ø§Ù„ Ø§Ø³ØªÙØ§Ø¯Ù‡](#Ù…Ø«Ø§Ù„-Ø§Ø³ØªÙØ§Ø¯Ù‡)
- [Timing Diagram](#timing-diagram)
- [ØªØµÙ…ÛŒÙ…Ø§Øª Ø·Ø±Ø§Ø­ÛŒ](#ØªØµÙ…ÛŒÙ…Ø§Øª-Ø·Ø±Ø§Ø­ÛŒ)

---

## Ù…Ù‚Ø¯Ù…Ù‡

Module `digital_lock` Ù‡Ø³ØªÙ‡ Ø§ØµÙ„ÛŒ Ø³ÛŒØ³ØªÙ… Ù‚ÙÙ„ Ù…Ø¨ØªÙ†ÛŒ Ø¨Ø± Ø§Ù„Ú¯Ùˆ Ø§Ø³Øª. Ø§ÛŒÙ† module ÛŒÚ© FSM Ù¾Ù†Ø¬ stateâ€ŒØ§ÛŒ implement Ù…ÛŒâ€ŒÚ©Ù†Ø¯ Ú©Ù‡:

1. ÙˆØ±ÙˆØ¯ÛŒâ€ŒÙ‡Ø§ÛŒ Ø¯Ú©Ù…Ù‡ Ø±Ø§ Ø¨Ø±Ø§ÛŒ ØªÙˆØ§Ù„ÛŒ ØµØ­ÛŒØ­ unlock (A â†’ B â†’ C â†’ A) Ø¨Ø±Ø±Ø³ÛŒ Ù…ÛŒâ€ŒÚ©Ù†Ø¯
2. Ø¨Ø§ ÙØ´Ø±Ø¯Ù† Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ÛŒ ØµØ­ÛŒØ­ Ø¨ÛŒÙ† stateâ€ŒÙ‡Ø§ transition Ù…ÛŒâ€ŒÚ©Ù†Ø¯
3. Ø¨Ø§ ÙØ´Ø±Ø¯Ù† Ø¯Ú©Ù…Ù‡ Ø§Ø´ØªØ¨Ø§Ù‡ Ø¨Ù‡ state locked Ø¨Ø±Ù…ÛŒâ€ŒÚ¯Ø±Ø¯Ø¯
4. Ù¾Ø³ Ø§Ø² ÛŒÚ© Ø²Ù…Ø§Ù† Ù‚Ø§Ø¨Ù„ ØªÙ†Ø¸ÛŒÙ… Ø¨Ù‡ ØµÙˆØ±Øª Ø®ÙˆØ¯Ú©Ø§Ø± auto-lock Ù…ÛŒâ€ŒØ´ÙˆØ¯

<details>
<summary>Module Ø¯Ø± VHDL Ú†ÛŒØ³ØªØŸ</summary>

ÛŒÚ© **module** (Ú©Ù‡ Ø¯Ø± VHDL Ø¨Ù‡ Ø¢Ù† Â«entityÂ» Ú¯ÙØªÙ‡ Ù…ÛŒâ€ŒØ´ÙˆØ¯) Ù…Ø§Ù†Ù†Ø¯ ÛŒÚ© Ø¬Ø¹Ø¨Ù‡ Ø³ÛŒØ§Ù‡ Ø§Ø³Øª Ú©Ù‡ Ø¯Ø§Ø±Ø§ÛŒ:
- **Inputâ€ŒÙ‡Ø§**: signalâ€ŒÙ‡Ø§ÛŒÛŒ Ú©Ù‡ ÙˆØ§Ø±Ø¯ Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯ (Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ØŒ clockØŒ reset)
- **Outputâ€ŒÙ‡Ø§**: signalâ€ŒÙ‡Ø§ÛŒÛŒ Ú©Ù‡ Ø®Ø§Ø±Ø¬ Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯ (lock status)
- **Ù…Ù†Ø·Ù‚ Ø¯Ø§Ø®Ù„ÛŒ**: Ù†Ø­ÙˆÙ‡ Ù¾Ø±Ø¯Ø§Ø²Ø´ inputâ€ŒÙ‡Ø§ Ø¨Ø±Ø§ÛŒ ØªÙˆÙ„ÛŒØ¯ outputâ€ŒÙ‡Ø§

Moduleâ€ŒÙ‡Ø§ Ù…ÛŒâ€ŒØªÙˆØ§Ù†Ù†Ø¯ Ù…Ø§Ù†Ù†Ø¯ Ù‚Ø·Ø¹Ø§Øª Ù„ÙÚ¯Ùˆ Ø¨Ù‡ ÛŒÚ©Ø¯ÛŒÚ¯Ø± Ù…ØªØµÙ„ Ø´ÙˆÙ†Ø¯ ØªØ§ Ø³ÛŒØ³ØªÙ…â€ŒÙ‡Ø§ÛŒ Ù¾ÛŒÚ†ÛŒØ¯Ù‡ Ø¨Ø³Ø§Ø²Ù†Ø¯.

</details>

---

## Entity Interface

```vhdl
entity digital_lock is
    Generic (
        UNLOCK_TIME : integer := 5
    );
    Port (
        clk          : in  std_logic;
        reset        : in  std_logic;
        button_A     : in  std_logic;
        button_B     : in  std_logic;
        button_C     : in  std_logic;
        button_D     : in  std_logic;
        lock_status  : out std_logic
    );
end digital_lock;
```

### Generic Parameterâ€ŒÙ‡Ø§

| Parameter | Ù†ÙˆØ¹ | Ù…Ù‚Ø¯Ø§Ø± Ù¾ÛŒØ´â€ŒÙØ±Ø¶ | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|---------|-----|---------------|---------|
| `UNLOCK_TIME` | integer | Ûµ | Clock cycleâ€ŒÙ‡Ø§ Ù‚Ø¨Ù„ Ø§Ø² auto-lock |

<details>
<summary>Generic Parameter Ú†ÛŒØ³ØªØŸ</summary>

**Generic parameterâ€ŒÙ‡Ø§** Ù…Ø§Ù†Ù†Ø¯ parameterâ€ŒÙ‡Ø§ÛŒ function Ù‡Ø³ØªÙ†Ø¯ Ø§Ù…Ø§ Ø¨Ø±Ø§ÛŒ hardware moduleâ€ŒÙ‡Ø§. Ø¢Ù†â€ŒÙ‡Ø§ Ø§Ù…Ú©Ø§Ù† configure Ú©Ø±Ø¯Ù† ÛŒÚ© module Ø±Ø§ Ø¨Ø¯ÙˆÙ† ØªØºÛŒÛŒØ± Ú©Ø¯ ÙØ±Ø§Ù‡Ù… Ù…ÛŒâ€ŒÚ©Ù†Ù†Ø¯:

```vhdl
-- Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² ØªØ§Ø®ÛŒØ± Ú©ÙˆØªØ§Ù‡ Ø¨Ø±Ø§ÛŒ simulation
uut: digital_lock generic map (UNLOCK_TIME => 5)

-- Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² ØªØ§Ø®ÛŒØ± Ø·ÙˆÙ„Ø§Ù†ÛŒ Ø¨Ø±Ø§ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± ÙˆØ§Ù‚Ø¹ÛŒ (Ûµ Ø«Ø§Ù†ÛŒÙ‡ Ø¯Ø± Û±Û°Û° Ù…Ú¯Ø§Ù‡Ø±ØªØ²)
real_lock: digital_lock generic map (UNLOCK_TIME => 500_000_000)
```

</details>

### Portâ€ŒÙ‡Ø§

| Port | Ø¬Ù‡Øª | Ù†ÙˆØ¹ | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|------|-----|-----|---------|
| `clk` | in | std_logic | System clock (rising edge triggered) |
| `reset` | in | std_logic | Asynchronous resetØŒ active-high |
| `button_A` | in | std_logic | ÙˆØ±ÙˆØ¯ÛŒ Ø¯Ú©Ù…Ù‡ A (single-cycle pulse) |
| `button_B` | in | std_logic | ÙˆØ±ÙˆØ¯ÛŒ Ø¯Ú©Ù…Ù‡ B (single-cycle pulse) |
| `button_C` | in | std_logic | ÙˆØ±ÙˆØ¯ÛŒ Ø¯Ú©Ù…Ù‡ C (single-cycle pulse) |
| `button_D` | in | std_logic | ÙˆØ±ÙˆØ¯ÛŒ Ø¯Ú©Ù…Ù‡ D (decoyØŒ Ù‡Ù…ÛŒØ´Ù‡ Ø§Ø´ØªØ¨Ø§Ù‡) |
| `lock_status` | out | std_logic | '1' = unlockedØŒ '0' = locked |

<details>
<summary>std_logic Ú†ÛŒØ³ØªØŸ</summary>

`std_logic` Ù†ÙˆØ¹ signal Ø§Ø³ØªØ§Ù†Ø¯Ø§Ø±Ø¯ Ø¯Ø± VHDL Ø§Ø³Øª Ú©Ù‡ ÛŒÚ© Ø³ÛŒÙ… Ù…Ù†ÙØ±Ø¯ Ø±Ø§ Ù†Ø´Ø§Ù† Ù…ÛŒâ€ŒØ¯Ù‡Ø¯. Ù…ÛŒâ€ŒØªÙˆØ§Ù†Ø¯ Û¹ Ù…Ù‚Ø¯Ø§Ø± Ø¯Ø§Ø´ØªÙ‡ Ø¨Ø§Ø´Ø¯ØŒ Ø§Ù…Ø§ Ø±Ø§ÛŒØ¬â€ŒØªØ±ÛŒÙ†â€ŒÙ‡Ø§ Ø¹Ø¨Ø§Ø±ØªÙ†Ø¯ Ø§Ø²:

- `'0'`: Ø³Ø·Ø­ Ù…Ù†Ø·Ù‚ÛŒ Ù¾Ø§ÛŒÛŒÙ† (groundØŒ false)
- `'1'`: Ø³Ø·Ø­ Ù…Ù†Ø·Ù‚ÛŒ Ø¨Ø§Ù„Ø§ (voltageØŒ true)
- `'U'`: Uninitialized (ÙÙ‚Ø· simulation)
- `'X'`: Unknown/conflict (ÙÙ‚Ø· simulation)
- `'Z'`: High impedance (tri-state)

</details>

---

## Architecture

### Internal Signalâ€ŒÙ‡Ø§

```vhdl
type state_type is (STATE_LOCKED, STATE_FIRST, STATE_SECOND,
                    STATE_THIRD, STATE_UNLOCKED);

signal current_state : state_type := STATE_LOCKED;
signal next_state    : state_type;
signal unlock_timer  : integer range 0 to UNLOCK_TIME := 0;
signal timer_expired : std_logic := '0';
```

| Signal | Ù†ÙˆØ¹ | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|--------|-----|---------|
| `current_state` | state_type | State ÙØ¹Ù„ÛŒ FSM |
| `next_state` | state_type | State Ø¨Ø¹Ø¯ÛŒ FSM (combinational) |
| `unlock_timer` | integer | Countdown counter Ø¨Ø±Ø§ÛŒ auto-lock |
| `timer_expired` | std_logic | Flag Ø²Ù…Ø§Ù†ÛŒ Ú©Ù‡ timer Ø¨Ù‡ UNLOCK_TIME Ù…ÛŒâ€ŒØ±Ø³Ø¯ |

<details>
<summary>Ø¯Ø±Ú© Enumeration Typeâ€ŒÙ‡Ø§</summary>

```vhdl
type state_type is (STATE_LOCKED, STATE_FIRST, STATE_SECOND,
                    STATE_THIRD, STATE_UNLOCKED);
```

Ø§ÛŒÙ† ÛŒÚ© custom type Ø¨Ø§ Ø¯Ù‚ÛŒÙ‚Ø§Ù‹ Ûµ Ù…Ù‚Ø¯Ø§Ø± Ù…Ù…Ú©Ù† Ø§ÛŒØ¬Ø§Ø¯ Ù…ÛŒâ€ŒÚ©Ù†Ø¯. Ù…Ø§Ù†Ù†Ø¯ enum Ø¯Ø± Ø²Ø¨Ø§Ù†â€ŒÙ‡Ø§ÛŒ Ø¯ÛŒÚ¯Ø± Ø§Ø³Øª. Synthesizer Ø§ÛŒÙ† Ø±Ø§ Ø¨Ù‡ ØµÙˆØ±Øª Ø®ÙˆØ¯Ú©Ø§Ø± Ø¨Ù‡ binary ØªØ¨Ø¯ÛŒÙ„ Ù…ÛŒâ€ŒÚ©Ù†Ø¯ (Ù…Ø¹Ù…ÙˆÙ„Ø§Ù‹ Û³ Ø¨ÛŒØª Ø¨Ø±Ø§ÛŒ Ûµ state).

</details>

---

## State Machine

### State Diagram

![State Diagram FSM](../presentation/assets/FSM-State-Diagram.png)

### Transition Table

| State ÙØ¹Ù„ÛŒ | Ø´Ø±Ø· | State Ø¨Ø¹Ø¯ÛŒ |
|-----------|-----|-----------|
| STATE_LOCKED | button_A = '1' | STATE_FIRST |
| STATE_LOCKED | Ù‡Ø± Ø¯Ú©Ù…Ù‡ Ø¯ÛŒÚ¯Ø± | STATE_LOCKED |
| STATE_FIRST | button_B = '1' | STATE_SECOND |
| STATE_FIRST | button_A/C/D = '1' | STATE_LOCKED |
| STATE_SECOND | button_C = '1' | STATE_THIRD |
| STATE_SECOND | button_A/B/D = '1' | STATE_LOCKED |
| STATE_THIRD | button_A = '1' | STATE_UNLOCKED |
| STATE_THIRD | button_B/C/D = '1' | STATE_LOCKED |
| STATE_UNLOCKED | timer_expired = '1' | STATE_LOCKED |
| STATE_UNLOCKED | not expired | STATE_UNLOCKED |
| Ù‡Ø± state | reset = '1' | STATE_LOCKED |

---

## Processâ€ŒÙ‡Ø§

Architecture Ø§Ø² **Ø§Ù„Ú¯ÙˆÛŒ Three-process FSM** Ø§Ø³ØªØ§Ù†Ø¯Ø§Ø±Ø¯ Ø¨Ù‡ Ø¹Ù„Ø§ÙˆÙ‡ ÛŒÚ© process Ø§Ø¶Ø§ÙÛŒ Ø¨Ø±Ø§ÛŒ timer Ø§Ø³ØªÙØ§Ø¯Ù‡ Ù…ÛŒâ€ŒÚ©Ù†Ø¯:

### Process Û±: State Register (Sequential)

```vhdl
state_register: process(clk, reset)
begin
    if reset = '1' then
        current_state <= STATE_LOCKED;
    elsif rising_edge(clk) then
        current_state <= next_state;
    end if;
end process;
```

**Ù‡Ø¯Ù**: Update Ú©Ø±Ø¯Ù† state ÙØ¹Ù„ÛŒ Ø¯Ø± Ù‡Ø± clock edge. Handle Ú©Ø±Ø¯Ù† asynchronous reset.

<details>
<summary>Ú†Ø±Ø§ Asynchronous ResetØŸ</summary>

ÛŒÚ© **asynchronous reset** (`if reset = '1' then`) Ø¨Ù„Ø§ÙØ§ØµÙ„Ù‡ Ø§Ø¹Ù…Ø§Ù„ Ù…ÛŒâ€ŒØ´ÙˆØ¯ØŒ ØµØ±Ù Ù†Ø¸Ø± Ø§Ø² clock. Ø§ÛŒÙ† ØªØ¶Ù…ÛŒÙ† Ù…ÛŒâ€ŒÚ©Ù†Ø¯ Ú©Ù‡ Ø³ÛŒØ³ØªÙ… Ù…ÛŒâ€ŒØªÙˆØ§Ù†Ø¯ Ø­ØªÛŒ Ø§Ú¯Ø± clock Ù…ØªÙˆÙ‚Ù ÛŒØ§ Ø¯Ú†Ø§Ø± Ø§Ø´Ú©Ø§Ù„ Ø´Ø¯Ù‡ Ø¨Ø§Ø´Ø¯ØŒ reset Ø´ÙˆØ¯.

ÛŒÚ© **synchronous reset** (`if rising_edge(clk) then if reset = '1' then`) ÙÙ‚Ø· Ø±ÙˆÛŒ clock edgeâ€ŒÙ‡Ø§ Ú©Ø§Ø± Ù…ÛŒâ€ŒÚ©Ù†Ø¯. Ø³Ø§Ø¯Ù‡â€ŒØªØ± Ø§Ø³Øª Ø§Ù…Ø§ Ø¯Ø± Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± ÙˆØ§Ù‚Ø¹ÛŒ Ú©Ù…ØªØ± reliable Ø§Ø³Øª.

</details>

### Process Û²: Next State Logic (Combinational)

```vhdl
next_state_logic: process(current_state, button_A, button_B, button_C, button_D, timer_expired)
begin
    next_state <= current_state;  -- Default: Ù…Ø§Ù†Ø¯Ù† Ø¯Ø± state ÙØ¹Ù„ÛŒ

    case current_state is
        when STATE_LOCKED =>
            if button_A = '1' then
                next_state <= STATE_FIRST;
            end if;
            -- BØŒ CØŒ D Ø¯Ø± state LOCKED ignore Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯

        when STATE_FIRST =>
            if button_B = '1' then
                next_state <= STATE_SECOND;
            elsif button_A = '1' or button_C = '1' or button_D = '1' then
                next_state <= STATE_LOCKED;  -- Ø¯Ú©Ù…Ù‡ Ø§Ø´ØªØ¨Ø§Ù‡!
            end if;
        -- ... Ù…Ø´Ø§Ø¨Ù‡ Ø¨Ø±Ø§ÛŒ Ø³Ø§ÛŒØ± stateâ€ŒÙ‡Ø§
    end case;
end process;
```

**Ù‡Ø¯Ù**: ØªØ¹ÛŒÛŒÙ† next state Ø¨Ø± Ø§Ø³Ø§Ø³ current state Ùˆ inputâ€ŒÙ‡Ø§.

<details>
<summary>Ø¯Ø±Ú© Sensitivity List</summary>

Ø¨Ø®Ø´ `process(current_state, button_A, ...)` **sensitivity list** Ø§Ø³Øª. Process Ù‡Ø± Ø²Ù…Ø§Ù† Ú©Ù‡ Ù‡Ø± signalâ€ŒØ§ÛŒ Ø¯Ø± Ø§ÛŒÙ† Ù„ÛŒØ³Øª ØªØºÛŒÛŒØ± Ú©Ù†Ø¯ØŒ Ù…Ø¬Ø¯Ø¯Ø§Ù‹ execute Ù…ÛŒâ€ŒØ´ÙˆØ¯.

Ø¨Ø±Ø§ÛŒ combinational logic (Ø¨Ø¯ÙˆÙ† clock)ØŒ Ù‡Ù…Ù‡ signalâ€ŒÙ‡Ø§ÛŒ Ø®ÙˆØ§Ù†Ø¯Ù‡ Ø´Ø¯Ù‡ Ø¯Ø± process Ø±Ø§ Ø´Ø§Ù…Ù„ Ú©Ù†ÛŒØ¯. Signalâ€ŒÙ‡Ø§ÛŒ missing Ø¨Ø§Ø¹Ø« simulation/synthesis mismatch Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯.

</details>

### Process Û³: Output Logic (Combinational)

```vhdl
output_logic: process(current_state)
begin
    case current_state is
        when STATE_UNLOCKED =>
            lock_status <= '1';  -- Unlocked!
        when others =>
            lock_status <= '0';  -- Locked
    end case;
end process;
```

**Ù‡Ø¯Ù**: ØªÙˆÙ„ÛŒØ¯ outputâ€ŒÙ‡Ø§ Ø¨Ø± Ø§Ø³Ø§Ø³ current state (Ø³Ø¨Ú© Moore machine).

<details>
<summary>Moore Machine Ø¯Ø± Ù…Ù‚Ø§Ø¨Ù„ Mealy Machine</summary>

- **Moore Machine**: Outputâ€ŒÙ‡Ø§ ÙÙ‚Ø· Ø¨Ù‡ current state Ø¨Ø³ØªÚ¯ÛŒ Ø¯Ø§Ø±Ù†Ø¯ (Ø¯Ø± Ø§ÛŒÙ†Ø¬Ø§ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø´Ø¯Ù‡)
- **Mealy Machine**: Outputâ€ŒÙ‡Ø§ Ø¨Ù‡ current state Ùˆ inputâ€ŒÙ‡Ø§ Ø¨Ø³ØªÚ¯ÛŒ Ø¯Ø§Ø±Ù†Ø¯

Moore machineâ€ŒÙ‡Ø§ Ø³Ø§Ø¯Ù‡â€ŒØªØ± Ù‡Ø³ØªÙ†Ø¯ Ùˆ outputâ€ŒÙ‡Ø§ÛŒ stableâ€ŒØªØ±ÛŒ Ø¯Ø§Ø±Ù†Ø¯. Ù‚ÙÙ„ Ø§Ø² Ø³Ø¨Ú© Moore Ø§Ø³ØªÙØ§Ø¯Ù‡ Ù…ÛŒâ€ŒÚ©Ù†Ø¯ Ø²ÛŒØ±Ø§ `lock_status` ÙÙ‚Ø· Ø²Ù…Ø§Ù†ÛŒ ØªØºÛŒÛŒØ± Ù…ÛŒâ€ŒÚ©Ù†Ø¯ Ú©Ù‡ state ØªØºÛŒÛŒØ± Ú©Ù†Ø¯.

</details>

### Process Û´: Unlock Timer (Sequential)

```vhdl
unlock_timer_proc: process(clk, reset)
begin
    if reset = '1' then
        unlock_timer <= 0;
        timer_expired <= '0';
    elsif rising_edge(clk) then
        if current_state = STATE_UNLOCKED then
            if unlock_timer >= UNLOCK_TIME then
                timer_expired <= '1';
            else
                unlock_timer <= unlock_timer + 1;
            end if;
        else
            unlock_timer <= 0;
            timer_expired <= '0';
        end if;
    end if;
end process;
```

**Ù‡Ø¯Ù**: Ø´Ù…Ø§Ø±Ø´ clock cycleâ€ŒÙ‡Ø§ Ø¯Ø± state unlocked. Ø§Ø¹Ù„Ø§Ù… timeout Ø¨Ø±Ø§ÛŒ auto-lock.

---

## Ù…Ø«Ø§Ù„ Ø§Ø³ØªÙØ§Ø¯Ù‡

### Instantiation Ù¾Ø§ÛŒÙ‡

```vhdl
lock_controller: entity work.digital_lock
    generic map (
        UNLOCK_TIME => 5  -- ØªØ§Ø®ÛŒØ± Ú©ÙˆØªØ§Ù‡ Ø¨Ø±Ø§ÛŒ ØªØ³Øª
    )
    port map (
        clk         => system_clock,
        reset       => system_reset,
        button_A    => debounced_btn_a,
        button_B    => debounced_btn_b,
        button_C    => debounced_btn_c,
        button_D    => debounced_btn_d,
        lock_status => led_output
    );
```

### Ù†Ú©Ø§Øª Ù…Ù‡Ù…

1. **ÙˆØ±ÙˆØ¯ÛŒâ€ŒÙ‡Ø§ÛŒ Ø¯Ú©Ù…Ù‡ Ø¨Ø§ÛŒØ¯ debounce Ø´Ø¯Ù‡ Ø¨Ø§Ø´Ù†Ø¯**: FSM single-cycle pulseâ€ŒÙ‡Ø§ÛŒ ØªÙ…ÛŒØ² Ø§Ù†ØªØ¸Ø§Ø± Ø¯Ø§Ø±Ø¯
2. **ÙˆØ±ÙˆØ¯ÛŒâ€ŒÙ‡Ø§ Ø¨Ø§ÛŒØ¯ edge-detected Ø¨Ø§Ø´Ù†Ø¯**: ÛŒÚ© Ø¯Ú©Ù…Ù‡ Ù†Ú¯Ù‡â€ŒØ¯Ø§Ø´ØªÙ‡ Ø´Ø¯Ù‡ Ø¨Ø§ÛŒØ¯ ÙÙ‚Ø· ÛŒÚ© Ø¨Ø§Ø± register Ø´ÙˆØ¯
3. **Ø§Ø² module button_debouncer Ø§Ø³ØªÙØ§Ø¯Ù‡ Ú©Ù†ÛŒØ¯**: Ø§ÛŒÙ† module Ù‡Ù… debouncing Ùˆ Ù‡Ù… edge detection Ø±Ø§ Ø§Ù†Ø¬Ø§Ù… Ù…ÛŒâ€ŒØ¯Ù‡Ø¯

---

## Timing Diagram

```
clk        â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€
            â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜

button_A   â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                â””â”€â”€â”€â”€â”€â”€â”€â”˜                           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                   â–²                                    â–²
               Press A                             Press A (Ù†Ù‡Ø§ÛŒÛŒ)

button_B   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                           â–²
                       Press B

button_C   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                                   â–²
                               Press C

state      â•LOCKEDâ•â•ªâ•FIRSTâ•â•ªâ•SECONDâ•â•ªâ•THIRDâ•â•ªâ•â•â•â•â•â•â•UNLOCKEDâ•â•â•â•â•â•â•â•ªâ•LOCKEDâ•

lock_status â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                                             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                             â–²           â–²
                                          Unlock      Timeout/Relock
```

---

## ØªØµÙ…ÛŒÙ…Ø§Øª Ø·Ø±Ø§Ø­ÛŒ

### Ú†Ø±Ø§ Ø§Ù„Ú¯ÙˆÛŒ Three-process FSMØŸ

Ø§Ù„Ú¯ÙˆÛŒ Û³ process (registerØŒ next state logicØŒ output logic) ÛŒÚ© Ø§Ø³ØªØ§Ù†Ø¯Ø§Ø±Ø¯ ØµÙ†Ø¹ØªÛŒ Ø§Ø³Øª Ø²ÛŒØ±Ø§:

1. **Ø¬Ø¯Ø§Ø³Ø§Ø²ÛŒ ÙˆØ§Ø¶Ø­ Ù…Ø³Ø¦ÙˆÙ„ÛŒØªâ€ŒÙ‡Ø§**: Ù‡Ø± process ÛŒÚ© Ú©Ø§Ø± Ø¯Ø§Ø±Ø¯
2. **Synthesis Ù‚Ø§Ø¨Ù„ Ù¾ÛŒØ´â€ŒØ¨ÛŒÙ†ÛŒ**: Synthesizerâ€ŒÙ‡Ø§ Ø§ÛŒÙ† Ø§Ù„Ú¯Ùˆ Ø±Ø§ Ø¨Ù‡ Ø®ÙˆØ¨ÛŒ Ø¯Ø±Ú© Ù…ÛŒâ€ŒÚ©Ù†Ù†Ø¯
3. **Debug Ø¢Ø³Ø§Ù†**: State Ùˆ output Ù…ÛŒâ€ŒØªÙˆØ§Ù†Ù†Ø¯ Ø¨Ù‡ Ø·ÙˆØ± Ù…Ø³ØªÙ‚Ù„ trace Ø´ÙˆÙ†Ø¯
4. **Ù‚Ø§Ø¨Ù„ÛŒØª Ù†Ú¯Ù‡Ø¯Ø§Ø±ÛŒ**: Ø§Ø¶Ø§ÙÙ‡ Ú©Ø±Ø¯Ù† stateâ€ŒÙ‡Ø§ ÛŒØ§ ØªØºÛŒÛŒØ± transitionâ€ŒÙ‡Ø§ Ø¢Ø³Ø§Ù† Ø§Ø³Øª

### Ú†Ø±Ø§ Asynchronous ResetØŸ

Asynchronous reset ØªØ¶Ù…ÛŒÙ† Ù…ÛŒâ€ŒÚ©Ù†Ø¯ Ú©Ù‡ Ø³ÛŒØ³ØªÙ… Ø­ØªÛŒ Ø§Ú¯Ø±:
- Clock Ù…ØªÙˆÙ‚Ù Ø¨Ø§Ø´Ø¯
- Clock Ø¯Ø± Ù‡Ù†Ú¯Ø§Ù… power-on Ù†Ø§Ù¾Ø§ÛŒØ¯Ø§Ø± Ø¨Ø§Ø´Ø¯
- Ø³ÛŒØ³ØªÙ… Ù†ÛŒØ§Ø² Ø¨Ù‡ emergency shutdown Ø¯Ø§Ø´ØªÙ‡ Ø¨Ø§Ø´Ø¯

Ø¨Ù‡ ÛŒÚ© state Ù…Ø¹Ù„ÙˆÙ… Ø¨Ø±Ø³Ø¯.

### Ú†Ø±Ø§ Timer Process Ø¬Ø¯Ø§Ú¯Ø§Ù†Ù‡ØŸ

Timer Ù…ÛŒâ€ŒØªÙˆØ§Ù†Ø³Øª Ø¯Ø± state register process Ø§Ø¯ØºØ§Ù… Ø´ÙˆØ¯ØŒ Ø§Ù…Ø§ Ø¬Ø¯Ø§Ø³Ø§Ø²ÛŒ:
- Ù…Ù†Ø·Ù‚ timer Ø±Ø§ ÙˆØ§Ø¶Ø­â€ŒØªØ± Ù…ÛŒâ€ŒÚ©Ù†Ø¯
- ØªØºÛŒÛŒØ± timing behavior Ø±Ø§ Ø¢Ø³Ø§Ù†â€ŒØªØ± Ù…ÛŒâ€ŒÚ©Ù†Ø¯
- Processâ€ŒÙ‡Ø§ Ø±Ø§ Ù…ØªÙ…Ø±Ú©Ø² Ø¨Ø± single responsibility Ù†Ú¯Ù‡ Ù…ÛŒâ€ŒØ¯Ø§Ø±Ø¯

### Ú†Ø±Ø§ Ø¯Ú©Ù…Ù‡ DØŸ

Ø¯Ú©Ù…Ù‡ D Ø¨Ù‡ Ø¹Ù†ÙˆØ§Ù† ÛŒÚ© Â«decoyÂ» button Ø¹Ù…Ù„ Ù…ÛŒâ€ŒÚ©Ù†Ø¯ Ú©Ù‡ Ù‡Ù…ÛŒØ´Ù‡ Ø³ÛŒØ³ØªÙ… Ø±Ø§ Ø¨Ù‡ state LOCKED Ø¨Ø±Ù…ÛŒâ€ŒÚ¯Ø±Ø¯Ø§Ù†Ø¯. Ø§ÛŒÙ†:
- Ø§Ù…Ù†ÛŒØª Ø±Ø§ Ø§ÙØ²Ø§ÛŒØ´ Ù…ÛŒâ€ŒØ¯Ù‡Ø¯ (attacker Ø¨Ø§ÛŒØ¯ Ø¨Ø¯Ø§Ù†Ø¯ Ú©Ø¯Ø§Ù… Ø¯Ú©Ù…Ù‡â€ŒÙ‡Ø§ Ù…Ù‡Ù… Ù‡Ø³ØªÙ†Ø¯)
- Error handling Ø±Ø§ Ø¯Ø± FSM ØªØ³Øª Ù…ÛŒâ€ŒÚ©Ù†Ø¯
- Ù†Ø­ÙˆÙ‡ handle Ú©Ø±Ø¯Ù† invalid inputâ€ŒÙ‡Ø§ Ø±Ø§ Ù†Ø´Ø§Ù† Ù…ÛŒâ€ŒØ¯Ù‡Ø¯
