read -sv run_verilog_mid/adder_32b_12_80_c2964da2dd53f1077b425e468de31aab.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_80_c2964da2dd53f1077b425e468de31aab_yosys.v
