// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module LRWPANBaseband(
  input         clock,
                reset,
  input  [23:0] io_constants_crcSeed,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output        io_control_lrwpanAssembler_in_ready,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input         io_control_lrwpanAssembler_in_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input  [7:0]  io_control_lrwpanAssembler_in_bits_pduLength,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output        io_control_lrwpanAssembler_out_done,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input         io_control_lrwpanDisassembler_in_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input  [1:0]  io_control_lrwpanDisassembler_in_bits_command,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output [7:0]  io_control_lrwpanDisassembler_out_length,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output        io_control_lrwpanDisassembler_out_flag_crc,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
                io_control_lrwpanDisassembler_out_done,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
                io_control_lrwpanDisassembler_out_busy,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input         io_control_baseAddr_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input  [31:0] io_control_baseAddr_bits,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output        io_dma_readData_ready,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input         io_dma_readData_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input  [31:0] io_dma_readData_bits,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input         io_dma_writeReq_ready,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output        io_dma_writeReq_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output [31:0] io_dma_writeReq_bits_addr,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
                io_dma_writeReq_bits_data,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output [2:0]  io_dma_writeReq_bits_totalBytes,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input         io_modem_digital_tx_ready,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output        io_modem_digital_tx_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
                io_modem_digital_tx_bits,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input         io_modem_digital_rx_sop,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output        io_modem_digital_rx_eop,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input         io_modem_digital_rx_data_valid,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  input  [7:0]  io_modem_digital_rx_data_bits,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
  output [2:0]  io_state_assemblerState,	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
                io_state_disassemblerState	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:12:14]
);

  wire        _dmaAddresser_io_in_ready;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:42:28]
  wire        _disassembler_io_out_control_done;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:33:28]
  wire        _disassembler_io_out_data_valid;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:33:28]
  wire [7:0]  _disassembler_io_out_data_bits;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:33:28]
  wire        _dmaPacketAssembler_io_producer_data_ready;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:32:34]
  wire        _dmaPacketAssembler_io_dmaOut_valid;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:32:34]
  wire [31:0] _dmaPacketAssembler_io_dmaOut_bits_data;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:32:34]
  wire [2:0]  _dmaPacketAssembler_io_dmaOut_bits_size;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:32:34]
  wire        _spreader_io_in_data_ready;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:27:24]
  wire        _assembler_io_in_data_ready;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
  wire        _assembler_io_out_control_done;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
  wire        _assembler_io_out_data_valid;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
  wire        _assembler_io_out_data_bits;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
  wire        _dmaPacketDisassembler_io_consumer_data_valid;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:15:37]
  wire [7:0]  _dmaPacketDisassembler_io_consumer_data_bits;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:15:37]
  DMAPacketDisassembler dmaPacketDisassembler (	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:15:37]
    .clock                  (clock),
    .reset                  (reset),
    .io_dmaIn_ready         (io_dma_readData_ready),
    .io_dmaIn_valid         (io_dma_readData_valid),
    .io_dmaIn_bits          (io_dma_readData_bits),
    .io_consumer_data_ready (_assembler_io_in_data_ready),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
    .io_consumer_data_valid (_dmaPacketDisassembler_io_consumer_data_valid),
    .io_consumer_data_bits  (_dmaPacketDisassembler_io_consumer_data_bits),
    .io_consumer_done       (_assembler_io_out_control_done)	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
  );
  LRWPANPacketAssembler assembler (	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
    .clock                        (clock),
    .reset                        (reset),
    .io_in_control_ready          (io_control_lrwpanAssembler_in_ready),
    .io_in_control_valid          (io_control_lrwpanAssembler_in_valid),
    .io_in_control_bits_pduLength (io_control_lrwpanAssembler_in_bits_pduLength),
    .io_in_data_ready             (_assembler_io_in_data_ready),
    .io_in_data_valid             (_dmaPacketDisassembler_io_consumer_data_valid),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:15:37]
    .io_in_data_bits              (_dmaPacketDisassembler_io_consumer_data_bits),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:15:37]
    .io_out_control_done          (_assembler_io_out_control_done),
    .io_out_data_ready            (_spreader_io_in_data_ready),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:27:24]
    .io_out_data_valid            (_assembler_io_out_data_valid),
    .io_out_data_bits             (_assembler_io_out_data_bits),
    .io_constants_crcSeed         (io_constants_crcSeed),
    .io_state                     (io_state_assemblerState)
  );
  SymbolToChipSpreader spreader (	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:27:24]
    .clock             (clock),
    .reset             (reset),
    .io_in_data_ready  (_spreader_io_in_data_ready),
    .io_in_data_valid  (_assembler_io_out_data_valid),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
    .io_in_data_bits   (_assembler_io_out_data_bits),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
    .io_out_data_ready (io_modem_digital_tx_ready),
    .io_out_data_valid (io_modem_digital_tx_valid),
    .io_out_data_bits  (io_modem_digital_tx_bits)
  );
  DMAPacketAssembler dmaPacketAssembler (	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:32:34]
    .clock                  (clock),
    .reset                  (reset),
    .io_producer_data_ready (_dmaPacketAssembler_io_producer_data_ready),
    .io_producer_data_valid (_disassembler_io_out_data_valid),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:33:28]
    .io_producer_data_bits  (_disassembler_io_out_data_bits),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:33:28]
    .io_producer_done       (_disassembler_io_out_control_done),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:33:28]
    .io_dmaOut_ready        (_dmaAddresser_io_in_ready),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:42:28]
    .io_dmaOut_valid        (_dmaPacketAssembler_io_dmaOut_valid),
    .io_dmaOut_bits_data    (_dmaPacketAssembler_io_dmaOut_bits_data),
    .io_dmaOut_bits_size    (_dmaPacketAssembler_io_dmaOut_bits_size)
  );
  LRWPANPacketDisassembler disassembler (	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:33:28]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_control_valid        (io_control_lrwpanDisassembler_in_valid),
    .io_in_control_bits_command (io_control_lrwpanDisassembler_in_bits_command),
    .io_in_data_sop             (io_modem_digital_rx_sop),
    .io_in_data_eop             (io_modem_digital_rx_eop),
    .io_in_data_data_valid      (io_modem_digital_rx_data_valid),
    .io_in_data_data_bits       (io_modem_digital_rx_data_bits),
    .io_out_control_length      (io_control_lrwpanDisassembler_out_length),
    .io_out_control_flag_crc    (io_control_lrwpanDisassembler_out_flag_crc),
    .io_out_control_done        (_disassembler_io_out_control_done),
    .io_out_control_busy        (io_control_lrwpanDisassembler_out_busy),
    .io_out_data_ready          (_dmaPacketAssembler_io_producer_data_ready),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:32:34]
    .io_out_data_valid          (_disassembler_io_out_data_valid),
    .io_out_data_bits           (_disassembler_io_out_data_bits),
    .io_constants_crcSeed       (io_constants_crcSeed),
    .io_state                   (io_state_disassemblerState)
  );
  BasebandDMAAddresser dmaAddresser (	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:42:28]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_ready            (_dmaAddresser_io_in_ready),
    .io_in_valid            (_dmaPacketAssembler_io_dmaOut_valid),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:32:34]
    .io_in_bits_data        (_dmaPacketAssembler_io_dmaOut_bits_data),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:32:34]
    .io_in_bits_size        (_dmaPacketAssembler_io_dmaOut_bits_size),	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:32:34]
    .io_out_ready           (io_dma_writeReq_ready),
    .io_out_valid           (io_dma_writeReq_valid),
    .io_out_bits_addr       (io_dma_writeReq_bits_addr),
    .io_out_bits_data       (io_dma_writeReq_bits_data),
    .io_out_bits_totalBytes (io_dma_writeReq_bits_totalBytes),
    .io_baseAddr_valid      (io_control_baseAddr_valid),
    .io_baseAddr_bits       (io_control_baseAddr_bits)
  );
  assign io_control_lrwpanAssembler_out_done = _assembler_io_out_control_done;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:16:25]
  assign io_control_lrwpanDisassembler_out_done = _disassembler_io_out_control_done;	// @[generators/baseband/src/main/scala/baseband/LRWPANBaseband.scala:33:28]
endmodule

