NDFramePage.OnPageTitleLoaded("SystemVerilogClass:uvm_port_base_","uvm_port_base#");NDSummary.OnSummaryLoaded("SystemVerilogClass:uvm_port_base_",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"]],[[2074,0,0,"uvm_port_base #(IF)"],[2075,0,2,"Functions","Functions"],[2076,0,1,"new","new"],[2077,0,1,"get_name","get_name"],[2078,0,1,"get_full_name","get_full_name"],[2079,0,1,"get_parent","get_parent"],[2080,0,1,"get_comp","get_comp"],[2081,0,1,"get_type_name","get_type_name"],[2082,0,1,"min_size","min_size"],[2083,0,1,"max_size","max_size"],[2084,0,1,"is_unbounded","is_unbounded"],[2085,0,1,"is_port","is_port"],[2086,0,1,"is_export","is_export"],[2087,0,1,"is_imp","is_imp"],[2088,0,1,"size","size"],[2089,0,1,"set_default_index","set_default_index"],[2090,0,1,"connect","connect"],[2091,0,1,"debug_connected_to","debug_connected_to"],[2092,0,1,"debug_provided_to","debug_provided_to"],[2093,0,1,"resolve_bindings","resolve_bindings"],[2094,0,1,"get_if","get_if"]]);