<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002233A1-20030102-D00000.TIF SYSTEM "US20030002233A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002233A1-20030102-D00001.TIF SYSTEM "US20030002233A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002233A1-20030102-D00002.TIF SYSTEM "US20030002233A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002233A1-20030102-D00003.TIF SYSTEM "US20030002233A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002233A1-20030102-D00004.TIF SYSTEM "US20030002233A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002233A1-20030102-D00005.TIF SYSTEM "US20030002233A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030002233A1-20030102-D00006.TIF SYSTEM "US20030002233A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002233</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10185806</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020627</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>P2001-196895</doc-number>
</priority-application-number>
<filing-date>20010628</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H02H007/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>361</class>
<subclass>018000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Switching power supply with overcurrent protection</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Hiroshi</given-name>
<family-name>Usui</family-name>
</name>
<residence>
<residence-non-us>
<city>Niiza-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>Gregory P. LaPointe</name-1>
<name-2>BACHMAN &amp; LaPOINTE, P.C.</name-2>
<address>
<address-1>Suite 1201</address-1>
<address-2>900 Chapel Street</address-2>
<city>New Haven</city>
<state>CT</state>
<postalcode>06510-2802</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A switching power supply with overcurrent protection is provided that comprises a current detection resistor <highlight><bold>8 </bold></highlight>for detecting electric current through an PET <highlight><bold>5</bold></highlight>; a capacitor <highlight><bold>11 </bold></highlight>for accumulating electric charge in response to overcurrent through the current detection resistor <highlight><bold>8 </bold></highlight>due to late OFF switching of the FET <highlight><bold>5; </bold></highlight>and a transistor <highlight><bold>12 </bold></highlight>for reducing source voltage applied to a feed terminal of a control circuit <highlight><bold>7 </bold></highlight>below an operation voltage. When accumulated electric charge in the capacitor <highlight><bold>11 </bold></highlight>exceeds a predetermined level, the transistor <highlight><bold>12 </bold></highlight>is operated to reduce source voltage for the control circuit <highlight><bold>7 </bold></highlight>below operative voltage to stop operation of the control circuit <highlight><bold>7 </bold></highlight>and to thereby restrain overcurrent during delayed time until OFF switching of the FET <highlight><bold>5. </bold></highlight></paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to a power supply, in particular a switching power supply for protecting electric elements from overcurrent caused by late switching operation of a switching element involved in the power supply. </paragraph>
</section>
<section>
<heading lvl="1">PRIOR ART </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> A prior art DC-DC converter is one of switching power supplies that comprise a transformer having primary and secondary windings; a switching transistor connected in series to the primary winding of the transformer and a DC power source; a current detection resistor connected in series to the switching element for detecting electric current through the switching element; an output smoothing circuit connected to the secondary winding of the transformer; and a control circuit for producing drive signals of controlled pulse duration to a control terminal of the switching transistor A feed terminal of the control circuit is connected to the DC power source through a starting resistor and to one end of a drive winding of the transformer through a diode The control circuit has a pulse generator or oscillator for generating periodic pulses that are supplied to various circuits in the control circuit. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> If the switching transistor is operated with increased or higher switching frequency, a considerable time delay occurs between periodic pulses from the oscillator and OFF switching of the switching transistor so that the switching transistor cannot timely be turned ON and OFF in exact synchronization with output pulses from the oscillator. With higher switching frequency of the switching transistor, OFF switching timing of the switching transistor is more delayed for output pulses from the oscillator so that a primary current flows through the switching transistor during the delayed period of time until OFF switching of the switching transistor to thereby cause overcurrent to flow through the secondary winding, and remarkable surge voltages occur on the secondary winding and drive winding of the transformer while the control circuit cannot be turned OFF due to increased voltage produced on the drive winding. In this way, remarkably increased peak current flows through the primary winding, and it may cause damage to the switching transistor and breakdown of other electric elements, however, the switching transistor cannot have its performance capable of switching with shorter ON width. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> An object of the present invention is to provide a switching power supply with overcurrent protection capable of effectively controlling excess current resulted from late OFF switching of a switching element to prevent breakdown of electric elements. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> The switching power supply according to the present invention comprises a transformer (<highlight><bold>2</bold></highlight>) having primary and secondary windings (<highlight><bold>3</bold></highlight>, <highlight><bold>4</bold></highlight>); a main switching element (<highlight><bold>5</bold></highlight>) connected in series to a DC power source (<highlight><bold>1</bold></highlight>) and the primary winding (<highlight><bold>3</bold></highlight>) of the transformer (<highlight><bold>2</bold></highlight>); an output smoothing circuit (<highlight><bold>6</bold></highlight>) connected to the secondary winding (<highlight><bold>4</bold></highlight>) of the transformer (<highlight><bold>2</bold></highlight>); and a control circuit (<highlight><bold>7</bold></highlight>) for producing drive signals to a control terminal of the main switching element (<highlight><bold>5</bold></highlight>) to turn the main switching element (<highlight><bold>6</bold></highlight>) ON and OFF and take out DC output from the output smoothing circuit (<highlight><bold>6</bold></highlight>); current detection means (<highlight><bold>8</bold></highlight>) for detecting electric current through the main switching element (<highlight><bold>5</bold></highlight>); storing means (<highlight><bold>100</bold></highlight>) for accumulating outputs from the current detection means (<highlight><bold>8</bold></highlight>); and voltage control means (<highlight><bold>200</bold></highlight>) for reducing source voltage applied to a feed terminal of the control circuit (<highlight><bold>7</bold></highlight>) below an operation voltage when output form the storing means (<highlight><bold>100</bold></highlight>) is over a predetermined value. The current detection means (<highlight><bold>8</bold></highlight>) detects the current through the main switching element (<highlight><bold>5</bold></highlight>) and produces detected outputs that are accumulated in the storing means (<highlight><bold>100</bold></highlight>). When excess current occurs due to late ON to OFF switching of the main switching element (<highlight><bold>5</bold></highlight>), the storing means (<highlight><bold>100</bold></highlight>) accumulates the excess current. When the accumulated voltage in the storing means (<highlight><bold>100</bold></highlight>) exceeds a predetermined level, the voltage control means (<highlight><bold>200</bold></highlight>) is operated to reduce the source voltage for the control circuit (<highlight><bold>7</bold></highlight>) below the operative voltage or to the OFF level to stop operation of the control circuit (<highlight><bold>7</bold></highlight>) and to thereby restrain excess current during delayed time until OFF switching of the main switching element (<highlight><bold>5</bold></highlight>). Deactivation of the control circuit (<highlight><bold>7</bold></highlight>) protects the main switching element (<highlight><bold>5</bold></highlight>) and output smoothing circuit (<highlight><bold>6</bold></highlight>) against excess current, and reducing electric stress thereon to prevent breakdown of these elements.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> These as well as other object of the present invention will become apparent during the course of the following description with reference to the accompanying drawings, in which: </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a circuit diagram of a prior art DC-DC converter. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a circuit diagram of a control circuit used in the DC-DC converter shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a time chart of electric current produced due to late OFF switching of a main switching element. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a graph showing output voltage variation of the prior art DC-DC converter with output current variation. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a circuit diagram of the switching power supply according to the present invention applied to a DC-DC converter; </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a time chart of electric current produced by late OFF switching of the main switching element. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a circuit diagram of a control circuit used in the DC-DC converter shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a partial circuit diagram of a second embodiment according to the present invention. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a partial circuit diagram of a third embodiment according to the present invention. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a partial circuit diagram of a fourth embodiment according to the present invention. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a partial circuit diagram of a fifth embodiment according to the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> Referring now to the accompanying drawings, <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a circuit diagram of a prior art DC-DC converter that comprises a transformer <highlight><bold>2</bold></highlight> having primary and secondary windings <highlight><bold>3</bold></highlight>, <highlight><bold>4</bold></highlight>; an field effect transistor (FET) <highlight><bold>5</bold></highlight> as a main switching element connected in series to primary winding <highlight><bold>3</bold></highlight> of transformer <highlight><bold>2</bold></highlight> and a DC power source <highlight><bold>1</bold></highlight>; a current detection resistor <highlight><bold>8</bold></highlight> connected in series to FET <highlight><bold>5</bold></highlight> for detecting electric current through FET <highlight><bold>5</bold></highlight>; an output smoothing circuit <highlight><bold>6</bold></highlight> connected to secondary winding <highlight><bold>4</bold></highlight> of transformer <highlight><bold>2</bold></highlight>; and a control circuit <highlight><bold>7</bold></highlight> for producing drive signals of controlled pulse duration to a control terminal or gate of FET <highlight><bold>5</bold></highlight>. Control circuit <highlight><bold>7</bold></highlight> has a feed terminal <highlight><bold>9</bold></highlight> connected to DC power source <highlight><bold>1</bold></highlight> through a starting resistor <highlight><bold>20</bold></highlight> and to one end of a drive winding <highlight><bold>21</bold></highlight> of transformer <highlight><bold>2</bold></highlight> through a diode <highlight><bold>22</bold></highlight>. Drive winding <highlight><bold>21</bold></highlight> is connected in parallel to diode <highlight><bold>22</bold></highlight> and capacitor <highlight><bold>23</bold></highlight>, and the other end of drive winding <highlight><bold>21</bold></highlight> is connected to DC power source <highlight><bold>1</bold></highlight>. Secondary winding <highlight><bold>4</bold></highlight> of transformer <highlight><bold>2</bold></highlight> is connected through output smoothing circuit <highlight><bold>6</bold></highlight> to output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight>. Output smoothing circuit <highlight><bold>6</bold></highlight> contains a rectifier diode <highlight><bold>50</bold></highlight> connected to one end of secondary winding <highlight><bold>4</bold></highlight>; and a smoothing capacitor <highlight><bold>51</bold></highlight> connected in parallel to secondary winding <highlight><bold>4</bold></highlight>. Connected to output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight> is a voltage detecting circuit <highlight><bold>26</bold></highlight> that includes an error detecting circuit not shown to produce differential output voltage of output voltage across output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight> from a reference voltage provided in voltage detecting circuit <highlight><bold>26</bold></highlight> so that the differential voltage is applied on a light emitting diode (LED) <highlight><bold>27</bold></highlight> to turn it ON. Accordingly, LED <highlight><bold>27</bold></highlight> emits light more brightly with increase of the differential voltage of the output voltage. A light receiving transistor <highlight><bold>28</bold></highlight> receives light from LED <highlight><bold>27</bold></highlight> supplied to a feedback terminal FB of control circuit <highlight><bold>7</bold></highlight> that produces output voltage of modulated pulse width to FET <highlight><bold>5</bold></highlight> to maintain substantially constant output voltage V<highlight><subscript>0 </subscript></highlight>from output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, control circuit <highlight><bold>7</bold></highlight> includes an input voltage regulator <highlight><bold>30</bold></highlight> and a drive circuit <highlight><bold>15</bold></highlight> connected to input voltage regulator <highlight><bold>30</bold></highlight>. Electric power is supplied to a feed terminal <highlight><bold>9</bold></highlight> of control circuit <highlight><bold>7</bold></highlight> from drive winding <highlight><bold>21</bold></highlight> and also from DC power source <highlight><bold>1</bold></highlight> through starting or trigger resistor <highlight><bold>20</bold></highlight>, and regulator <highlight><bold>30</bold></highlight> regulates voltage. Output from input voltage regulator <highlight><bold>30</bold></highlight> is applied on voltage dividing resistors <highlight><bold>31</bold></highlight>, <highlight><bold>32</bold></highlight> and a comparator <highlight><bold>33</bold></highlight>. A drive circuit <highlight><bold>15</bold></highlight> includes R-S flip flop <highlight><bold>35</bold></highlight>, a gate circuit <highlight><bold>34</bold></highlight> for receiving output from R-S flip flop <highlight><bold>35</bold></highlight> and a drive circuit <highlight><bold>38</bold></highlight> for producing drive pulses to FET <highlight><bold>5</bold></highlight> to turn it ON and OFF in response to outputs of gate circuit <highlight><bold>34</bold></highlight>. Drive circuit <highlight><bold>38</bold></highlight> comprises an activating transistor <highlight><bold>86</bold></highlight> for turning FET <highlight><bold>5</bold></highlight> ON, and a deactivating transistor <highlight><bold>37</bold></highlight> for turning FET <highlight><bold>5</bold></highlight> OFF. Collector of activating transistor <highlight><bold>36</bold></highlight> is connected to feed terminal <highlight><bold>9</bold></highlight>, and emitter of activating transistor <highlight><bold>36</bold></highlight> is connected to gate of FET <highlight><bold>5</bold></highlight> and collector of deactivating transistor <highlight><bold>37</bold></highlight>. Each base of activating and deactivating transistors <highlight><bold>36</bold></highlight>, <highlight><bold>37</bold></highlight> is connected to related output terminals of gate circuit <highlight><bold>34</bold></highlight>, and emitter of deactivating transistor <highlight><bold>37</bold></highlight> is grounded. External resistor <highlight><bold>40</bold></highlight> and external capacitor <highlight><bold>41</bold></highlight> are connected to oscillator <highlight><bold>13</bold></highlight> to adjust frequency of pulses generated from oscillator <highlight><bold>13</bold></highlight>. For example, a preferable control circuit <highlight><bold>7</bold></highlight> includes UC3842 made by Unitorode Corporation, Merimack, N.H. for controlling pulse width modulation (PWM) of output pulses to FET <highlight><bold>5</bold></highlight>. Error amplifier <highlight><bold>42</bold></highlight> has a non-inverting input terminal connected between voltage dividing resistors <highlight><bold>81</bold></highlight>, <highlight><bold>32</bold></highlight>, and an inverting input terminal connected to earth. Light receiving transistor <highlight><bold>28</bold></highlight> is connected to an output terminal of error amplifier <highlight><bold>42</bold></highlight> through feedback terminal FB of control circuit <highlight><bold>7</bold></highlight>. Control circuit <highlight><bold>7</bold></highlight> comprises a regulator <highlight><bold>43</bold></highlight>; and an excess current comparator <highlight><bold>14</bold></highlight> for comparing the output from current detection means <highlight><bold>8</bold></highlight> with output from regulator <highlight><bold>48</bold></highlight> to produce outputs that turn FET <highlight><bold>5</bold></highlight> OFF when output from current detection means <highlight><bold>8</bold></highlight> is higher than that of regulator <highlight><bold>43</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Output terminal of error amplifier <highlight><bold>42</bold></highlight> is also connected through regulator <highlight><bold>43</bold></highlight> to an inverted input terminal of a reset comparator <highlight><bold>44</bold></highlight> that has a non-inverting input terminal connected between FET <highlight><bold>5</bold></highlight> and current detection resistor <highlight><bold>8</bold></highlight>. Regulator <highlight><bold>43</bold></highlight> produces a reference voltage, and reset comparator <highlight><bold>44</bold></highlight> forms an excess current comparator <highlight><bold>14</bold></highlight> that produces outputs to R-S flip flop <highlight><bold>35</bold></highlight> to reset it from output terminal of reset comparator <highlight><bold>44</bold></highlight>, when electric current through current detection resistor <highlight><bold>8</bold></highlight> is over a current value corresponding to reference voltage determined by regulator <highlight><bold>43</bold></highlight>. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> In operation, electric current flows from DC power source <highlight><bold>1</bold></highlight> through starting or trigger resistor <highlight><bold>20</bold></highlight> to capacitor <highlight><bold>28</bold></highlight>, and capacitor <highlight><bold>28</bold></highlight> is charged to an operation voltage V<highlight><subscript>thon </subscript></highlight>of control circuit <highlight><bold>7</bold></highlight> so that oscillator <highlight><bold>18</bold></highlight> produces periodical pulse signals to gate circuit <highlight><bold>34</bold></highlight> and R-S flip flop <highlight><bold>35</bold></highlight>. When pulse signals from oscillator <highlight><bold>13</bold></highlight> are on low level, activating transistor <highlight><bold>36</bold></highlight> is turned ON while deactivating transistor <highlight><bold>37</bold></highlight> is turned OFF. Accordingly, FET <highlight><bold>5</bold></highlight> is switched ON to produce electric current from DC power source <highlight><bold>1</bold></highlight> through primary winding <highlight><bold>3</bold></highlight>, FET <highlight><bold>5</bold></highlight> and resistor <highlight><bold>8</bold></highlight> to accumulate electric energy in transformer <highlight><bold>2</bold></highlight>. Adversely, when pulse signals from oscillator <highlight><bold>13</bold></highlight> are on high level, R-S flip flop <highlight><bold>35</bold></highlight> is set to turn activating transistor <highlight><bold>36</bold></highlight> OFF while deactivating transistor <highlight><bold>37</bold></highlight> is turned ON. Accordingly, FET <highlight><bold>5</bold></highlight> is switched OFF to cease current flow through FET <highlight><bold>5</bold></highlight>, while electric energy accumulated in transformer <highlight><bold>2</bold></highlight> is discharged from secondary winding <highlight><bold>4</bold></highlight> through output smoothing circuit <highlight><bold>6</bold></highlight> to output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight>. In this way, activating and deactivating transistors <highlight><bold>36</bold></highlight>, <highlight><bold>87</bold></highlight> are alternately turned ON and OFF to periodically switch FET <highlight><bold>5</bold></highlight> ON and OFF in order to take out constant DC output from output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight> through output smoothing circuit <highlight><bold>6</bold></highlight>. A part of electric energy accumulated in transformer <highlight><bold>2</bold></highlight> is discharged from drive winding <highlight><bold>21</bold></highlight> and supplied to feed terminal <highlight><bold>9</bold></highlight> of control circuit <highlight><bold>7</bold></highlight> through diode <highlight><bold>22</bold></highlight> and capacitor <highlight><bold>23</bold></highlight> to drive control circuit <highlight><bold>7</bold></highlight>. Voltage detecting circuit <highlight><bold>26</bold></highlight> detects excess level of the output voltage over the reference voltage to turn LED <highlight><bold>27</bold></highlight> ON by excess outputs so that light receiving transistor <highlight><bold>28</bold></highlight> is operated to reduce outputs from error amplifier <highlight><bold>42</bold></highlight> and to thereby lower reference voltage determined by regulator <highlight><bold>43</bold></highlight>. Lowered reference voltage from regulator <highlight><bold>43</bold></highlight> is applied to inverted input terminal of reset comparator <highlight><bold>44</bold></highlight>. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> When voltage level applied on current detection resistor <highlight><bold>8</bold></highlight> is higher than reference voltage from regulator <highlight><bold>43</bold></highlight>, reset comparator <highlight><bold>44</bold></highlight> produces output to R-S flip flop <highlight><bold>85</bold></highlight> to turn it from set to reset condition. Accordingly, R-S flip flop <highlight><bold>35</bold></highlight> produces, from Q bar output terminal, output of high level to gate circuit <highlight><bold>34</bold></highlight> which therefore turns activating transistor <highlight><bold>36</bold></highlight> OFF and deactivating transistor <highlight><bold>37</bold></highlight> ON, turning FET <highlight><bold>5</bold></highlight> OFF- R-S flip flop <highlight><bold>35</bold></highlight> is retained in reset condition until it receives a subsequent drive pulse from oscillator <highlight><bold>13</bold></highlight> at set terminal of R-S flip flop <highlight><bold>35</bold></highlight> to maintain deactivating transistor <highlight><bold>37</bold></highlight> in ON condition and thereby keep FET <highlight><bold>5</bold></highlight> in OFF condition. In this way, control circuit <highlight><bold>7</bold></highlight> can produce to gate of FET <highlight><bold>5</bold></highlight> signals of pulse width modulation (PWM) to generate output voltage of substantially constant level from output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight>. When output voltage of input voltage regulator <highlight><bold>30</bold></highlight> is lowered below reference voltage <highlight><bold>89</bold></highlight>, comparator <highlight><bold>33</bold></highlight> produces all output to an inverted terminal of gate circuit <highlight><bold>34</bold></highlight> to turn activating transistor <highlight><bold>36</bold></highlight> OFF and cease operation of PET <highlight><bold>5</bold></highlight>. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> In prior art DC-DC converter shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, FET <highlight><bold>5</bold></highlight> performs ON and OFF operation so that primary current through FET <highlight><bold>5</bold></highlight> does not exceed a constant level (OCP/Overcurrent Protection level) as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> during overloaded condition across output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight>. In this case, if input voltage of DC power source <highlight><bold>1</bold></highlight> is constant, the converter produces a constant power output as shown by a curved line A-B of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> from output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight>. In this situation, output current I<highlight><subscript>o </subscript></highlight>increases when output voltage V<highlight><subscript>o </subscript></highlight>is lowered due to decrease of load impedance. Accordingly, if output current I<highlight><subscript>o </subscript></highlight>further increases due to further drop of output voltage V<highlight><subscript>o</subscript></highlight>, there would be a likelihood that rectifier diode <highlight><bold>50</bold></highlight> of output smoothing circuit <highlight><bold>6</bold></highlight> breaks down because of increased electric stress on rectifier diode <highlight><bold>50</bold></highlight> connected to output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> In a typical protective manner, comparator <highlight><bold>38</bold></highlight> detects lowered output voltage V<highlight><subscript>o </subscript></highlight>below reference voltage <highlight><bold>39</bold></highlight> to produce an output to stop operation of control circuit <highlight><bold>7</bold></highlight> since output voltage form drive winding <highlight><bold>21</bold></highlight> is proportional to output voltage V<highlight><subscript>o </subscript></highlight>from output terminals <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Specifically, when output voltage V<highlight><subscript>o </subscript></highlight>is lowered from A point shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, excess current comparator <highlight><bold>14</bold></highlight> starts to operate and generate output which turns R-S flip flop <highlight><bold>85</bold></highlight> RESET and FET <highlight><bold>5</bold></highlight> OFF. When output voltage V<highlight><subscript>0 </subscript></highlight>reaches B point of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, source voltage of control circuit <highlight><bold>7</bold></highlight> is lowered to OFF voltage V<highlight><subscript>thoff</subscript></highlight>. Subsequently, capacitor <highlight><bold>23</bold></highlight> is charged by electric current through trigger resistor <highlight><bold>20</bold></highlight>, and control circuit <highlight><bold>7</bold></highlight> again starts to operate when capacitor <highlight><bold>23</bold></highlight> is charged to ON level. However, operation of excess current comparator <highlight><bold>14</bold></highlight> turns FET <highlight><bold>5</bold></highlight> OFF, and therefore, control circuit <highlight><bold>7</bold></highlight> repeats intermittent ON and OFF operation to reduce continuous electric stress on rectifier diode <highlight><bold>50</bold></highlight> and prevent breakdown of related elements. In this respect, it should be noted that intermittent ON and OFF operation of control circuit <highlight><bold>7</bold></highlight> can be performed between B and zero points shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> in a lower switching frequency range of FET <highlight><bold>5</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> However, if switching frequency of FET <highlight><bold>5</bold></highlight> increases to higher level, a considerable time delay occurs between starting of reset comparator <highlight><bold>44</bold></highlight> and OFF switching of FET <highlight><bold>5</bold></highlight> that therefore cannot timely be turned ON and OFF based on outputs from oscillator <highlight><bold>13</bold></highlight>. In such higher switching frequency that results in significant time delay between starting of reset comparator <highlight><bold>44</bold></highlight> and OFF switching of PET <highlight><bold>5</bold></highlight>, primary current flows through FET <highlight><bold>5</bold></highlight> to form ON pulses of minimum time width over OCP level shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, however, FET <highlight><bold>5</bold></highlight> cannot have performance capable of switching operation with shorter ON width. Also, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, with increase of primary current I<highlight><subscript>d </subscript></highlight>through primary winding <highlight><bold>3</bold></highlight>, remarkable surge voltages occur on secondary winding <highlight><bold>4</bold></highlight> and drive winding <highlight><bold>21</bold></highlight> of transformer <highlight><bold>2</bold></highlight>, and control circuit <highlight><bold>7</bold></highlight> cannot be turned OFF due to increased rectified voltage produced on drive winding <highlight><bold>21</bold></highlight>. In this way, remarkably increased peak current through primary winding <highlight><bold>3</bold></highlight> may cause damage to FET <highlight><bold>5</bold></highlight> and breakdown of rectifier diode <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> FIGS. <highlight><bold>5</bold></highlight> to <highlight><bold>11</bold></highlight> illustrate preferred embodiments of DC-DC converter according to the present invention wherein same reference symbols are used in FIGS. <highlight><bold>5</bold></highlight> to <highlight><bold>11</bold></highlight> to indicate substantially similar components as those shown in FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>4</bold></highlight> and avoid the repeated description. In a switching power supply according to the preferred embodiment of the present invention applied to a DC-DC converter shown in <cross-reference target="DRAWINGS">FIGS. 5 and 6</cross-reference>, connected in parallel to current detecting resistor <highlight><bold>8</bold></highlight> is storing means <highlight><bold>100</bold></highlight> that comprises a rectifier diode <highlight><bold>10</bold></highlight> as a rectifier element for rectifying outputs from current detection means <highlight><bold>8</bold></highlight>; and a capacitor <highlight><bold>11</bold></highlight> connected in series to diode <highlight><bold>10</bold></highlight> for accumulating outputs from capacitor <highlight><bold>11</bold></highlight>. Voltage control means <highlight><bold>200</bold></highlight> comprises a transistor <highlight><bold>12</bold></highlight> as a control switching element having two main terminals and a control terminal, and one of the main terminals is a collector connected through a resistor <highlight><bold>45</bold></highlight> to feed terminal <highlight><bold>9</bold></highlight> of control circuit <highlight><bold>7</bold></highlight>, the other of the main terminals is an emitter connected to a negative terminal of DC power source <highlight><bold>1</bold></highlight>, and control terminal is a base connected between diode <highlight><bold>10</bold></highlight> and capacitor <highlight><bold>11</bold></highlight>. Control circuit <highlight><bold>7</bold></highlight> is deactivated when source voltage of feed terminal <highlight><bold>9</bold></highlight> is reduced to OFF level V<highlight><subscript>thoff </subscript></highlight>due to operation of voltage control means <highlight><bold>200</bold></highlight>. Capacitor <highlight><bold>11</bold></highlight> is discharged when voltage control means <highlight><bold>200</bold></highlight> reduces source voltage of control circuit <highlight><bold>7</bold></highlight> below operative voltage or to OFF level. Voltage control means <highlight><bold>200</bold></highlight> produces outputs that turn PET <highlight><bold>5</bold></highlight> OFF through comparator <highlight><bold>33</bold></highlight>. When capacitor <highlight><bold>11</bold></highlight> is charged to a level over a threshold value V<highlight><subscript>ID </subscript></highlight>set for base of transistor <highlight><bold>12</bold></highlight>, it is turned ON to reduce source voltage for control circuit <highlight><bold>7</bold></highlight> below operative voltage, and therefore, control circuit <highlight><bold>7</bold></highlight> stops operation to control excess current during delayed time until OFF switching of FET <highlight><bold>5</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> When switching frequency of FET <highlight><bold>5</bold></highlight> rises to some extent, overcurrent flows through FET <highlight><bold>5</bold></highlight> and current detecting resistor <highlight><bold>8</bold></highlight> during delayed time between output from comparator <highlight><bold>44</bold></highlight> and OFF switching of FET <highlight><bold>5</bold></highlight>, and capacitor <highlight><bold>11</bold></highlight> can accumulate overcurrent flowing through FET <highlight><bold>5</bold></highlight> and rectifier diode <highlight><bold>10</bold></highlight>. When electric charge accumulated in capacitor <highlight><bold>11</bold></highlight> exceeds control threshold V<highlight><subscript>ID </subscript></highlight>set for base of transistor <highlight><bold>12</bold></highlight>, it is turned ON at point t<highlight><subscript>1 </subscript></highlight>of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, reducing source voltage on feed terminal <highlight><bold>9</bold></highlight> below operation voltage to stop operation of control circuit <highlight><bold>7</bold></highlight>. Then, current flows through base-emitter of transistor <highlight><bold>12</bold></highlight> to discharge charged level of capacitor <highlight><bold>11</bold></highlight> below control threshold V<highlight><subscript>ID</subscript></highlight>, turning transistor <highlight><bold>12</bold></highlight> OFF. Subsequently, capacitor <highlight><bold>23</bold></highlight> is charged through starting resistor <highlight><bold>20</bold></highlight> to re-start operation of control circuit <highlight><bold>7</bold></highlight>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The present invention is not limited to the foregoing embodiments, and may contain more various variations in the embodiments. For example, as shown in <cross-reference target="DRAWINGS">FIG. 8, a</cross-reference> resistor <highlight><bold>46</bold></highlight> may be connected in parallel to capacitor <highlight><bold>11</bold></highlight> for discharge. Also, as shown in <cross-reference target="DRAWINGS">FIG. 9, a</cross-reference> resistor <highlight><bold>47</bold></highlight> may be connected between capacitor <highlight><bold>11</bold></highlight> and rectifier diode <highlight><bold>10</bold></highlight>. In this case, only peak current of overcurrent may be accumulated in capacitor <highlight><bold>11</bold></highlight> through a voltage regulating element such as a Zener diode or avalanche diode is connected between capacitor <highlight><bold>11</bold></highlight> and rectifier diode <highlight><bold>10</bold></highlight> in lieu of resistor <highlight><bold>47</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, in place of diode <highlight><bold>10</bold></highlight>, a switching element <highlight><bold>16</bold></highlight> for gate may be provided comprising a transistor <highlight><bold>48</bold></highlight> with the base connected to output terminal of oscillator <highlight><bold>13</bold></highlight> through inverter <highlight><bold>49</bold></highlight> In this case, capacitor <highlight><bold>11</bold></highlight> can accumulate overcurrent since transistor <highlight><bold>48</bold></highlight> is turned ON during OFF period of oscillator <highlight><bold>13</bold></highlight> that produces low level outputs. Also, as shown in <cross-reference target="DRAWINGS">FIG. 11, a</cross-reference> Zener diode <highlight><bold>17</bold></highlight> as a voltage regulating element is connected between transistor <highlight><bold>48</bold></highlight> and capacitor <highlight><bold>11</bold></highlight> to accumulate only peak current of overcurrent in capacitor <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> With the switching power supply according to the present invention, can effectively control overcurrent resulted during late off switching of the main switching element operated with high frequency to protect the main switching element and rectification smoothing circuit from overcurrent, reducing electrical stress, preventing breakdown of electric elements for safe drive of the power supply. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed are: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight> A switching power supply comprising a transformer having primary and secondary windings; a main switching element connected in series to a DC power source and said primary winding of said transformer; an output smoothing circuit connected to said secondary winding of said transformer; and a control circuit for producing drive signals to a control terminal of said main switching element to turn said main switching element ON and OFF and take out DC output from said output smoothing circuit; 
<claim-text>current detection means for detecting electric current through said main switching element; </claim-text>
<claim-text>storing means for accumulating outputs from said current detection means; and </claim-text>
<claim-text>voltage control means for reducing source voltage applied to a power terminal of said control circuit below an operation voltage when output form said storing means is over a predetermined value. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight> The switching power supply as defined in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said storing means comprises a rectifying element for rectifying outputs from said current detection means; and a capacitor connected in series to said rectifying element for accumulating the outputs from said capacitor. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight> The switching power supply as defined in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said voltage control means comprises a control switching element having at least two main terminals and a control terminal, one of said main terminals being connected to the feed terminal of said control circuit, the other of said main terminals being connected to a negative terminal of said DC power source, said control terminal being connected between said rectifier element and capacitor. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight> The switching power supply as defined in any one of <dependent-claim-reference depends_on="CLM-00001">claims 1</dependent-claim-reference> to <dependent-claim-reference depends_on="CLM-00003">3</dependent-claim-reference>, wherein said control circuit comprises a regulator; and an excess current comparator for comparing the output from said current detection means with output from said regulator to produce outputs that turn said main switching element OFF when the output from said current detection means is higher than that of the regulator. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight> The switching power supply as defined in <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein said voltage control means produces outputs that turn the main switching element OFF through a comparator. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight> The switching power supply as defined in <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference> or <highlight><bold>5</bold></highlight>, wherein said control circuit is deactivated when the source voltage of the feed terminal is reduced to the OFF level due to operation of the voltage control means. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight> The switching power supply as defined in any one of <dependent-claim-reference depends_on="CLM-00001">claims 1</dependent-claim-reference> to <dependent-claim-reference depends_on="CLM-00003">3</dependent-claim-reference>, wherein a drive winding of said transformer is connected to said feed terminal of the control circuit. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight> The switching power supply as defined in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said capacitor is discharged when the voltage control means reduces the source voltage of the control circuit below the operative voltage. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight> The switching power supply as defined in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said switching power supply is a DC-DC converter.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>5</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002233A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002233A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002233A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002233A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002233A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002233A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030002233A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
