m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/mcuTestbench/tests/registerFileTests
valu
Z1 !s110 1699801478
!i10b 1
!s100 5CiL33hh><OUlJ6S_O?4V0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IZ`38m]jV:`]g_6UK5f47Y2
R0
w1698690557
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 82
L0 3 126
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1699801478.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
valuAMux
R1
!i10b 1
!s100 <_^moo^=nHZ7jLk<QSDT_0
R2
I8b?`2@WOXKm:7CIZU5aa`2
R0
w1699568663
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 81
L0 6 23
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@a@mux
valuBMux
R1
!i10b 1
!s100 c_>OVFfa8_aL<]LMj:lE01
R2
InJ91LjNCSZlJK0zk]I_KJ3
R0
w1699632889
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 80
L0 6 31
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@b@mux
valuGroupDecoder
Z8 !s110 1699801477
!i10b 1
!s100 m]<eUT3>[N8cBAg[M9G_E3
R2
ImJ6@z<BEb:a?Q=;=k<mP;2
R0
w1699731447
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 74
L0 34 93
R3
R4
r1
!s85 0
31
Z9 !s108 1699801477.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nalu@group@decoder
vbranchLogic
Z10 !s110 1699801479
!i10b 1
!s100 Ulj?3X^dm]U]M5B;o<Rm:2
R2
Ii<X=VQ`lMQ[E`RN]HCYR=0
R0
w1698940488
8C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
FC:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
!i122 89
L0 6 62
R3
R4
r1
!s85 0
31
Z11 !s108 1699801479.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s101 -O0
!i113 1
R6
R7
nbranch@logic
vbusController
R1
!i10b 1
!s100 1b9RoQ^O=CBjJOcUD0Cmz0
R2
IUQgGHz[Xlh66G?MKjQ1XB0
R0
w1699566130
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 77
L0 9 77
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
R6
R7
nbus@controller
vccRegisters
R1
!i10b 1
!s100 V<U1l[o^iekTHPm@OJdUN0
R2
IcEjMA2XWPI1XY=RP<A_8B2
R0
w1699791908
8C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
!i122 79
L0 7 46
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s101 -O0
!i113 1
R6
R7
ncc@registers
vcore
R10
!i10b 1
!s100 PWIFgSgkS[]o1YMGC8KSC1
R2
IVPnmRS5<T;4]dY?J3YW`51
R0
w1699794073
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 85
L0 6 435
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s101 -O0
!i113 1
R6
R7
vfullALU
R1
!i10b 1
!s100 Nd3h2[oV[ZKG<DIVoQlVd2
R2
I:`h4AYgCh9B:gnD;H[W@f2
R0
w1699792290
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 83
L0 9 76
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s101 -O0
!i113 1
R6
R7
nfull@a@l@u
vgeneralGroupDecoder
R8
!i10b 1
!s100 EeiV?=1iMcW;UUP7lmCD@3
R2
IXU@>9mfF@kBT;FYNILA`n0
R0
w1698750257
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 71
L0 12 54
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
ngeneral@group@decoder
vinstructionPhaseDecoder
R1
!i10b 1
!s100 ]0<3GOeP?_j5b8IjW`>Dn1
R2
I:9k2iHUdb2NUkQEQBGGJl1
R0
w1698776406
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 84
L0 3 74
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
vinterruptMaskRegister
Z12 !s110 1699801476
!i10b 1
!s100 GW1S5NbBNb[KL1X0YELb72
R2
IBaG=d1l;ESS`b[;k7gWaY1
R0
w1698748687
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
!i122 62
L0 7 71
R3
R4
r1
!s85 0
31
Z13 !s108 1699801476.000000
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@mask@register
vinterruptStateMachine
R1
!i10b 1
!s100 CNoXG_QXjA:L=bF5J0j5`1
R2
I[zZ>@`8bmO@^]48;A`RLJ2
R0
w1699790739
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 75
L0 17 269
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@state@machine
vjumpGroupDecoder
R8
!i10b 1
!s100 jz9jlV]:YJBz_0`be[SFk3
R2
Ik0EjL2@>PKW4Smd;2<;A]3
R0
w1699794012
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 72
L0 29 189
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
njump@group@decoder
vloadStoreGroupDecoder
R8
!i10b 1
!s100 =f[[`5`K?0kZLbBMcF2]81
R2
IC2nWRGYd<S^U`l:0S38hC2
R0
w1699801419
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 73
L0 77 248
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nload@store@group@decoder
vmemoryMapper
R8
!i10b 1
!s100 L8E]`QZVT4=MQYmih8];P2
R2
Ilggg_8YMPKOEiCPeQ2?0j0
R0
w1699542401
8C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
FC:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
!i122 67
L0 11 142
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\memoryMapper\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|
!s101 -O0
!i113 1
R6
R7
nmemory@mapper
vopxMultiplexer
R8
!i10b 1
!s100 UYfhm?_]GakU>aJY2@?TV3
R2
IYeTXGn7o1394C@ddRmKi[1
R0
w1699732184
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 70
L0 7 171
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s101 -O0
!i113 1
R6
R7
nopx@multiplexer
vprogramCounter
R1
!i10b 1
!s100 EjcomzNO6;hEA<az=aY`g2
R2
IUPn[?90kb0cPiz^a<0YV:2
R0
w1698955888
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 76
L0 16 103
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s101 -O0
!i113 1
R6
R7
nprogram@counter
vprotoBoard
R10
!i10b 1
!s100 UjKdJGMYdfjD?BG3b^bdK3
R2
I`J@j6mEDY<<>QXYMMJMzZ0
R0
w1699636769
8C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/protoBoard.v
FC:/Users/Duncan/git/ForthCPU/mcuTestbench/source/protoBoard.v
!i122 86
L0 8 127
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/protoBoard.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/protoBoard.v|
!s101 -O0
!i113 1
R6
R7
nproto@board
vRAM
!s110 1699804044
!i10b 1
!s100 1VM55Ii7@:FX4=?zYJHXL3
R2
ILzjWWK^fKBPB8bWJ>LYEO3
R0
w1699803840
8C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
FC:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
!i122 92
L0 8 1337
R3
R4
r1
!s85 0
31
!s108 1699804044.000000
!s107 C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|
!s101 -O0
!i113 1
R6
R7
n@r@a@m
vregisterFile
R1
!i10b 1
!s100 2gaj?z<NMDa;H[ER8a_eG2
R2
IW17V]Km9OHzNRlfnfMkM^2
R0
w1699570737
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 78
L0 3 104
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s101 -O0
!i113 1
R6
R7
nregister@file
vregisterFileTestROM
R10
!i10b 1
!s100 L9@OUk^LMILGJzkF>[07c3
R2
IgNDeHg;WB9a?C7Rl`kPCS0
R0
w1699800072
8C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/registerFileTestROM.v
FC:/Users/Duncan/git/ForthCPU/mcuTestbench/source/registerFileTestROM.v
!i122 90
L0 8 843
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/registerFileTestROM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/registerFileTestROM.v|
!s101 -O0
!i113 1
R6
R7
nregister@file@test@r@o@m
vregisterFileTests
R10
!i10b 1
!s100 cQ?93;UM>`M>5j1QRG8o;1
R2
I7U9c=l67lE_bMcKR]EVZm1
R0
w1699799801
8C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/registerFileTests.v
FC:/Users/Duncan/git/ForthCPU/mcuTestbench/source/registerFileTests.v
!i122 88
L0 5 74
R3
R4
r1
!s85 0
31
R11
!s107 C:\Users\Duncan\git\ForthCPU\mcuTestbench\source\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\mcuTestbench\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/registerFileTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/registerFileTests.v|
!s101 -O0
!i113 1
R6
R7
nregister@file@tests
vregisters
R10
!i10b 1
!s100 >A=?U_namgY:`RofcKS112
R2
IW3NfdO<RG[=GN=YGmAW2Z0
R0
w1698680998
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 91
L0 8 166
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s101 -O0
!i113 1
R6
R7
vregisterSequencer
R8
!i10b 1
!s100 BW[Nfo=THaO=52RcVY[H>0
R2
IW:0aVEifFWJcOgmLgNo@13
R0
w1699794173
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 69
L0 33 147
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s101 -O0
!i113 1
R6
R7
nregister@sequencer
vtestArticle
R10
!i10b 1
!s100 W1<^C:QP`o5891d06?VQI2
R2
Ii3Hbb;9?=FQH<U5KQYWzY0
R0
w1699637057
8C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/testArticle.v
FC:/Users/Duncan/git/ForthCPU/mcuTestbench/source/testArticle.v
!i122 87
L0 8 158
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/testArticle.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/testArticle.v|
!s101 -O0
!i113 1
R6
R7
ntest@article
vtestResources
R8
!i10b 1
!s100 XMlI?;93_QdCbBZBo7zL30
R2
IQlQDK?BAMgF=TGGfUC>7Z3
R0
w1699636997
8C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/testResources.v
FC:/Users/Duncan/git/ForthCPU/mcuTestbench/source/testResources.v
!i122 68
L0 3 143
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\mcuTestbench\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/testResources.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/mcuTestbench/source/testResources.v|
!s101 -O0
!i113 1
R6
R7
ntest@resources
vUART
R8
!i10b 1
!s100 7:MTAoScK5g3Z]S@ZGg<<1
R2
I9ZX@FEU[afldKzmzoo;<M2
R0
w1699569497
8C:/Users/Duncan/git/ForthCPU/UART/source/UART.v
FC:/Users/Duncan/git/ForthCPU/UART/source/UART.v
!i122 65
L0 27 145
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\UART\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t
vUART_RX
R12
!i10b 1
!s100 8<:NnOj43TZPRc3IaKHQj2
R2
IVlgQU_2:FPUXfakz7LzK]0
R0
w1698344663
8C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
FC:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
!i122 64
L0 14 124
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t_@r@x
vUART_TX
R12
!i10b 1
!s100 i^RC02Ue@IK6?aFToAl2i2
R2
IBSW`WB^D9b]H:ZI[PZjMe0
R0
w1698429806
8C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
FC:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
!i122 63
L0 14 133
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t_@t@x
