#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x57aceda770b0 .scope module, "instruction_decode_stage" "instruction_decode_stage" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 64 "rd_data";
    .port_info 6 /INPUT 32 "instruction";
    .port_info 7 /OUTPUT 64 "rs1_data";
    .port_info 8 /OUTPUT 64 "rs2_data";
    .port_info 9 /OUTPUT 64 "immediate";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 1 "mem_read";
    .port_info 12 /OUTPUT 1 "mem_to_reg";
    .port_info 13 /OUTPUT 2 "alu_op";
    .port_info 14 /OUTPUT 1 "mem_write";
    .port_info 15 /OUTPUT 1 "alu_src";
    .port_info 16 /OUTPUT 1 "reg_write";
v0x57aceda967d0_0 .net "alu_op", 1 0, v0x57aceda47cb0_0;  1 drivers
v0x57aceda968b0_0 .net "alu_src", 0 0, v0x57aceda93f90_0;  1 drivers
v0x57aceda96950_0 .net "branch", 0 0, v0x57aceda94050_0;  1 drivers
o0x7135d3efe5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x57aceda96a20_0 .net "clk", 0 0, o0x7135d3efe5b8;  0 drivers
v0x57aceda96af0_0 .net "immediate", 63 0, v0x57aceda950a0_0;  1 drivers
o0x7135d3efe4f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57aceda96b90_0 .net "instruction", 31 0, o0x7135d3efe4f8;  0 drivers
v0x57aceda96c60_0 .net "mem_read", 0 0, v0x57aceda940f0_0;  1 drivers
v0x57aceda96d30_0 .net "mem_to_reg", 0 0, v0x57aceda941b0_0;  1 drivers
v0x57aceda96e00_0 .net "mem_write", 0 0, v0x57aceda942c0_0;  1 drivers
o0x7135d3efe618 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x57aceda96ed0_0 .net "rd_addr", 4 0, o0x7135d3efe618;  0 drivers
o0x7135d3efe648 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57aceda96fa0_0 .net "rd_data", 63 0, o0x7135d3efe648;  0 drivers
v0x57aceda97070_0 .net "reg_write", 0 0, v0x57aceda94460_0;  1 drivers
o0x7135d3efec78 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x57aceda97110_0 .net "rs1_addr", 4 0, o0x7135d3efec78;  0 drivers
v0x57aceda971b0_0 .net "rs1_data", 63 0, v0x57aceda96350_0;  1 drivers
o0x7135d3efecd8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x57aceda97280_0 .net "rs2_addr", 4 0, o0x7135d3efecd8;  0 drivers
v0x57aceda97350_0 .net "rs2_data", 63 0, v0x57aceda96510_0;  1 drivers
o0x7135d3efed38 .functor BUFZ 1, C4<z>; HiZ drive
v0x57aceda97420_0 .net "rst", 0 0, o0x7135d3efed38;  0 drivers
L_0x57aceda9a140 .part o0x7135d3efe4f8, 0, 7;
S_0x57aceda5e290 .scope module, "cnt" "control" 2 25, 3 1 0, S_0x57aceda770b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 2 "alu_op";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 1 "reg_write";
P_0x57aceda6f6e0 .param/l "BEQ" 1 3 15, C4<1100011>;
P_0x57aceda6f720 .param/l "LD" 1 3 13, C4<0000011>;
P_0x57aceda6f760 .param/l "R_TYPE" 1 3 12, C4<0110011>;
P_0x57aceda6f7a0 .param/l "SD" 1 3 14, C4<0100011>;
v0x57aceda47cb0_0 .var "alu_op", 1 0;
v0x57aceda93f90_0 .var "alu_src", 0 0;
v0x57aceda94050_0 .var "branch", 0 0;
v0x57aceda940f0_0 .var "mem_read", 0 0;
v0x57aceda941b0_0 .var "mem_to_reg", 0 0;
v0x57aceda942c0_0 .var "mem_write", 0 0;
v0x57aceda94380_0 .net "opcode", 6 0, L_0x57aceda9a140;  1 drivers
v0x57aceda94460_0 .var "reg_write", 0 0;
E_0x57aceda0abe0 .event anyedge, v0x57aceda94380_0;
S_0x57aceda94670 .scope module, "imm_gen" "immediate_gen" 2 48, 4 1 0, S_0x57aceda770b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "immediate";
v0x57aceda94870_0 .net *"_ivl_11", 0 0, L_0x57aceda9a690;  1 drivers
v0x57aceda94970_0 .net *"_ivl_13", 5 0, L_0x57aceda9a770;  1 drivers
v0x57aceda94a50_0 .net *"_ivl_15", 3 0, L_0x57aceda9a810;  1 drivers
L_0x7135d3eb5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57aceda94b10_0 .net/2u *"_ivl_16", 0 0, L_0x7135d3eb5018;  1 drivers
v0x57aceda94bf0_0 .net *"_ivl_3", 6 0, L_0x57aceda9a300;  1 drivers
v0x57aceda94d20_0 .net *"_ivl_5", 4 0, L_0x57aceda9a3d0;  1 drivers
v0x57aceda94e00_0 .net *"_ivl_9", 0 0, L_0x57aceda9a5f0;  1 drivers
v0x57aceda94ee0_0 .net "b_imm", 12 0, L_0x57aceda9a960;  1 drivers
v0x57aceda94fc0_0 .net "i_imm", 11 0, L_0x57aceda9a260;  1 drivers
v0x57aceda950a0_0 .var "immediate", 63 0;
v0x57aceda95180_0 .net "instruction", 31 0, o0x7135d3efe4f8;  alias, 0 drivers
v0x57aceda95260_0 .net "s_imm", 11 0, L_0x57aceda9a4a0;  1 drivers
E_0x57aceda2e290 .event anyedge, v0x57aceda95180_0, v0x57aceda94fc0_0, v0x57aceda95260_0, v0x57aceda94ee0_0;
L_0x57aceda9a260 .part o0x7135d3efe4f8, 20, 12;
L_0x57aceda9a300 .part o0x7135d3efe4f8, 25, 7;
L_0x57aceda9a3d0 .part o0x7135d3efe4f8, 7, 5;
L_0x57aceda9a4a0 .concat [ 5 7 0 0], L_0x57aceda9a3d0, L_0x57aceda9a300;
L_0x57aceda9a5f0 .part o0x7135d3efe4f8, 31, 1;
L_0x57aceda9a690 .part o0x7135d3efe4f8, 7, 1;
L_0x57aceda9a770 .part o0x7135d3efe4f8, 25, 6;
L_0x57aceda9a810 .part o0x7135d3efe4f8, 8, 4;
LS_0x57aceda9a960_0_0 .concat [ 1 4 6 1], L_0x7135d3eb5018, L_0x57aceda9a810, L_0x57aceda9a770, L_0x57aceda9a690;
LS_0x57aceda9a960_0_4 .concat [ 1 0 0 0], L_0x57aceda9a5f0;
L_0x57aceda9a960 .concat [ 12 1 0 0], LS_0x57aceda9a960_0_0, LS_0x57aceda9a960_0_4;
S_0x57aceda953a0 .scope module, "rf" "register_file" 2 36, 5 1 0, S_0x57aceda770b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "rs1_addr";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 64 "rd_data";
    .port_info 7 /OUTPUT 64 "rs1_data";
    .port_info 8 /OUTPUT 64 "rs2_data";
v0x57aceda95980_0 .net "clk", 0 0, o0x7135d3efe5b8;  alias, 0 drivers
v0x57aceda95a60_0 .var/i "i", 31 0;
v0x57aceda95b40_0 .net "rd_addr", 4 0, o0x7135d3efe618;  alias, 0 drivers
v0x57aceda95c00_0 .net "rd_data", 63 0, o0x7135d3efe648;  alias, 0 drivers
v0x57aceda95ce0_0 .net "reg_write", 0 0, v0x57aceda94460_0;  alias, 1 drivers
v0x57aceda95dd0 .array "registers", 31 0, 63 0;
v0x57aceda96270_0 .net "rs1_addr", 4 0, o0x7135d3efec78;  alias, 0 drivers
v0x57aceda96350_0 .var "rs1_data", 63 0;
v0x57aceda96430_0 .net "rs2_addr", 4 0, o0x7135d3efecd8;  alias, 0 drivers
v0x57aceda96510_0 .var "rs2_data", 63 0;
v0x57aceda965f0_0 .net "rst", 0 0, o0x7135d3efed38;  alias, 0 drivers
E_0x57aceda785e0 .event posedge, v0x57aceda95980_0;
v0x57aceda95dd0_0 .array/port v0x57aceda95dd0, 0;
v0x57aceda95dd0_1 .array/port v0x57aceda95dd0, 1;
v0x57aceda95dd0_2 .array/port v0x57aceda95dd0, 2;
E_0x57aceda71f50/0 .event anyedge, v0x57aceda96270_0, v0x57aceda95dd0_0, v0x57aceda95dd0_1, v0x57aceda95dd0_2;
v0x57aceda95dd0_3 .array/port v0x57aceda95dd0, 3;
v0x57aceda95dd0_4 .array/port v0x57aceda95dd0, 4;
v0x57aceda95dd0_5 .array/port v0x57aceda95dd0, 5;
v0x57aceda95dd0_6 .array/port v0x57aceda95dd0, 6;
E_0x57aceda71f50/1 .event anyedge, v0x57aceda95dd0_3, v0x57aceda95dd0_4, v0x57aceda95dd0_5, v0x57aceda95dd0_6;
v0x57aceda95dd0_7 .array/port v0x57aceda95dd0, 7;
v0x57aceda95dd0_8 .array/port v0x57aceda95dd0, 8;
v0x57aceda95dd0_9 .array/port v0x57aceda95dd0, 9;
v0x57aceda95dd0_10 .array/port v0x57aceda95dd0, 10;
E_0x57aceda71f50/2 .event anyedge, v0x57aceda95dd0_7, v0x57aceda95dd0_8, v0x57aceda95dd0_9, v0x57aceda95dd0_10;
v0x57aceda95dd0_11 .array/port v0x57aceda95dd0, 11;
v0x57aceda95dd0_12 .array/port v0x57aceda95dd0, 12;
v0x57aceda95dd0_13 .array/port v0x57aceda95dd0, 13;
v0x57aceda95dd0_14 .array/port v0x57aceda95dd0, 14;
E_0x57aceda71f50/3 .event anyedge, v0x57aceda95dd0_11, v0x57aceda95dd0_12, v0x57aceda95dd0_13, v0x57aceda95dd0_14;
v0x57aceda95dd0_15 .array/port v0x57aceda95dd0, 15;
v0x57aceda95dd0_16 .array/port v0x57aceda95dd0, 16;
v0x57aceda95dd0_17 .array/port v0x57aceda95dd0, 17;
v0x57aceda95dd0_18 .array/port v0x57aceda95dd0, 18;
E_0x57aceda71f50/4 .event anyedge, v0x57aceda95dd0_15, v0x57aceda95dd0_16, v0x57aceda95dd0_17, v0x57aceda95dd0_18;
v0x57aceda95dd0_19 .array/port v0x57aceda95dd0, 19;
v0x57aceda95dd0_20 .array/port v0x57aceda95dd0, 20;
v0x57aceda95dd0_21 .array/port v0x57aceda95dd0, 21;
v0x57aceda95dd0_22 .array/port v0x57aceda95dd0, 22;
E_0x57aceda71f50/5 .event anyedge, v0x57aceda95dd0_19, v0x57aceda95dd0_20, v0x57aceda95dd0_21, v0x57aceda95dd0_22;
v0x57aceda95dd0_23 .array/port v0x57aceda95dd0, 23;
v0x57aceda95dd0_24 .array/port v0x57aceda95dd0, 24;
v0x57aceda95dd0_25 .array/port v0x57aceda95dd0, 25;
v0x57aceda95dd0_26 .array/port v0x57aceda95dd0, 26;
E_0x57aceda71f50/6 .event anyedge, v0x57aceda95dd0_23, v0x57aceda95dd0_24, v0x57aceda95dd0_25, v0x57aceda95dd0_26;
v0x57aceda95dd0_27 .array/port v0x57aceda95dd0, 27;
v0x57aceda95dd0_28 .array/port v0x57aceda95dd0, 28;
v0x57aceda95dd0_29 .array/port v0x57aceda95dd0, 29;
v0x57aceda95dd0_30 .array/port v0x57aceda95dd0, 30;
E_0x57aceda71f50/7 .event anyedge, v0x57aceda95dd0_27, v0x57aceda95dd0_28, v0x57aceda95dd0_29, v0x57aceda95dd0_30;
v0x57aceda95dd0_31 .array/port v0x57aceda95dd0, 31;
E_0x57aceda71f50/8 .event anyedge, v0x57aceda95dd0_31, v0x57aceda96430_0;
E_0x57aceda71f50 .event/or E_0x57aceda71f50/0, E_0x57aceda71f50/1, E_0x57aceda71f50/2, E_0x57aceda71f50/3, E_0x57aceda71f50/4, E_0x57aceda71f50/5, E_0x57aceda71f50/6, E_0x57aceda71f50/7, E_0x57aceda71f50/8;
S_0x57aceda957a0 .scope begin, "reset_loop" "reset_loop" 5 56, 5 56 0, S_0x57aceda953a0;
 .timescale 0 0;
S_0x57aceda78850 .scope module, "instruction_fetch_stage" "instruction_fetch_stage" 6 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ALU_zero";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 64 "branch_offset";
    .port_info 5 /OUTPUT 32 "pc";
    .port_info 6 /OUTPUT 32 "instruction";
o0x7135d3f00b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x57aceda99ad0_0 .net "ALU_zero", 0 0, o0x7135d3f00b38;  0 drivers
o0x7135d3f00b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x57aceda99bc0_0 .net "branch", 0 0, o0x7135d3f00b68;  0 drivers
o0x7135d3f00b98 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x57aceda99c90_0 .net "branch_offset", 63 0, o0x7135d3f00b98;  0 drivers
o0x7135d3f00bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x57aceda99d90_0 .net "clk", 0 0, o0x7135d3f00bc8;  0 drivers
v0x57aceda99e60_0 .net "instruction", 31 0, v0x57aceda98e90_0;  1 drivers
v0x57aceda99f50_0 .net "pc", 31 0, v0x57aceda99820_0;  1 drivers
o0x7135d3f00bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x57aceda9a040_0 .net "rst", 0 0, o0x7135d3f00bf8;  0 drivers
S_0x57aceda975f0 .scope module, "imem" "instruction_memory" 6 25, 7 1 0, S_0x57aceda78850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x57aceda97cd0_0 .var/i "i", 31 0;
v0x57aceda97dd0 .array "instr_mem", 127 0, 31 0;
v0x57aceda98e90_0 .var "instruction", 31 0;
v0x57aceda98f80_0 .net "pc", 31 0, v0x57aceda99820_0;  alias, 1 drivers
v0x57aceda97dd0_0 .array/port v0x57aceda97dd0, 0;
v0x57aceda97dd0_1 .array/port v0x57aceda97dd0, 1;
v0x57aceda97dd0_2 .array/port v0x57aceda97dd0, 2;
E_0x57aceda97850/0 .event anyedge, v0x57aceda98f80_0, v0x57aceda97dd0_0, v0x57aceda97dd0_1, v0x57aceda97dd0_2;
v0x57aceda97dd0_3 .array/port v0x57aceda97dd0, 3;
v0x57aceda97dd0_4 .array/port v0x57aceda97dd0, 4;
v0x57aceda97dd0_5 .array/port v0x57aceda97dd0, 5;
v0x57aceda97dd0_6 .array/port v0x57aceda97dd0, 6;
E_0x57aceda97850/1 .event anyedge, v0x57aceda97dd0_3, v0x57aceda97dd0_4, v0x57aceda97dd0_5, v0x57aceda97dd0_6;
v0x57aceda97dd0_7 .array/port v0x57aceda97dd0, 7;
v0x57aceda97dd0_8 .array/port v0x57aceda97dd0, 8;
v0x57aceda97dd0_9 .array/port v0x57aceda97dd0, 9;
v0x57aceda97dd0_10 .array/port v0x57aceda97dd0, 10;
E_0x57aceda97850/2 .event anyedge, v0x57aceda97dd0_7, v0x57aceda97dd0_8, v0x57aceda97dd0_9, v0x57aceda97dd0_10;
v0x57aceda97dd0_11 .array/port v0x57aceda97dd0, 11;
v0x57aceda97dd0_12 .array/port v0x57aceda97dd0, 12;
v0x57aceda97dd0_13 .array/port v0x57aceda97dd0, 13;
v0x57aceda97dd0_14 .array/port v0x57aceda97dd0, 14;
E_0x57aceda97850/3 .event anyedge, v0x57aceda97dd0_11, v0x57aceda97dd0_12, v0x57aceda97dd0_13, v0x57aceda97dd0_14;
v0x57aceda97dd0_15 .array/port v0x57aceda97dd0, 15;
v0x57aceda97dd0_16 .array/port v0x57aceda97dd0, 16;
v0x57aceda97dd0_17 .array/port v0x57aceda97dd0, 17;
v0x57aceda97dd0_18 .array/port v0x57aceda97dd0, 18;
E_0x57aceda97850/4 .event anyedge, v0x57aceda97dd0_15, v0x57aceda97dd0_16, v0x57aceda97dd0_17, v0x57aceda97dd0_18;
v0x57aceda97dd0_19 .array/port v0x57aceda97dd0, 19;
v0x57aceda97dd0_20 .array/port v0x57aceda97dd0, 20;
v0x57aceda97dd0_21 .array/port v0x57aceda97dd0, 21;
v0x57aceda97dd0_22 .array/port v0x57aceda97dd0, 22;
E_0x57aceda97850/5 .event anyedge, v0x57aceda97dd0_19, v0x57aceda97dd0_20, v0x57aceda97dd0_21, v0x57aceda97dd0_22;
v0x57aceda97dd0_23 .array/port v0x57aceda97dd0, 23;
v0x57aceda97dd0_24 .array/port v0x57aceda97dd0, 24;
v0x57aceda97dd0_25 .array/port v0x57aceda97dd0, 25;
v0x57aceda97dd0_26 .array/port v0x57aceda97dd0, 26;
E_0x57aceda97850/6 .event anyedge, v0x57aceda97dd0_23, v0x57aceda97dd0_24, v0x57aceda97dd0_25, v0x57aceda97dd0_26;
v0x57aceda97dd0_27 .array/port v0x57aceda97dd0, 27;
v0x57aceda97dd0_28 .array/port v0x57aceda97dd0, 28;
v0x57aceda97dd0_29 .array/port v0x57aceda97dd0, 29;
v0x57aceda97dd0_30 .array/port v0x57aceda97dd0, 30;
E_0x57aceda97850/7 .event anyedge, v0x57aceda97dd0_27, v0x57aceda97dd0_28, v0x57aceda97dd0_29, v0x57aceda97dd0_30;
v0x57aceda97dd0_31 .array/port v0x57aceda97dd0, 31;
v0x57aceda97dd0_32 .array/port v0x57aceda97dd0, 32;
v0x57aceda97dd0_33 .array/port v0x57aceda97dd0, 33;
v0x57aceda97dd0_34 .array/port v0x57aceda97dd0, 34;
E_0x57aceda97850/8 .event anyedge, v0x57aceda97dd0_31, v0x57aceda97dd0_32, v0x57aceda97dd0_33, v0x57aceda97dd0_34;
v0x57aceda97dd0_35 .array/port v0x57aceda97dd0, 35;
v0x57aceda97dd0_36 .array/port v0x57aceda97dd0, 36;
v0x57aceda97dd0_37 .array/port v0x57aceda97dd0, 37;
v0x57aceda97dd0_38 .array/port v0x57aceda97dd0, 38;
E_0x57aceda97850/9 .event anyedge, v0x57aceda97dd0_35, v0x57aceda97dd0_36, v0x57aceda97dd0_37, v0x57aceda97dd0_38;
v0x57aceda97dd0_39 .array/port v0x57aceda97dd0, 39;
v0x57aceda97dd0_40 .array/port v0x57aceda97dd0, 40;
v0x57aceda97dd0_41 .array/port v0x57aceda97dd0, 41;
v0x57aceda97dd0_42 .array/port v0x57aceda97dd0, 42;
E_0x57aceda97850/10 .event anyedge, v0x57aceda97dd0_39, v0x57aceda97dd0_40, v0x57aceda97dd0_41, v0x57aceda97dd0_42;
v0x57aceda97dd0_43 .array/port v0x57aceda97dd0, 43;
v0x57aceda97dd0_44 .array/port v0x57aceda97dd0, 44;
v0x57aceda97dd0_45 .array/port v0x57aceda97dd0, 45;
v0x57aceda97dd0_46 .array/port v0x57aceda97dd0, 46;
E_0x57aceda97850/11 .event anyedge, v0x57aceda97dd0_43, v0x57aceda97dd0_44, v0x57aceda97dd0_45, v0x57aceda97dd0_46;
v0x57aceda97dd0_47 .array/port v0x57aceda97dd0, 47;
v0x57aceda97dd0_48 .array/port v0x57aceda97dd0, 48;
v0x57aceda97dd0_49 .array/port v0x57aceda97dd0, 49;
v0x57aceda97dd0_50 .array/port v0x57aceda97dd0, 50;
E_0x57aceda97850/12 .event anyedge, v0x57aceda97dd0_47, v0x57aceda97dd0_48, v0x57aceda97dd0_49, v0x57aceda97dd0_50;
v0x57aceda97dd0_51 .array/port v0x57aceda97dd0, 51;
v0x57aceda97dd0_52 .array/port v0x57aceda97dd0, 52;
v0x57aceda97dd0_53 .array/port v0x57aceda97dd0, 53;
v0x57aceda97dd0_54 .array/port v0x57aceda97dd0, 54;
E_0x57aceda97850/13 .event anyedge, v0x57aceda97dd0_51, v0x57aceda97dd0_52, v0x57aceda97dd0_53, v0x57aceda97dd0_54;
v0x57aceda97dd0_55 .array/port v0x57aceda97dd0, 55;
v0x57aceda97dd0_56 .array/port v0x57aceda97dd0, 56;
v0x57aceda97dd0_57 .array/port v0x57aceda97dd0, 57;
v0x57aceda97dd0_58 .array/port v0x57aceda97dd0, 58;
E_0x57aceda97850/14 .event anyedge, v0x57aceda97dd0_55, v0x57aceda97dd0_56, v0x57aceda97dd0_57, v0x57aceda97dd0_58;
v0x57aceda97dd0_59 .array/port v0x57aceda97dd0, 59;
v0x57aceda97dd0_60 .array/port v0x57aceda97dd0, 60;
v0x57aceda97dd0_61 .array/port v0x57aceda97dd0, 61;
v0x57aceda97dd0_62 .array/port v0x57aceda97dd0, 62;
E_0x57aceda97850/15 .event anyedge, v0x57aceda97dd0_59, v0x57aceda97dd0_60, v0x57aceda97dd0_61, v0x57aceda97dd0_62;
v0x57aceda97dd0_63 .array/port v0x57aceda97dd0, 63;
v0x57aceda97dd0_64 .array/port v0x57aceda97dd0, 64;
v0x57aceda97dd0_65 .array/port v0x57aceda97dd0, 65;
v0x57aceda97dd0_66 .array/port v0x57aceda97dd0, 66;
E_0x57aceda97850/16 .event anyedge, v0x57aceda97dd0_63, v0x57aceda97dd0_64, v0x57aceda97dd0_65, v0x57aceda97dd0_66;
v0x57aceda97dd0_67 .array/port v0x57aceda97dd0, 67;
v0x57aceda97dd0_68 .array/port v0x57aceda97dd0, 68;
v0x57aceda97dd0_69 .array/port v0x57aceda97dd0, 69;
v0x57aceda97dd0_70 .array/port v0x57aceda97dd0, 70;
E_0x57aceda97850/17 .event anyedge, v0x57aceda97dd0_67, v0x57aceda97dd0_68, v0x57aceda97dd0_69, v0x57aceda97dd0_70;
v0x57aceda97dd0_71 .array/port v0x57aceda97dd0, 71;
v0x57aceda97dd0_72 .array/port v0x57aceda97dd0, 72;
v0x57aceda97dd0_73 .array/port v0x57aceda97dd0, 73;
v0x57aceda97dd0_74 .array/port v0x57aceda97dd0, 74;
E_0x57aceda97850/18 .event anyedge, v0x57aceda97dd0_71, v0x57aceda97dd0_72, v0x57aceda97dd0_73, v0x57aceda97dd0_74;
v0x57aceda97dd0_75 .array/port v0x57aceda97dd0, 75;
v0x57aceda97dd0_76 .array/port v0x57aceda97dd0, 76;
v0x57aceda97dd0_77 .array/port v0x57aceda97dd0, 77;
v0x57aceda97dd0_78 .array/port v0x57aceda97dd0, 78;
E_0x57aceda97850/19 .event anyedge, v0x57aceda97dd0_75, v0x57aceda97dd0_76, v0x57aceda97dd0_77, v0x57aceda97dd0_78;
v0x57aceda97dd0_79 .array/port v0x57aceda97dd0, 79;
v0x57aceda97dd0_80 .array/port v0x57aceda97dd0, 80;
v0x57aceda97dd0_81 .array/port v0x57aceda97dd0, 81;
v0x57aceda97dd0_82 .array/port v0x57aceda97dd0, 82;
E_0x57aceda97850/20 .event anyedge, v0x57aceda97dd0_79, v0x57aceda97dd0_80, v0x57aceda97dd0_81, v0x57aceda97dd0_82;
v0x57aceda97dd0_83 .array/port v0x57aceda97dd0, 83;
v0x57aceda97dd0_84 .array/port v0x57aceda97dd0, 84;
v0x57aceda97dd0_85 .array/port v0x57aceda97dd0, 85;
v0x57aceda97dd0_86 .array/port v0x57aceda97dd0, 86;
E_0x57aceda97850/21 .event anyedge, v0x57aceda97dd0_83, v0x57aceda97dd0_84, v0x57aceda97dd0_85, v0x57aceda97dd0_86;
v0x57aceda97dd0_87 .array/port v0x57aceda97dd0, 87;
v0x57aceda97dd0_88 .array/port v0x57aceda97dd0, 88;
v0x57aceda97dd0_89 .array/port v0x57aceda97dd0, 89;
v0x57aceda97dd0_90 .array/port v0x57aceda97dd0, 90;
E_0x57aceda97850/22 .event anyedge, v0x57aceda97dd0_87, v0x57aceda97dd0_88, v0x57aceda97dd0_89, v0x57aceda97dd0_90;
v0x57aceda97dd0_91 .array/port v0x57aceda97dd0, 91;
v0x57aceda97dd0_92 .array/port v0x57aceda97dd0, 92;
v0x57aceda97dd0_93 .array/port v0x57aceda97dd0, 93;
v0x57aceda97dd0_94 .array/port v0x57aceda97dd0, 94;
E_0x57aceda97850/23 .event anyedge, v0x57aceda97dd0_91, v0x57aceda97dd0_92, v0x57aceda97dd0_93, v0x57aceda97dd0_94;
v0x57aceda97dd0_95 .array/port v0x57aceda97dd0, 95;
v0x57aceda97dd0_96 .array/port v0x57aceda97dd0, 96;
v0x57aceda97dd0_97 .array/port v0x57aceda97dd0, 97;
v0x57aceda97dd0_98 .array/port v0x57aceda97dd0, 98;
E_0x57aceda97850/24 .event anyedge, v0x57aceda97dd0_95, v0x57aceda97dd0_96, v0x57aceda97dd0_97, v0x57aceda97dd0_98;
v0x57aceda97dd0_99 .array/port v0x57aceda97dd0, 99;
v0x57aceda97dd0_100 .array/port v0x57aceda97dd0, 100;
v0x57aceda97dd0_101 .array/port v0x57aceda97dd0, 101;
v0x57aceda97dd0_102 .array/port v0x57aceda97dd0, 102;
E_0x57aceda97850/25 .event anyedge, v0x57aceda97dd0_99, v0x57aceda97dd0_100, v0x57aceda97dd0_101, v0x57aceda97dd0_102;
v0x57aceda97dd0_103 .array/port v0x57aceda97dd0, 103;
v0x57aceda97dd0_104 .array/port v0x57aceda97dd0, 104;
v0x57aceda97dd0_105 .array/port v0x57aceda97dd0, 105;
v0x57aceda97dd0_106 .array/port v0x57aceda97dd0, 106;
E_0x57aceda97850/26 .event anyedge, v0x57aceda97dd0_103, v0x57aceda97dd0_104, v0x57aceda97dd0_105, v0x57aceda97dd0_106;
v0x57aceda97dd0_107 .array/port v0x57aceda97dd0, 107;
v0x57aceda97dd0_108 .array/port v0x57aceda97dd0, 108;
v0x57aceda97dd0_109 .array/port v0x57aceda97dd0, 109;
v0x57aceda97dd0_110 .array/port v0x57aceda97dd0, 110;
E_0x57aceda97850/27 .event anyedge, v0x57aceda97dd0_107, v0x57aceda97dd0_108, v0x57aceda97dd0_109, v0x57aceda97dd0_110;
v0x57aceda97dd0_111 .array/port v0x57aceda97dd0, 111;
v0x57aceda97dd0_112 .array/port v0x57aceda97dd0, 112;
v0x57aceda97dd0_113 .array/port v0x57aceda97dd0, 113;
v0x57aceda97dd0_114 .array/port v0x57aceda97dd0, 114;
E_0x57aceda97850/28 .event anyedge, v0x57aceda97dd0_111, v0x57aceda97dd0_112, v0x57aceda97dd0_113, v0x57aceda97dd0_114;
v0x57aceda97dd0_115 .array/port v0x57aceda97dd0, 115;
v0x57aceda97dd0_116 .array/port v0x57aceda97dd0, 116;
v0x57aceda97dd0_117 .array/port v0x57aceda97dd0, 117;
v0x57aceda97dd0_118 .array/port v0x57aceda97dd0, 118;
E_0x57aceda97850/29 .event anyedge, v0x57aceda97dd0_115, v0x57aceda97dd0_116, v0x57aceda97dd0_117, v0x57aceda97dd0_118;
v0x57aceda97dd0_119 .array/port v0x57aceda97dd0, 119;
v0x57aceda97dd0_120 .array/port v0x57aceda97dd0, 120;
v0x57aceda97dd0_121 .array/port v0x57aceda97dd0, 121;
v0x57aceda97dd0_122 .array/port v0x57aceda97dd0, 122;
E_0x57aceda97850/30 .event anyedge, v0x57aceda97dd0_119, v0x57aceda97dd0_120, v0x57aceda97dd0_121, v0x57aceda97dd0_122;
v0x57aceda97dd0_123 .array/port v0x57aceda97dd0, 123;
v0x57aceda97dd0_124 .array/port v0x57aceda97dd0, 124;
v0x57aceda97dd0_125 .array/port v0x57aceda97dd0, 125;
v0x57aceda97dd0_126 .array/port v0x57aceda97dd0, 126;
E_0x57aceda97850/31 .event anyedge, v0x57aceda97dd0_123, v0x57aceda97dd0_124, v0x57aceda97dd0_125, v0x57aceda97dd0_126;
v0x57aceda97dd0_127 .array/port v0x57aceda97dd0, 127;
E_0x57aceda97850/32 .event anyedge, v0x57aceda97dd0_127, v0x57aceda98e90_0;
E_0x57aceda97850 .event/or E_0x57aceda97850/0, E_0x57aceda97850/1, E_0x57aceda97850/2, E_0x57aceda97850/3, E_0x57aceda97850/4, E_0x57aceda97850/5, E_0x57aceda97850/6, E_0x57aceda97850/7, E_0x57aceda97850/8, E_0x57aceda97850/9, E_0x57aceda97850/10, E_0x57aceda97850/11, E_0x57aceda97850/12, E_0x57aceda97850/13, E_0x57aceda97850/14, E_0x57aceda97850/15, E_0x57aceda97850/16, E_0x57aceda97850/17, E_0x57aceda97850/18, E_0x57aceda97850/19, E_0x57aceda97850/20, E_0x57aceda97850/21, E_0x57aceda97850/22, E_0x57aceda97850/23, E_0x57aceda97850/24, E_0x57aceda97850/25, E_0x57aceda97850/26, E_0x57aceda97850/27, E_0x57aceda97850/28, E_0x57aceda97850/29, E_0x57aceda97850/30, E_0x57aceda97850/31, E_0x57aceda97850/32;
S_0x57aceda990c0 .scope module, "pcadding" "PC_adder" 6 15, 8 1 0, S_0x57aceda78850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ALU_zero";
    .port_info 3 /INPUT 64 "branch_offset";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /OUTPUT 32 "pc_out";
P_0x57aceda992a0 .param/l "pc_limit" 1 8 10, C4<0000000000000000000000000000000000000000000000000000001000000000>;
v0x57aceda994d0_0 .net "ALU_zero", 0 0, o0x7135d3f00b38;  alias, 0 drivers
v0x57aceda995b0_0 .net "branch", 0 0, o0x7135d3f00b68;  alias, 0 drivers
v0x57aceda99670_0 .net "branch_offset", 63 0, o0x7135d3f00b98;  alias, 0 drivers
v0x57aceda99760_0 .net "clk", 0 0, o0x7135d3f00bc8;  alias, 0 drivers
v0x57aceda99820_0 .var "pc_out", 31 0;
v0x57aceda99930_0 .net "rst", 0 0, o0x7135d3f00bf8;  alias, 0 drivers
E_0x57aceda99470 .event posedge, v0x57aceda99930_0, v0x57aceda99760_0;
    .scope S_0x57aceda5e290;
T_0 ;
    %wait E_0x57aceda0abe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda94050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda940f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda941b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda942c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda93f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda94460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x57aceda47cb0_0, 0, 2;
    %load/vec4 v0x57aceda94380_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda93f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda941b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57aceda94460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda940f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda942c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda94050_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x57aceda47cb0_0, 0, 2;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57aceda93f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57aceda941b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57aceda94460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57aceda940f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda942c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda94050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x57aceda47cb0_0, 0, 2;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57aceda93f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda941b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda94460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda940f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57aceda942c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda94050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x57aceda47cb0_0, 0, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda93f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda941b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda94460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda940f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57aceda942c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57aceda94050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x57aceda47cb0_0, 0, 2;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x57aceda953a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57aceda95a60_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x57aceda95a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x57aceda95a60_0;
    %store/vec4a v0x57aceda95dd0, 4, 0;
    %load/vec4 v0x57aceda95a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57aceda95a60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57aceda95dd0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57aceda95dd0, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57aceda95dd0, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57aceda95dd0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57aceda95dd0, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57aceda95dd0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57aceda95dd0, 4, 0;
    %vpi_call 5 30 "$display", "Register Initialization testing:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57aceda95a60_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x57aceda95a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_call 5 32 "$display", "Register %0d: %b", v0x57aceda95a60_0, &A<v0x57aceda95dd0, v0x57aceda95a60_0 > {0 0 0};
    %load/vec4 v0x57aceda95a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57aceda95a60_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .thread T_1;
    .scope S_0x57aceda953a0;
T_2 ;
    %wait E_0x57aceda71f50;
    %load/vec4 v0x57aceda96270_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x57aceda96270_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x57aceda95dd0, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x57aceda96350_0, 0, 64;
    %load/vec4 v0x57aceda96430_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x57aceda96430_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x57aceda95dd0, 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x57aceda96510_0, 0, 64;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x57aceda953a0;
T_3 ;
    %wait E_0x57aceda785e0;
    %load/vec4 v0x57aceda965f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57aceda95a60_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x57aceda95a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %fork t_1, S_0x57aceda957a0;
    %jmp t_0;
    .scope S_0x57aceda957a0;
t_1 ;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x57aceda95a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57aceda95dd0, 0, 4;
    %end;
    .scope S_0x57aceda953a0;
t_0 %join;
    %load/vec4 v0x57aceda95a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57aceda95a60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57aceda95dd0, 0, 4;
    %pushi/vec4 2, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57aceda95dd0, 0, 4;
    %pushi/vec4 3, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57aceda95dd0, 0, 4;
    %pushi/vec4 4, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57aceda95dd0, 0, 4;
    %pushi/vec4 5, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57aceda95dd0, 0, 4;
    %pushi/vec4 6, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57aceda95dd0, 0, 4;
    %pushi/vec4 7, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57aceda95dd0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x57aceda95ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x57aceda95b40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x57aceda95c00_0;
    %load/vec4 v0x57aceda95b40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57aceda95dd0, 0, 4;
    %vpi_call 5 73 "$display", "Register Write: x%0d (rd addr) = %h (rd data)", v0x57aceda95b40_0, v0x57aceda95c00_0 {0 0 0};
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x57aceda94670;
T_4 ;
    %wait E_0x57aceda2e290;
    %load/vec4 v0x57aceda95180_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x57aceda950a0_0, 0, 64;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x57aceda94fc0_0;
    %parti/s 1, 11, 5;
    %replicate 52;
    %load/vec4 v0x57aceda94fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57aceda950a0_0, 0, 64;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x57aceda94fc0_0;
    %parti/s 1, 11, 5;
    %replicate 52;
    %load/vec4 v0x57aceda94fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57aceda950a0_0, 0, 64;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x57aceda94fc0_0;
    %parti/s 1, 11, 5;
    %replicate 52;
    %load/vec4 v0x57aceda94fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57aceda950a0_0, 0, 64;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x57aceda95260_0;
    %parti/s 1, 11, 5;
    %replicate 52;
    %load/vec4 v0x57aceda95260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57aceda950a0_0, 0, 64;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x57aceda94ee0_0;
    %parti/s 1, 12, 5;
    %replicate 51;
    %load/vec4 v0x57aceda94ee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x57aceda950a0_0, 0, 64;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x57aceda990c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57aceda99820_0, 0, 32;
    %vpi_call 8 14 "$display", "pc initialize to 0x%h", v0x57aceda99820_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x57aceda990c0;
T_6 ;
    %wait E_0x57aceda99470;
    %load/vec4 v0x57aceda99930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57aceda99820_0, 0;
    %vpi_call 8 20 "$display", "pc rst to 0x%h", v0x57aceda99820_0 {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x57aceda995b0_0;
    %load/vec4 v0x57aceda994d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x57aceda99820_0;
    %pad/u 64;
    %load/vec4 v0x57aceda99670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %pad/u 32;
    %assign/vec4 v0x57aceda99820_0, 0;
    %vpi_call 8 25 "$display", "pc branched to 0x%h", v0x57aceda99820_0 {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x57aceda99820_0;
    %pad/u 64;
    %cmpi/u 508, 0, 64;
    %jmp/0xz  T_6.4, 5;
    %load/vec4 v0x57aceda99820_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x57aceda99820_0, 0;
    %vpi_call 8 30 "$display", "pc incremented to 0x%h", v0x57aceda99820_0 {0 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call 8 34 "$display", "PROGRAM COMPLETED!!! : PC reached maximum value" {0 0 0};
    %vpi_call 8 35 "$finish" {0 0 0};
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x57aceda975f0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57aceda97cd0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x57aceda97cd0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 13, 0, 32;
    %ix/getv/s 4, v0x57aceda97cd0_0;
    %store/vec4a v0x57aceda97dd0, 4, 0;
    %load/vec4 v0x57aceda97cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57aceda97cd0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 7 15 "$readmemb", "instructions.txt", v0x57aceda97dd0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x57aceda975f0;
T_8 ;
    %wait E_0x57aceda97850;
    %load/vec4 v0x57aceda98f80_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x57aceda97dd0, 4;
    %store/vec4 v0x57aceda98e90_0, 0, 32;
    %vpi_call 7 26 "$display", "Instruction Fetch: PC = %d, Instruction = %h", v0x57aceda98f80_0, v0x57aceda98e90_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./instruction_decode_stage.v";
    "./control.v";
    "./immediate_gen.v";
    "./register_file.v";
    "./instruction_fetch_stage.v";
    "./instruction_memory.v";
    "./PC_adder.v";
