<h1 align="center">
  ğŸ‘‹ Hi, I'm Adarsh â€” Engineering Smarter Silicon for Smarter AI
</h1>

<p align="center">
  <strong>B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham</strong><br>
  <em>Specialising in Edge AI and hardware acceleration. Architecting the silicon behind AI.</em><br>
  ğŸ“ Juggling transistors and timezones between Coimbatore & Mumbai.
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
  <a href="https://bold.pro/my/adarsh-venugopal/281r" target="_blank">
    <img src="https://img.shields.io/badge/My%20Page-BOLD.PRO-orange?style=for-the-badge" alt="BOLD Page">
  </a>
</p>

---

## ğŸ§  About Me

I'm a final-year Electronics Engineering student focused on building high-performance compute hardware that powers smarter AI.  
My interests lie in hardware-software co-designâ€”designing custom RTL, accelerating inference with FPGAs, and deploying optimised AI pipelines on heterogeneous edge platforms.  
Iâ€™m driven to push performance-per-watt boundaries through smart logic design and silicon-aware AI.

---

## ğŸ§­ My Mission

To architect the next generation of compute siliconâ€”SoCs, ASICs, and FPGAsâ€”that accelerate intelligent workloads at the edge.  
I aim to solve design challenges in memory bottlenecks, interconnect latency, and energy-efficient inference with creative, low-level engineering.

---

## ğŸ”­ Current Quests

- ğŸ§  **Project SATARK (Smart India Hackathon):**  
  Architecting a low-power FPGA system for real-time acoustic event detection in resource-constrained IoT devices.

- ğŸ›¡ï¸ **Waging War on Noise:**  
  Modelling and mitigating phase noise in high-frequency systems to improve signal integrity and sensor accuracy.

- ğŸ¥ **AI Video Detective:**  
  Building a lightweight ML pipeline to detect video tampering and deepfakes in dashcam and UAV feeds.

- ğŸŒ± **Learning Path:**  
  Exploring HLS using Vitis, Vivado IP integration, and embedded AI acceleration on hybrid architectures.

---

## ğŸš€ Projects & Hardware Adventures

<details open>
<summary><h4>ğŸ† <a href="https://github.com/AVM-27/FPGA-DL-ResNet">FPGA Deep Learning Accelerator</a></h4><small>Accelerating INT8 ResNet-50 for Edge AI Inference</small></summary>

- Deployed quantised ResNet-50 on Xilinx ZCU104 using DPUCZDX8G.
- Achieved **70Ã— speedup**, 30 FPS, 4.2â€¯ms latency, >90% Top-1 accuracy.
- Full pipeline from model quantisation to hardware deployment.
- **Tech Used:** Vitis AI Â· Python Â· Xilinx ZCU104 Â· ResNet-50

</details>

<details>
<summary><h4>âš™ï¸ <a href="https://github.com/AVM-27/RTL-for-Kids">RTL IP Cores & Chip Design Blocks</a></h4><small>Digital Building Blocks for ASICs and SoCs</small></summary>

- Designed & verified RTL cores: ALUs, FSMs, arbiters, and adders.
- Used SystemVerilog testbenches in ModelSim; deployed on FPGA with Vivado.
- **Platforms:** Basys3 Â· Pynq Â· Vivado Â· Vitis HLS

</details>

<details>
<summary><h4>ğŸ¯ <a href="https://github.com/AVM-27/Project-Pixel-Foolery">Adversarial AI Robustness</a></h4><small>Stress-Testing Neural Networks for Secure Edge Deployment</small></summary>

- Designed differential evolutionâ€“based pixel attacks on CNNs.
- Reduced classifier confidence by >70%, highlighting model brittleness.
- **Stack:** Python Â· TensorFlow Â· Skimage Â· Colab

</details>

---

## ğŸ’¼ Industry & Research Experience

<details open>
<summary><h4>ğŸ’» LLM Pipeline Engineer @ NTT</h4></summary>

- Optimised LLM inference pipelines on AWS SageMaker + EC2.
- Integrated networking via Juniper QFX for distributed compute.
- Researched energy-efficient accelerator strategies â†’ 30% latency cut.

</details>

<details>
<summary><h4>ğŸ›¡ï¸ Technology Risk Intern @ Ernst & Young</h4></summary>

- Audited systems under ISO 27001 and GDPR compliance.
- Gained systems-level exposure to IT security in enterprise stacks.

</details>

<details>
<summary><h4>ğŸŒ¾ Embedded Systems Assistant â€“ SATCARD @ IIT Palakkad</h4></summary>

- Built anomaly detection on edge using sensor-fusion techniques.
- Designed a low-footprint compute stack for predictive maintenance.

</details>

---

## ğŸŒ¼ Awards & Volunteering

- ğŸ“ **Smart India Hackathon Nominee (2024)** â€“ Amrita University  
- ğŸ§  **Finalist** â€“ DIR-V FPGA Hackathon (IIT-M), IIMAPS 2.0 (IISc)  
- ğŸ“ˆ **Qualifier** â€“ AI Blueprint of Bharat (IIT-KGP, 2024)  
- ğŸ¥ˆ **Runner-Up & Coordinator** â€“ AsIEvolve Leadership Programme  
- ğŸ† **4Ã— National Champion** â€“ MaRRS Word Chase & Maze of Words  
- ğŸ“· **Core Member** â€“ Amrita Photography Club, INCOSE Amrita  
- ğŸ¤ **Speaker** â€“ Represented Amrita in debate, quiz, and elocution  
- ğŸ¤ **Volunteer** â€“ Ammaâ€™s 70th Birthday Outreach Campaigns  

---

## ğŸ› ï¸ My Tech Stack

<details>
<summary>ğŸ”§ Chip Design & Verification</summary>

![Verilog](https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge)  
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge)  
![RTL Design](https://img.shields.io/badge/RTL_Design-5A29E4?style=for-the-badge)  
![Vivado](https://img.shields.io/badge/Vivado-9D2235?style=for-the-badge)  
![Vitis HLS](https://img.shields.io/badge/Vitis_HLS-9D2235?style=for-the-badge)  
![ModelSim](https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge)

</details>

<details>
<summary>âš¡ AI & Hardware Acceleration</summary>

![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge)  
![TensorFlow](https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge)  
![Vitis AI](https://img.shields.io/badge/Vitis_AI-B33771?style=for-the-badge)  
![Edge AI](https://img.shields.io/badge/Edge_AI-F29F05?style=for-the-badge)  
![Deep Learning](https://img.shields.io/badge/Deep_Learning-673AB7?style=for-the-badge)

</details>

<details>
<summary>ğŸ–¥ï¸ Systems & Programming</summary>

![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge)  
![Embedded C](https://img.shields.io/badge/Embedded_C-0b1a26?style=for-the-badge)  
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)  
![AWS](https://img.shields.io/badge/AWS-232F3E?style=for-the-badge)  

</details>

---

## ğŸ“Š GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight&count_weight=1"/>
</p>

> If your top language card isnâ€™t updating: ensure `.gitattributes` is configured correctly to exclude non-code files, or self-host your stats fork with GraphQL pagination.

---

## âš¡ Quirk & Fun Fact

- ğŸ™ï¸ I see chip floorplans as bustling cities. Logic blocks are skyscrapers, interconnects are highways, and Iâ€™m the urban planner optimising traffic flow.
- ğŸ§  Before silicon, I made humans think â€” 4Ã— National Champion in word games. Now I make machines process language faster than humans can speak.

---

ğŸ“« *Letâ€™s connect! Iâ€™m open to collaborations, internships, and knowledge exchanges in RTL, Edge AI, and hardware acceleration.*
