Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 16 16:26:14 2020
| Host         : BallooniMagic running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            1 |
| Yes          | No                    | No                     |              47 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+--------------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+--------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | bin2/d1[3]_i_1_n_0 | bin2/c3_reg_n_0          |                1 |              4 |
|  clk_IBUF_BUFG | bin2/d2[3]_i_1_n_0 | bin2/c3_reg_n_0          |                1 |              4 |
|  clk_IBUF_BUFG | bin2/d3[3]_i_1_n_0 | bin2/c3_reg_n_0          |                1 |              4 |
|  clk_IBUF_BUFG | bin2/d0[3]_i_1_n_0 | bin2/c3_reg_n_0          |                1 |              4 |
|  clk_IBUF_BUFG |                    | disp/dout_reg[5]_inv_n_0 |                1 |              7 |
|  clk_IBUF_BUFG | bin2/r[7]_i_1_n_0  |                          |                1 |              7 |
|  clk_IBUF_BUFG | bin2/c2_reg_n_0    | bin2/c3_reg_n_0          |                2 |              8 |
|  clk_IBUF_BUFG | div/qq[7]_i_2_n_0  | div/qq                   |                2 |              8 |
|  clk_IBUF_BUFG | div/q[7]_i_1_n_0   |                          |                2 |              8 |
|  clk_IBUF_BUFG | div/aq[7]_i_1_n_0  |                          |                3 |              8 |
|  clk_IBUF_BUFG | div/bq[7]_i_1_n_0  |                          |                2 |              8 |
|  clk_IBUF_BUFG | bin2/c0            |                          |                3 |             16 |
|  clk_IBUF_BUFG |                    |                          |               22 |             68 |
+----------------+--------------------+--------------------------+------------------+----------------+


