// Seed: 191362102
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  ;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    output tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    output wand id_8
);
  supply0 id_10;
  logic   id_11;
  assign id_0  = -1;
  assign id_10 = -1'b0;
  wire id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12
  );
endmodule
