
tren_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ef8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08007098  08007098  00017098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072a4  080072a4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080072a4  080072a4  000172a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080072ac  080072ac  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072ac  080072ac  000172ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072b0  080072b0  000172b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080072b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000074  08007328  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08007328  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011389  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031a0  00000000  00000000  0003142d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  000345d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa8  00000000  00000000  000356f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a9d5  00000000  00000000  000366a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017329  00000000  00000000  00051075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c0ad  00000000  00000000  0006839e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010444b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f64  00000000  00000000  0010449c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007080 	.word	0x08007080

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08007080 	.word	0x08007080

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <indicanionSet>:
extern param p_work;
extern uint8_t time_random;
extern uint8_t random_numder[50],rand_number_duble_one[50],rand_number_duble_two[50]; // ������ �� ���������� �������.

void indicanionSet(char *str)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	lcd_goto(0,0);
 800058c:	2100      	movs	r1, #0
 800058e:	2000      	movs	r0, #0
 8000590:	f001 faec 	bl	8001b6c <lcd_goto>
    lcd_string("HACTP.");
 8000594:	4808      	ldr	r0, [pc, #32]	; (80005b8 <indicanionSet+0x34>)
 8000596:	f001 fb1f 	bl	8001bd8 <lcd_string>
	lcd_goto(0,1);
 800059a:	2101      	movs	r1, #1
 800059c:	2000      	movs	r0, #0
 800059e:	f001 fae5 	bl	8001b6c <lcd_goto>
	lcd_string(str);
 80005a2:	6878      	ldr	r0, [r7, #4]
 80005a4:	f001 fb18 	bl	8001bd8 <lcd_string>
	HAL_Delay(1000);
 80005a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ac:	f002 fedc 	bl	8003368 <HAL_Delay>
}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	08007098 	.word	0x08007098

080005bc <Setbotton>:
void Setbotton (void)     // ���������� ������
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
	uint16_t temp,prom;
	indicanionSet("MINUS");
 80005c2:	4876      	ldr	r0, [pc, #472]	; (800079c <Setbotton+0x1e0>)
 80005c4:	f7ff ffde 	bl	8000584 <indicanionSet>
	while(read_adcn()>1010);
 80005c8:	bf00      	nop
 80005ca:	f002 f9fd 	bl	80029c8 <read_adcn>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	f240 33f2 	movw	r3, #1010	; 0x3f2
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d8f7      	bhi.n	80005ca <Setbotton+0xe>
	HAL_Delay(1500);
 80005da:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80005de:	f002 fec3 	bl	8003368 <HAL_Delay>
	while(1)
	{
		temp=read_adcn();
 80005e2:	f002 f9f1 	bl	80029c8 <read_adcn>
 80005e6:	4603      	mov	r3, r0
 80005e8:	80bb      	strh	r3, [r7, #4]
        if(temp<1010 && temp>10)
 80005ea:	88bb      	ldrh	r3, [r7, #4]
 80005ec:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d818      	bhi.n	8000626 <Setbotton+0x6a>
 80005f4:	88bb      	ldrh	r3, [r7, #4]
 80005f6:	2b0a      	cmp	r3, #10
 80005f8:	d915      	bls.n	8000626 <Setbotton+0x6a>
        {
        	if(prom==0)
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d112      	bne.n	8000626 <Setbotton+0x6a>
        	{
        		HAL_Delay(500);
 8000600:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000604:	f002 feb0 	bl	8003368 <HAL_Delay>
            	button._minus=read_adcn();
 8000608:	f002 f9de 	bl	80029c8 <read_adcn>
 800060c:	4603      	mov	r3, r0
 800060e:	461a      	mov	r2, r3
 8000610:	4b63      	ldr	r3, [pc, #396]	; (80007a0 <Setbotton+0x1e4>)
 8000612:	801a      	strh	r2, [r3, #0]
            	lcd_goto(7,1);
 8000614:	2101      	movs	r1, #1
 8000616:	2007      	movs	r0, #7
 8000618:	f001 faa8 	bl	8001b6c <lcd_goto>
            	lcd_string("ok");
 800061c:	4861      	ldr	r0, [pc, #388]	; (80007a4 <Setbotton+0x1e8>)
 800061e:	f001 fadb 	bl	8001bd8 <lcd_string>
            	prom=1;
 8000622:	2301      	movs	r3, #1
 8000624:	80fb      	strh	r3, [r7, #6]
            }
        }
        	if(temp>1010 && prom==1 )
 8000626:	88bb      	ldrh	r3, [r7, #4]
 8000628:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800062c:	4293      	cmp	r3, r2
 800062e:	d918      	bls.n	8000662 <Setbotton+0xa6>
 8000630:	88fb      	ldrh	r3, [r7, #6]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d115      	bne.n	8000662 <Setbotton+0xa6>
            {
        	   lcd_goto(7,1);
 8000636:	2101      	movs	r1, #1
 8000638:	2007      	movs	r0, #7
 800063a:	f001 fa97 	bl	8001b6c <lcd_goto>
        	   lcd_string("  ");
 800063e:	485a      	ldr	r0, [pc, #360]	; (80007a8 <Setbotton+0x1ec>)
 8000640:	f001 faca 	bl	8001bd8 <lcd_string>
        	   prom=0;
 8000644:	2300      	movs	r3, #0
 8000646:	80fb      	strh	r3, [r7, #6]
        	   break;
 8000648:	bf00      	nop
            }
               HAL_Delay(100);
	}

	lcd_goto(0,1);
 800064a:	2101      	movs	r1, #1
 800064c:	2000      	movs	r0, #0
 800064e:	f001 fa8d 	bl	8001b6c <lcd_goto>
	lcd_string("PLUS.  ");
 8000652:	4856      	ldr	r0, [pc, #344]	; (80007ac <Setbotton+0x1f0>)
 8000654:	f001 fac0 	bl	8001bd8 <lcd_string>
	HAL_Delay(1000);
 8000658:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800065c:	f002 fe84 	bl	8003368 <HAL_Delay>
	while(read_adcn()>1010);
 8000660:	e003      	b.n	800066a <Setbotton+0xae>
               HAL_Delay(100);
 8000662:	2064      	movs	r0, #100	; 0x64
 8000664:	f002 fe80 	bl	8003368 <HAL_Delay>
		temp=read_adcn();
 8000668:	e7bb      	b.n	80005e2 <Setbotton+0x26>
	while(read_adcn()>1010);
 800066a:	f002 f9ad 	bl	80029c8 <read_adcn>
 800066e:	4603      	mov	r3, r0
 8000670:	461a      	mov	r2, r3
 8000672:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8000676:	429a      	cmp	r2, r3
 8000678:	d8f7      	bhi.n	800066a <Setbotton+0xae>
	HAL_Delay(500);
 800067a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800067e:	f002 fe73 	bl	8003368 <HAL_Delay>
	while(1)
	{
		temp=read_adcn();
 8000682:	f002 f9a1 	bl	80029c8 <read_adcn>
 8000686:	4603      	mov	r3, r0
 8000688:	80bb      	strh	r3, [r7, #4]
        if(temp<1010 && temp>10)
 800068a:	88bb      	ldrh	r3, [r7, #4]
 800068c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8000690:	4293      	cmp	r3, r2
 8000692:	d818      	bhi.n	80006c6 <Setbotton+0x10a>
 8000694:	88bb      	ldrh	r3, [r7, #4]
 8000696:	2b0a      	cmp	r3, #10
 8000698:	d915      	bls.n	80006c6 <Setbotton+0x10a>
        {
        	if(prom==0)
 800069a:	88fb      	ldrh	r3, [r7, #6]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d112      	bne.n	80006c6 <Setbotton+0x10a>
        	{
        		HAL_Delay(500);
 80006a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006a4:	f002 fe60 	bl	8003368 <HAL_Delay>
        		button._plus=read_adcn();
 80006a8:	f002 f98e 	bl	80029c8 <read_adcn>
 80006ac:	4603      	mov	r3, r0
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b3b      	ldr	r3, [pc, #236]	; (80007a0 <Setbotton+0x1e4>)
 80006b2:	805a      	strh	r2, [r3, #2]
        		lcd_goto(7,1);
 80006b4:	2101      	movs	r1, #1
 80006b6:	2007      	movs	r0, #7
 80006b8:	f001 fa58 	bl	8001b6c <lcd_goto>
            	lcd_string("ok");
 80006bc:	4839      	ldr	r0, [pc, #228]	; (80007a4 <Setbotton+0x1e8>)
 80006be:	f001 fa8b 	bl	8001bd8 <lcd_string>
            	prom=1;
 80006c2:	2301      	movs	r3, #1
 80006c4:	80fb      	strh	r3, [r7, #6]
        	}
        }
            if(temp>1010 && prom==1 )
 80006c6:	88bb      	ldrh	r3, [r7, #4]
 80006c8:	f240 32f2 	movw	r2, #1010	; 0x3f2
 80006cc:	4293      	cmp	r3, r2
 80006ce:	d9d8      	bls.n	8000682 <Setbotton+0xc6>
 80006d0:	88fb      	ldrh	r3, [r7, #6]
 80006d2:	2b01      	cmp	r3, #1
 80006d4:	d1d5      	bne.n	8000682 <Setbotton+0xc6>
            {
            	lcd_goto(7,1);
 80006d6:	2101      	movs	r1, #1
 80006d8:	2007      	movs	r0, #7
 80006da:	f001 fa47 	bl	8001b6c <lcd_goto>
        	    lcd_string("  ");
 80006de:	4832      	ldr	r0, [pc, #200]	; (80007a8 <Setbotton+0x1ec>)
 80006e0:	f001 fa7a 	bl	8001bd8 <lcd_string>
        	    prom=0;
 80006e4:	2300      	movs	r3, #0
 80006e6:	80fb      	strh	r3, [r7, #6]
        	    break;
 80006e8:	bf00      	nop
            }
	}
	lcd_goto(0,1);
 80006ea:	2101      	movs	r1, #1
 80006ec:	2000      	movs	r0, #0
 80006ee:	f001 fa3d 	bl	8001b6c <lcd_goto>
	lcd_string("RESET");
 80006f2:	482f      	ldr	r0, [pc, #188]	; (80007b0 <Setbotton+0x1f4>)
 80006f4:	f001 fa70 	bl	8001bd8 <lcd_string>
	HAL_Delay(1000);
 80006f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006fc:	f002 fe34 	bl	8003368 <HAL_Delay>
	while(read_adcn()>1010);
 8000700:	f002 f962 	bl	80029c8 <read_adcn>
 8000704:	4603      	mov	r3, r0
 8000706:	461a      	mov	r2, r3
 8000708:	f240 33f2 	movw	r3, #1010	; 0x3f2
 800070c:	429a      	cmp	r2, r3
 800070e:	d8f7      	bhi.n	8000700 <Setbotton+0x144>
	HAL_Delay(500);
 8000710:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000714:	f002 fe28 	bl	8003368 <HAL_Delay>
	while(1)
	{
		temp=read_adcn();
 8000718:	f002 f956 	bl	80029c8 <read_adcn>
 800071c:	4603      	mov	r3, r0
 800071e:	80bb      	strh	r3, [r7, #4]
	    	                if(temp<1010 && temp>10)
 8000720:	88bb      	ldrh	r3, [r7, #4]
 8000722:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8000726:	4293      	cmp	r3, r2
 8000728:	d818      	bhi.n	800075c <Setbotton+0x1a0>
 800072a:	88bb      	ldrh	r3, [r7, #4]
 800072c:	2b0a      	cmp	r3, #10
 800072e:	d915      	bls.n	800075c <Setbotton+0x1a0>
	    	              {
	    	            	  if(prom==0)
 8000730:	88fb      	ldrh	r3, [r7, #6]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d112      	bne.n	800075c <Setbotton+0x1a0>
	    	            	  {
	    	            		 HAL_Delay(500);
 8000736:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800073a:	f002 fe15 	bl	8003368 <HAL_Delay>
	    	            		 button._reset=read_adcn();
 800073e:	f002 f943 	bl	80029c8 <read_adcn>
 8000742:	4603      	mov	r3, r0
 8000744:	461a      	mov	r2, r3
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <Setbotton+0x1e4>)
 8000748:	80da      	strh	r2, [r3, #6]
	    	            		 lcd_goto(7,1);
 800074a:	2101      	movs	r1, #1
 800074c:	2007      	movs	r0, #7
 800074e:	f001 fa0d 	bl	8001b6c <lcd_goto>
	    	            		 lcd_string("ok");
 8000752:	4814      	ldr	r0, [pc, #80]	; (80007a4 <Setbotton+0x1e8>)
 8000754:	f001 fa40 	bl	8001bd8 <lcd_string>
	    	            		 prom=1;
 8000758:	2301      	movs	r3, #1
 800075a:	80fb      	strh	r3, [r7, #6]
	    	            	 }
	    	             }
	    	                if(temp>1010 && prom==1 )
 800075c:	88bb      	ldrh	r3, [r7, #4]
 800075e:	f240 32f2 	movw	r2, #1010	; 0x3f2
 8000762:	4293      	cmp	r3, r2
 8000764:	d9d8      	bls.n	8000718 <Setbotton+0x15c>
 8000766:	88fb      	ldrh	r3, [r7, #6]
 8000768:	2b01      	cmp	r3, #1
 800076a:	d1d5      	bne.n	8000718 <Setbotton+0x15c>
	    	                   {
	    	        	         lcd_goto(7,1);
 800076c:	2101      	movs	r1, #1
 800076e:	2007      	movs	r0, #7
 8000770:	f001 f9fc 	bl	8001b6c <lcd_goto>
	    	        	         lcd_string("  ");
 8000774:	480c      	ldr	r0, [pc, #48]	; (80007a8 <Setbotton+0x1ec>)
 8000776:	f001 fa2f 	bl	8001bd8 <lcd_string>
	    	        	         prom=1;
 800077a:	2301      	movs	r3, #1
 800077c:	80fb      	strh	r3, [r7, #6]
	    	        	         break;
 800077e:	bf00      	nop
	    	                  }
	    		    	}
	    		    	while(read_adcn()>1010);
 8000780:	f002 f922 	bl	80029c8 <read_adcn>
 8000784:	4603      	mov	r3, r0
 8000786:	461a      	mov	r2, r3
 8000788:	f240 33f2 	movw	r3, #1010	; 0x3f2
 800078c:	429a      	cmp	r2, r3
 800078e:	d8f7      	bhi.n	8000780 <Setbotton+0x1c4>
	    		     int_mem_write();
 8000790:	f002 f99a 	bl	8002ac8 <int_mem_write>
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	080070a0 	.word	0x080070a0
 80007a0:	2000021c 	.word	0x2000021c
 80007a4:	080070a8 	.word	0x080070a8
 80007a8:	080070ac 	.word	0x080070ac
 80007ac:	080070b0 	.word	0x080070b0
 80007b0:	080070b8 	.word	0x080070b8

080007b4 <indication>:

void indication (void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
	lcd_goto(0,0);
 80007b8:	2100      	movs	r1, #0
 80007ba:	2000      	movs	r0, #0
 80007bc:	f001 f9d6 	bl	8001b6c <lcd_goto>
	lcd_string("KOLV:");
 80007c0:	482d      	ldr	r0, [pc, #180]	; (8000878 <indication+0xc4>)
 80007c2:	f001 fa09 	bl	8001bd8 <lcd_string>
	lcd_number(p_work.number_cycles);
 80007c6:	4b2d      	ldr	r3, [pc, #180]	; (800087c <indication+0xc8>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 fa20 	bl	8001c10 <lcd_number>
	lcd_string(" ");
 80007d0:	482b      	ldr	r0, [pc, #172]	; (8000880 <indication+0xcc>)
 80007d2:	f001 fa01 	bl	8001bd8 <lcd_string>
	lcd_goto(0,1);
 80007d6:	2101      	movs	r1, #1
 80007d8:	2000      	movs	r0, #0
 80007da:	f001 f9c7 	bl	8001b6c <lcd_goto>
	lcd_string("TEMP:");
 80007de:	4829      	ldr	r0, [pc, #164]	; (8000884 <indication+0xd0>)
 80007e0:	f001 f9fa 	bl	8001bd8 <lcd_string>
	lcd_string("0,");
 80007e4:	4828      	ldr	r0, [pc, #160]	; (8000888 <indication+0xd4>)
 80007e6:	f001 f9f7 	bl	8001bd8 <lcd_string>
	lcd_number(p_work.period);
 80007ea:	4b24      	ldr	r3, [pc, #144]	; (800087c <indication+0xc8>)
 80007ec:	785b      	ldrb	r3, [r3, #1]
 80007ee:	4618      	mov	r0, r3
 80007f0:	f001 fa0e 	bl	8001c10 <lcd_number>
	lcd_goto(10,1);
 80007f4:	2101      	movs	r1, #1
 80007f6:	200a      	movs	r0, #10
 80007f8:	f001 f9b8 	bl	8001b6c <lcd_goto>
	lcd_string("BAL:");
 80007fc:	4823      	ldr	r0, [pc, #140]	; (800088c <indication+0xd8>)
 80007fe:	f001 f9eb 	bl	8001bd8 <lcd_string>
	switch (p_work.mode)
 8000802:	4b1e      	ldr	r3, [pc, #120]	; (800087c <indication+0xc8>)
 8000804:	78db      	ldrb	r3, [r3, #3]
 8000806:	2b04      	cmp	r3, #4
 8000808:	d834      	bhi.n	8000874 <indication+0xc0>
 800080a:	a201      	add	r2, pc, #4	; (adr r2, 8000810 <indication+0x5c>)
 800080c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000810:	08000825 	.word	0x08000825
 8000814:	08000835 	.word	0x08000835
 8000818:	08000845 	.word	0x08000845
 800081c:	08000855 	.word	0x08000855
 8000820:	08000865 	.word	0x08000865
		{
			case 0:
				lcd_goto(12, 0);
 8000824:	2100      	movs	r1, #0
 8000826:	200c      	movs	r0, #12
 8000828:	f001 f9a0 	bl	8001b6c <lcd_goto>
				lcd_string("BEG");
 800082c:	4818      	ldr	r0, [pc, #96]	; (8000890 <indication+0xdc>)
 800082e:	f001 f9d3 	bl	8001bd8 <lcd_string>
				break;
 8000832:	e01f      	b.n	8000874 <indication+0xc0>
			case 1:
				lcd_goto(12, 0);
 8000834:	2100      	movs	r1, #0
 8000836:	200c      	movs	r0, #12
 8000838:	f001 f998 	bl	8001b6c <lcd_goto>
				lcd_string("INV");
 800083c:	4815      	ldr	r0, [pc, #84]	; (8000894 <indication+0xe0>)
 800083e:	f001 f9cb 	bl	8001bd8 <lcd_string>
				break;
 8000842:	e017      	b.n	8000874 <indication+0xc0>
			case 2:
				if( COUNT_LED !=10)
					{}
					else
					{
						lcd_goto(12, 0);
 8000844:	2100      	movs	r1, #0
 8000846:	200c      	movs	r0, #12
 8000848:	f001 f990 	bl	8001b6c <lcd_goto>
						lcd_string("DUB");
 800084c:	4812      	ldr	r0, [pc, #72]	; (8000898 <indication+0xe4>)
 800084e:	f001 f9c3 	bl	8001bd8 <lcd_string>
						break;
 8000852:	e00f      	b.n	8000874 <indication+0xc0>
					}
			case 3:
				lcd_goto(12, 0);
 8000854:	2100      	movs	r1, #0
 8000856:	200c      	movs	r0, #12
 8000858:	f001 f988 	bl	8001b6c <lcd_goto>
				lcd_string("TST");
 800085c:	480f      	ldr	r0, [pc, #60]	; (800089c <indication+0xe8>)
 800085e:	f001 f9bb 	bl	8001bd8 <lcd_string>
				break;
 8000862:	e007      	b.n	8000874 <indication+0xc0>
			case 4:
				lcd_goto(12, 0);
 8000864:	2100      	movs	r1, #0
 8000866:	200c      	movs	r0, #12
 8000868:	f001 f980 	bl	8001b6c <lcd_goto>
				lcd_string("MEM");
 800086c:	480c      	ldr	r0, [pc, #48]	; (80008a0 <indication+0xec>)
 800086e:	f001 f9b3 	bl	8001bd8 <lcd_string>
				break;
 8000872:	bf00      	nop
		}
}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	080070c0 	.word	0x080070c0
 800087c:	20000224 	.word	0x20000224
 8000880:	080070c8 	.word	0x080070c8
 8000884:	080070cc 	.word	0x080070cc
 8000888:	080070d4 	.word	0x080070d4
 800088c:	080070d8 	.word	0x080070d8
 8000890:	080070e0 	.word	0x080070e0
 8000894:	080070e4 	.word	0x080070e4
 8000898:	080070e8 	.word	0x080070e8
 800089c:	080070ec 	.word	0x080070ec
 80008a0:	080070f0 	.word	0x080070f0

080008a4 <RandomNumber>:

void RandomNumber (void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
	srand(time_random);
 80008aa:	4b18      	ldr	r3, [pc, #96]	; (800090c <RandomNumber+0x68>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f005 fb80 	bl	8005fb4 <srand>
	uint8_t out=0,out_old;
 80008b4:	2300      	movs	r3, #0
 80008b6:	71fb      	strb	r3, [r7, #7]
  for(uint8_t i=0;i<p_work.number_cycles+1;i++)
 80008b8:	2300      	movs	r3, #0
 80008ba:	717b      	strb	r3, [r7, #5]
 80008bc:	e01c      	b.n	80008f8 <RandomNumber+0x54>
  {
     while(out_old==out)
      {
	    out=(rand()%COUNT_LED);
 80008be:	f005 fba7 	bl	8006010 <rand>
 80008c2:	4602      	mov	r2, r0
 80008c4:	4b12      	ldr	r3, [pc, #72]	; (8000910 <RandomNumber+0x6c>)
 80008c6:	fb83 1302 	smull	r1, r3, r3, r2
 80008ca:	1099      	asrs	r1, r3, #2
 80008cc:	17d3      	asrs	r3, r2, #31
 80008ce:	1ac9      	subs	r1, r1, r3
 80008d0:	460b      	mov	r3, r1
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	440b      	add	r3, r1
 80008d6:	005b      	lsls	r3, r3, #1
 80008d8:	1ad1      	subs	r1, r2, r3
 80008da:	460b      	mov	r3, r1
 80008dc:	71fb      	strb	r3, [r7, #7]
     while(out_old==out)
 80008de:	79ba      	ldrb	r2, [r7, #6]
 80008e0:	79fb      	ldrb	r3, [r7, #7]
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d0eb      	beq.n	80008be <RandomNumber+0x1a>
      }
      out_old=out;
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	71bb      	strb	r3, [r7, #6]
     random_numder[i]=out;
 80008ea:	797b      	ldrb	r3, [r7, #5]
 80008ec:	4909      	ldr	r1, [pc, #36]	; (8000914 <RandomNumber+0x70>)
 80008ee:	79fa      	ldrb	r2, [r7, #7]
 80008f0:	54ca      	strb	r2, [r1, r3]
  for(uint8_t i=0;i<p_work.number_cycles+1;i++)
 80008f2:	797b      	ldrb	r3, [r7, #5]
 80008f4:	3301      	adds	r3, #1
 80008f6:	717b      	strb	r3, [r7, #5]
 80008f8:	4b07      	ldr	r3, [pc, #28]	; (8000918 <RandomNumber+0x74>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	797a      	ldrb	r2, [r7, #5]
 80008fe:	429a      	cmp	r2, r3
 8000900:	d9ed      	bls.n	80008de <RandomNumber+0x3a>
  }
}
 8000902:	bf00      	nop
 8000904:	bf00      	nop
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20000178 	.word	0x20000178
 8000910:	66666667 	.word	0x66666667
 8000914:	2000017c 	.word	0x2000017c
 8000918:	20000224 	.word	0x20000224

0800091c <SetParametrPlay>:
extern const uint8_t temp_numder[7];
extern uint8_t flag_beg,flag_zumer;
extern uint16_t count_timer;
extern uint8_t position;
void SetParametrPlay (void)          //set  speed and quantity
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
	uint8_t count_= 0;
 8000922:	2300      	movs	r3, #0
 8000924:	71fb      	strb	r3, [r7, #7]
	int i = position;
 8000926:	4b64      	ldr	r3, [pc, #400]	; (8000ab8 <SetParametrPlay+0x19c>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	603b      	str	r3, [r7, #0]
	while(bt_ok());
 800092c:	bf00      	nop
 800092e:	f002 f84b 	bl	80029c8 <read_adcn>
 8000932:	4603      	mov	r3, r0
 8000934:	2b04      	cmp	r3, #4
 8000936:	d9fa      	bls.n	800092e <SetParametrPlay+0x12>
	HAL_Delay(1000);
 8000938:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800093c:	f002 fd14 	bl	8003368 <HAL_Delay>
  while(count_<5)
 8000940:	e04e      	b.n	80009e0 <SetParametrPlay+0xc4>
	{
	  count_++;
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	3301      	adds	r3, #1
 8000946:	71fb      	strb	r3, [r7, #7]
      lcd_goto(5,0);
 8000948:	2100      	movs	r1, #0
 800094a:	2005      	movs	r0, #5
 800094c:	f001 f90e 	bl	8001b6c <lcd_goto>
      lcd_string("  ");
 8000950:	485a      	ldr	r0, [pc, #360]	; (8000abc <SetParametrPlay+0x1a0>)
 8000952:	f001 f941 	bl	8001bd8 <lcd_string>
      HAL_Delay(200);
 8000956:	20c8      	movs	r0, #200	; 0xc8
 8000958:	f002 fd06 	bl	8003368 <HAL_Delay>
      lcd_goto(5,0);
 800095c:	2100      	movs	r1, #0
 800095e:	2005      	movs	r0, #5
 8000960:	f001 f904 	bl	8001b6c <lcd_goto>
      lcd_number(temp_numder[i]);
 8000964:	4a56      	ldr	r2, [pc, #344]	; (8000ac0 <SetParametrPlay+0x1a4>)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	4413      	add	r3, r2
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	4618      	mov	r0, r3
 800096e:	f001 f94f 	bl	8001c10 <lcd_number>
      HAL_Delay(200);
 8000972:	20c8      	movs	r0, #200	; 0xc8
 8000974:	f002 fcf8 	bl	8003368 <HAL_Delay>
     if(bt_plus() && i<6)
 8000978:	f002 f826 	bl	80029c8 <read_adcn>
 800097c:	4603      	mov	r3, r0
 800097e:	461a      	mov	r2, r3
 8000980:	4b50      	ldr	r3, [pc, #320]	; (8000ac4 <SetParametrPlay+0x1a8>)
 8000982:	885b      	ldrh	r3, [r3, #2]
 8000984:	3b0a      	subs	r3, #10
 8000986:	429a      	cmp	r2, r3
 8000988:	db10      	blt.n	80009ac <SetParametrPlay+0x90>
 800098a:	f002 f81d 	bl	80029c8 <read_adcn>
 800098e:	4603      	mov	r3, r0
 8000990:	461a      	mov	r2, r3
 8000992:	4b4c      	ldr	r3, [pc, #304]	; (8000ac4 <SetParametrPlay+0x1a8>)
 8000994:	885b      	ldrh	r3, [r3, #2]
 8000996:	330a      	adds	r3, #10
 8000998:	429a      	cmp	r2, r3
 800099a:	dc07      	bgt.n	80009ac <SetParametrPlay+0x90>
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	2b05      	cmp	r3, #5
 80009a0:	dc04      	bgt.n	80009ac <SetParametrPlay+0x90>
     {
    	 i++;
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	3301      	adds	r3, #1
 80009a6:	603b      	str	r3, [r7, #0]
    	 count_=0;
 80009a8:	2300      	movs	r3, #0
 80009aa:	71fb      	strb	r3, [r7, #7]
     }
     if(bt_minus() && i!=0)
 80009ac:	f002 f80c 	bl	80029c8 <read_adcn>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461a      	mov	r2, r3
 80009b4:	4b43      	ldr	r3, [pc, #268]	; (8000ac4 <SetParametrPlay+0x1a8>)
 80009b6:	881b      	ldrh	r3, [r3, #0]
 80009b8:	3b0a      	subs	r3, #10
 80009ba:	429a      	cmp	r2, r3
 80009bc:	db10      	blt.n	80009e0 <SetParametrPlay+0xc4>
 80009be:	f002 f803 	bl	80029c8 <read_adcn>
 80009c2:	4603      	mov	r3, r0
 80009c4:	461a      	mov	r2, r3
 80009c6:	4b3f      	ldr	r3, [pc, #252]	; (8000ac4 <SetParametrPlay+0x1a8>)
 80009c8:	881b      	ldrh	r3, [r3, #0]
 80009ca:	330a      	adds	r3, #10
 80009cc:	429a      	cmp	r2, r3
 80009ce:	dc07      	bgt.n	80009e0 <SetParametrPlay+0xc4>
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d004      	beq.n	80009e0 <SetParametrPlay+0xc4>
     {
    	 i--;
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	3b01      	subs	r3, #1
 80009da:	603b      	str	r3, [r7, #0]
    	 count_=0;
 80009dc:	2300      	movs	r3, #0
 80009de:	71fb      	strb	r3, [r7, #7]
  while(count_<5)
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	d9ad      	bls.n	8000942 <SetParametrPlay+0x26>
     }
     }

  p_work.number_cycles= temp_numder[i];
 80009e6:	4a36      	ldr	r2, [pc, #216]	; (8000ac0 <SetParametrPlay+0x1a4>)
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	4413      	add	r3, r2
 80009ec:	781a      	ldrb	r2, [r3, #0]
 80009ee:	4b36      	ldr	r3, [pc, #216]	; (8000ac8 <SetParametrPlay+0x1ac>)
 80009f0:	701a      	strb	r2, [r3, #0]
  position=i;
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4b30      	ldr	r3, [pc, #192]	; (8000ab8 <SetParametrPlay+0x19c>)
 80009f8:	701a      	strb	r2, [r3, #0]
	  count_=0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	71fb      	strb	r3, [r7, #7]
      i=p_work.period;
 80009fe:	4b32      	ldr	r3, [pc, #200]	; (8000ac8 <SetParametrPlay+0x1ac>)
 8000a00:	785b      	ldrb	r3, [r3, #1]
 8000a02:	603b      	str	r3, [r7, #0]

    while(count_<5)
 8000a04:	e04a      	b.n	8000a9c <SetParametrPlay+0x180>
    {
          count_++;
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	71fb      	strb	r3, [r7, #7]
          lcd_goto(7,1);
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	2007      	movs	r0, #7
 8000a10:	f001 f8ac 	bl	8001b6c <lcd_goto>
          lcd_string(" ");
 8000a14:	482d      	ldr	r0, [pc, #180]	; (8000acc <SetParametrPlay+0x1b0>)
 8000a16:	f001 f8df 	bl	8001bd8 <lcd_string>
          HAL_Delay(150);
 8000a1a:	2096      	movs	r0, #150	; 0x96
 8000a1c:	f002 fca4 	bl	8003368 <HAL_Delay>
          lcd_goto(7,1);
 8000a20:	2101      	movs	r1, #1
 8000a22:	2007      	movs	r0, #7
 8000a24:	f001 f8a2 	bl	8001b6c <lcd_goto>
          lcd_number(i);
 8000a28:	6838      	ldr	r0, [r7, #0]
 8000a2a:	f001 f8f1 	bl	8001c10 <lcd_number>
          HAL_Delay(150);
 8000a2e:	2096      	movs	r0, #150	; 0x96
 8000a30:	f002 fc9a 	bl	8003368 <HAL_Delay>
         if(bt_plus() && i<9)
 8000a34:	f001 ffc8 	bl	80029c8 <read_adcn>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	4b21      	ldr	r3, [pc, #132]	; (8000ac4 <SetParametrPlay+0x1a8>)
 8000a3e:	885b      	ldrh	r3, [r3, #2]
 8000a40:	3b0a      	subs	r3, #10
 8000a42:	429a      	cmp	r2, r3
 8000a44:	db10      	blt.n	8000a68 <SetParametrPlay+0x14c>
 8000a46:	f001 ffbf 	bl	80029c8 <read_adcn>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	4b1d      	ldr	r3, [pc, #116]	; (8000ac4 <SetParametrPlay+0x1a8>)
 8000a50:	885b      	ldrh	r3, [r3, #2]
 8000a52:	330a      	adds	r3, #10
 8000a54:	429a      	cmp	r2, r3
 8000a56:	dc07      	bgt.n	8000a68 <SetParametrPlay+0x14c>
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	2b08      	cmp	r3, #8
 8000a5c:	dc04      	bgt.n	8000a68 <SetParametrPlay+0x14c>
            {
        	 i++;
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	3301      	adds	r3, #1
 8000a62:	603b      	str	r3, [r7, #0]
        	 count_=0;
 8000a64:	2300      	movs	r3, #0
 8000a66:	71fb      	strb	r3, [r7, #7]
            }
         if(bt_minus() && i!=0)
 8000a68:	f001 ffae 	bl	80029c8 <read_adcn>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	461a      	mov	r2, r3
 8000a70:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <SetParametrPlay+0x1a8>)
 8000a72:	881b      	ldrh	r3, [r3, #0]
 8000a74:	3b0a      	subs	r3, #10
 8000a76:	429a      	cmp	r2, r3
 8000a78:	db10      	blt.n	8000a9c <SetParametrPlay+0x180>
 8000a7a:	f001 ffa5 	bl	80029c8 <read_adcn>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <SetParametrPlay+0x1a8>)
 8000a84:	881b      	ldrh	r3, [r3, #0]
 8000a86:	330a      	adds	r3, #10
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	dc07      	bgt.n	8000a9c <SetParametrPlay+0x180>
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d004      	beq.n	8000a9c <SetParametrPlay+0x180>
        	 {
        	   i--;
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	3b01      	subs	r3, #1
 8000a96:	603b      	str	r3, [r7, #0]
        	   count_=0;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	71fb      	strb	r3, [r7, #7]
    while(count_<5)
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	2b04      	cmp	r3, #4
 8000aa0:	d9b1      	bls.n	8000a06 <SetParametrPlay+0xea>
             }
    }
    p_work.period=i;
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	4b08      	ldr	r3, [pc, #32]	; (8000ac8 <SetParametrPlay+0x1ac>)
 8000aa8:	705a      	strb	r2, [r3, #1]
    int_mem_write();
 8000aaa:	f002 f80d 	bl	8002ac8 <int_mem_write>
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	2000021a 	.word	0x2000021a
 8000abc:	080070f4 	.word	0x080070f4
 8000ac0:	0800713c 	.word	0x0800713c
 8000ac4:	2000021c 	.word	0x2000021c
 8000ac8:	20000224 	.word	0x20000224
 8000acc:	080070f8 	.word	0x080070f8

08000ad0 <SetMode>:

void SetMode(void)                              //Set mode GAME
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
   lcd_goto(0,0);
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	f001 f848 	bl	8001b6c <lcd_goto>
   lcd_string("HACTP. MODE-");
 8000adc:	4848      	ldr	r0, [pc, #288]	; (8000c00 <SetMode+0x130>)
 8000ade:	f001 f87b 	bl	8001bd8 <lcd_string>
   while(!(bt_ok()))
 8000ae2:	e075      	b.n	8000bd0 <SetMode+0x100>
   {
	   	if(bt_plus() && p_work.mode<4 ) p_work.mode++;
 8000ae4:	f001 ff70 	bl	80029c8 <read_adcn>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	461a      	mov	r2, r3
 8000aec:	4b45      	ldr	r3, [pc, #276]	; (8000c04 <SetMode+0x134>)
 8000aee:	885b      	ldrh	r3, [r3, #2]
 8000af0:	3b0a      	subs	r3, #10
 8000af2:	429a      	cmp	r2, r3
 8000af4:	db12      	blt.n	8000b1c <SetMode+0x4c>
 8000af6:	f001 ff67 	bl	80029c8 <read_adcn>
 8000afa:	4603      	mov	r3, r0
 8000afc:	461a      	mov	r2, r3
 8000afe:	4b41      	ldr	r3, [pc, #260]	; (8000c04 <SetMode+0x134>)
 8000b00:	885b      	ldrh	r3, [r3, #2]
 8000b02:	330a      	adds	r3, #10
 8000b04:	429a      	cmp	r2, r3
 8000b06:	dc09      	bgt.n	8000b1c <SetMode+0x4c>
 8000b08:	4b3f      	ldr	r3, [pc, #252]	; (8000c08 <SetMode+0x138>)
 8000b0a:	78db      	ldrb	r3, [r3, #3]
 8000b0c:	2b03      	cmp	r3, #3
 8000b0e:	d805      	bhi.n	8000b1c <SetMode+0x4c>
 8000b10:	4b3d      	ldr	r3, [pc, #244]	; (8000c08 <SetMode+0x138>)
 8000b12:	78db      	ldrb	r3, [r3, #3]
 8000b14:	3301      	adds	r3, #1
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	4b3b      	ldr	r3, [pc, #236]	; (8000c08 <SetMode+0x138>)
 8000b1a:	70da      	strb	r2, [r3, #3]
    	if(bt_minus() && p_work.mode!=0 ) p_work.mode--;
 8000b1c:	f001 ff54 	bl	80029c8 <read_adcn>
 8000b20:	4603      	mov	r3, r0
 8000b22:	461a      	mov	r2, r3
 8000b24:	4b37      	ldr	r3, [pc, #220]	; (8000c04 <SetMode+0x134>)
 8000b26:	881b      	ldrh	r3, [r3, #0]
 8000b28:	3b0a      	subs	r3, #10
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	db12      	blt.n	8000b54 <SetMode+0x84>
 8000b2e:	f001 ff4b 	bl	80029c8 <read_adcn>
 8000b32:	4603      	mov	r3, r0
 8000b34:	461a      	mov	r2, r3
 8000b36:	4b33      	ldr	r3, [pc, #204]	; (8000c04 <SetMode+0x134>)
 8000b38:	881b      	ldrh	r3, [r3, #0]
 8000b3a:	330a      	adds	r3, #10
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	dc09      	bgt.n	8000b54 <SetMode+0x84>
 8000b40:	4b31      	ldr	r3, [pc, #196]	; (8000c08 <SetMode+0x138>)
 8000b42:	78db      	ldrb	r3, [r3, #3]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d005      	beq.n	8000b54 <SetMode+0x84>
 8000b48:	4b2f      	ldr	r3, [pc, #188]	; (8000c08 <SetMode+0x138>)
 8000b4a:	78db      	ldrb	r3, [r3, #3]
 8000b4c:	3b01      	subs	r3, #1
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	4b2d      	ldr	r3, [pc, #180]	; (8000c08 <SetMode+0x138>)
 8000b52:	70da      	strb	r2, [r3, #3]
        switch (p_work.mode)
 8000b54:	4b2c      	ldr	r3, [pc, #176]	; (8000c08 <SetMode+0x138>)
 8000b56:	78db      	ldrb	r3, [r3, #3]
 8000b58:	2b04      	cmp	r3, #4
 8000b5a:	d835      	bhi.n	8000bc8 <SetMode+0xf8>
 8000b5c:	a201      	add	r2, pc, #4	; (adr r2, 8000b64 <SetMode+0x94>)
 8000b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b62:	bf00      	nop
 8000b64:	08000b79 	.word	0x08000b79
 8000b68:	08000b89 	.word	0x08000b89
 8000b6c:	08000b99 	.word	0x08000b99
 8000b70:	08000bb9 	.word	0x08000bb9
 8000b74:	08000ba9 	.word	0x08000ba9
    	{
    	 case game_beg:
		         {
			        lcd_goto(12, 0);
 8000b78:	2100      	movs	r1, #0
 8000b7a:	200c      	movs	r0, #12
 8000b7c:	f000 fff6 	bl	8001b6c <lcd_goto>
    		        lcd_string("BEG");
 8000b80:	4822      	ldr	r0, [pc, #136]	; (8000c0c <SetMode+0x13c>)
 8000b82:	f001 f829 	bl	8001bd8 <lcd_string>
    		        break;
 8000b86:	e01f      	b.n	8000bc8 <SetMode+0xf8>
    	        }
    	case game_invers:
    			{
    				lcd_goto(12, 0);
 8000b88:	2100      	movs	r1, #0
 8000b8a:	200c      	movs	r0, #12
 8000b8c:	f000 ffee 	bl	8001b6c <lcd_goto>
    	    		lcd_string("INV");
 8000b90:	481f      	ldr	r0, [pc, #124]	; (8000c10 <SetMode+0x140>)
 8000b92:	f001 f821 	bl	8001bd8 <lcd_string>
    	    		break;
 8000b96:	e017      	b.n	8000bc8 <SetMode+0xf8>
    			{
    				if(COUNT_LED!=10)
    				{}
    				else
    				{
    				lcd_goto(12, 0);
 8000b98:	2100      	movs	r1, #0
 8000b9a:	200c      	movs	r0, #12
 8000b9c:	f000 ffe6 	bl	8001b6c <lcd_goto>
    	    		lcd_string("DUB");
 8000ba0:	481c      	ldr	r0, [pc, #112]	; (8000c14 <SetMode+0x144>)
 8000ba2:	f001 f819 	bl	8001bd8 <lcd_string>
    	    		break;
 8000ba6:	e00f      	b.n	8000bc8 <SetMode+0xf8>
    				}
    	    	}
    	case test:
    			{
    				lcd_goto(12, 0);
 8000ba8:	2100      	movs	r1, #0
 8000baa:	200c      	movs	r0, #12
 8000bac:	f000 ffde 	bl	8001b6c <lcd_goto>
    	    		lcd_string("TST");
 8000bb0:	4819      	ldr	r0, [pc, #100]	; (8000c18 <SetMode+0x148>)
 8000bb2:	f001 f811 	bl	8001bd8 <lcd_string>
    	    		break;
 8000bb6:	e007      	b.n	8000bc8 <SetMode+0xf8>
    	    	}
    	case game_mem:
    			{
    				lcd_goto(12, 0);
 8000bb8:	2100      	movs	r1, #0
 8000bba:	200c      	movs	r0, #12
 8000bbc:	f000 ffd6 	bl	8001b6c <lcd_goto>
    			    lcd_string("MEM");
 8000bc0:	4816      	ldr	r0, [pc, #88]	; (8000c1c <SetMode+0x14c>)
 8000bc2:	f001 f809 	bl	8001bd8 <lcd_string>
    			    break;
 8000bc6:	bf00      	nop

    			}
    	}
      HAL_Delay(500);
 8000bc8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bcc:	f002 fbcc 	bl	8003368 <HAL_Delay>
   while(!(bt_ok()))
 8000bd0:	f001 fefa 	bl	80029c8 <read_adcn>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b04      	cmp	r3, #4
 8000bd8:	d884      	bhi.n	8000ae4 <SetMode+0x14>
    }
   int_mem_write();
 8000bda:	f001 ff75 	bl	8002ac8 <int_mem_write>
    lcd_clear();
 8000bde:	f001 f967 	bl	8001eb0 <lcd_clear>
    indication();
 8000be2:	f7ff fde7 	bl	80007b4 <indication>
     while((bt_ok()));
 8000be6:	bf00      	nop
 8000be8:	f001 feee 	bl	80029c8 <read_adcn>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	d9fa      	bls.n	8000be8 <SetMode+0x118>
   HAL_Delay(300);
 8000bf2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000bf6:	f002 fbb7 	bl	8003368 <HAL_Delay>
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	080070fc 	.word	0x080070fc
 8000c04:	2000021c 	.word	0x2000021c
 8000c08:	20000224 	.word	0x20000224
 8000c0c:	0800710c 	.word	0x0800710c
 8000c10:	08007110 	.word	0x08007110
 8000c14:	08007114 	.word	0x08007114
 8000c18:	08007118 	.word	0x08007118
 8000c1c:	0800711c 	.word	0x0800711c

08000c20 <ZumerOk>:

void  ZumerOk(void)
	{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
	   for(int i=0;i<3;i++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	607b      	str	r3, [r7, #4]
 8000c2a:	e016      	b.n	8000c5a <ZumerOk+0x3a>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c32:	480e      	ldr	r0, [pc, #56]	; (8000c6c <ZumerOk+0x4c>)
 8000c34:	f003 fd34 	bl	80046a0 <HAL_GPIO_WritePin>
			HAL_Delay(300);
 8000c38:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c3c:	f002 fb94 	bl	8003368 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c40:	2200      	movs	r2, #0
 8000c42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c46:	4809      	ldr	r0, [pc, #36]	; (8000c6c <ZumerOk+0x4c>)
 8000c48:	f003 fd2a 	bl	80046a0 <HAL_GPIO_WritePin>
			HAL_Delay(300);
 8000c4c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c50:	f002 fb8a 	bl	8003368 <HAL_Delay>
	   for(int i=0;i<3;i++)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3301      	adds	r3, #1
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	dde5      	ble.n	8000c2c <ZumerOk+0xc>
	   }
	}
 8000c60:	bf00      	nop
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40020400 	.word	0x40020400

08000c70 <ZumerError>:
	void ZumerError (void)
	{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000c74:	2201      	movs	r2, #1
 8000c76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c7a:	4807      	ldr	r0, [pc, #28]	; (8000c98 <ZumerError+0x28>)
 8000c7c:	f003 fd10 	bl	80046a0 <HAL_GPIO_WritePin>
		HAL_Delay(2000);
 8000c80:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c84:	f002 fb70 	bl	8003368 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c8e:	4802      	ldr	r0, [pc, #8]	; (8000c98 <ZumerError+0x28>)
 8000c90:	f003 fd06 	bl	80046a0 <HAL_GPIO_WritePin>
	}
 8000c94:	bf00      	nop
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40020400 	.word	0x40020400

08000c9c <Zumer>:

void Zumer (void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 uint32_t count=0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	607b      	str	r3, [r7, #4]
    while(count<100000)
 8000ca6:	e008      	b.n	8000cba <Zumer+0x1e>
    {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cae:	480a      	ldr	r0, [pc, #40]	; (8000cd8 <Zumer+0x3c>)
 8000cb0:	f003 fcf6 	bl	80046a0 <HAL_GPIO_WritePin>
    	count++;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	607b      	str	r3, [r7, #4]
    while(count<100000)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a07      	ldr	r2, [pc, #28]	; (8000cdc <Zumer+0x40>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d9f2      	bls.n	8000ca8 <Zumer+0xc>
    }
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cc8:	4803      	ldr	r0, [pc, #12]	; (8000cd8 <Zumer+0x3c>)
 8000cca:	f003 fce9 	bl	80046a0 <HAL_GPIO_WritePin>
 }
 8000cce:	bf00      	nop
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40020400 	.word	0x40020400
 8000cdc:	0001869f 	.word	0x0001869f

08000ce0 <proverka>:

void proverka (uint8_t flag) //���� ������ �������� �� ��������  flag_beg � ���� ���� ����� ������
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	71fb      	strb	r3, [r7, #7]
  switch(flag)
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	3b01      	subs	r3, #1
 8000cee:	2b09      	cmp	r3, #9
 8000cf0:	f200 809b 	bhi.w	8000e2a <proverka+0x14a>
 8000cf4:	a201      	add	r2, pc, #4	; (adr r2, 8000cfc <proverka+0x1c>)
 8000cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfa:	bf00      	nop
 8000cfc:	08000d25 	.word	0x08000d25
 8000d00:	08000d3b 	.word	0x08000d3b
 8000d04:	08000d51 	.word	0x08000d51
 8000d08:	08000d67 	.word	0x08000d67
 8000d0c:	08000d7d 	.word	0x08000d7d
 8000d10:	08000d93 	.word	0x08000d93
 8000d14:	08000da9 	.word	0x08000da9
 8000d18:	08000dbf 	.word	0x08000dbf
 8000d1c:	08000dd5 	.word	0x08000dd5
 8000d20:	08000ded 	.word	0x08000ded
  {
     case 1:
    	 if(in_one()!=0)
 8000d24:	2101      	movs	r1, #1
 8000d26:	4843      	ldr	r0, [pc, #268]	; (8000e34 <proverka+0x154>)
 8000d28:	f003 fca2 	bl	8004670 <HAL_GPIO_ReadPin>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d068      	beq.n	8000e04 <proverka+0x124>
    	 {
    		 flag_beg=0;
 8000d32:	4b41      	ldr	r3, [pc, #260]	; (8000e38 <proverka+0x158>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	701a      	strb	r2, [r3, #0]
    	 }
    	 break;
 8000d38:	e064      	b.n	8000e04 <proverka+0x124>
     case 2:
    	 if(in_two()!=0)
 8000d3a:	2102      	movs	r1, #2
 8000d3c:	483d      	ldr	r0, [pc, #244]	; (8000e34 <proverka+0x154>)
 8000d3e:	f003 fc97 	bl	8004670 <HAL_GPIO_ReadPin>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d05f      	beq.n	8000e08 <proverka+0x128>
    		 flag_beg=0;
 8000d48:	4b3b      	ldr	r3, [pc, #236]	; (8000e38 <proverka+0x158>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]
         break;
 8000d4e:	e05b      	b.n	8000e08 <proverka+0x128>
     case 3:
    	 if(in_three()!=0)
 8000d50:	2104      	movs	r1, #4
 8000d52:	4838      	ldr	r0, [pc, #224]	; (8000e34 <proverka+0x154>)
 8000d54:	f003 fc8c 	bl	8004670 <HAL_GPIO_ReadPin>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d056      	beq.n	8000e0c <proverka+0x12c>
    		 flag_beg=0;
 8000d5e:	4b36      	ldr	r3, [pc, #216]	; (8000e38 <proverka+0x158>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]
    	 break;
 8000d64:	e052      	b.n	8000e0c <proverka+0x12c>
     case 4:
    	 if(in_four()!=0)
 8000d66:	2108      	movs	r1, #8
 8000d68:	4832      	ldr	r0, [pc, #200]	; (8000e34 <proverka+0x154>)
 8000d6a:	f003 fc81 	bl	8004670 <HAL_GPIO_ReadPin>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d04d      	beq.n	8000e10 <proverka+0x130>
    		 flag_beg=0;
 8000d74:	4b30      	ldr	r3, [pc, #192]	; (8000e38 <proverka+0x158>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	701a      	strb	r2, [r3, #0]
    	 break;
 8000d7a:	e049      	b.n	8000e10 <proverka+0x130>
     case 5:
    	 if(in_five()!=0)
 8000d7c:	2110      	movs	r1, #16
 8000d7e:	482d      	ldr	r0, [pc, #180]	; (8000e34 <proverka+0x154>)
 8000d80:	f003 fc76 	bl	8004670 <HAL_GPIO_ReadPin>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d044      	beq.n	8000e14 <proverka+0x134>
    		 flag_beg=0;
 8000d8a:	4b2b      	ldr	r3, [pc, #172]	; (8000e38 <proverka+0x158>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]
    	 break;
 8000d90:	e040      	b.n	8000e14 <proverka+0x134>
     case 6:
    	if(in_six()!=0)
 8000d92:	2120      	movs	r1, #32
 8000d94:	4827      	ldr	r0, [pc, #156]	; (8000e34 <proverka+0x154>)
 8000d96:	f003 fc6b 	bl	8004670 <HAL_GPIO_ReadPin>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d03b      	beq.n	8000e18 <proverka+0x138>
    		flag_beg=0;
 8000da0:	4b25      	ldr	r3, [pc, #148]	; (8000e38 <proverka+0x158>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
    	break;
 8000da6:	e037      	b.n	8000e18 <proverka+0x138>

    case 7:
    	if(in_seven()!=0)
 8000da8:	2140      	movs	r1, #64	; 0x40
 8000daa:	4822      	ldr	r0, [pc, #136]	; (8000e34 <proverka+0x154>)
 8000dac:	f003 fc60 	bl	8004670 <HAL_GPIO_ReadPin>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d032      	beq.n	8000e1c <proverka+0x13c>
    		flag_beg=0;
 8000db6:	4b20      	ldr	r3, [pc, #128]	; (8000e38 <proverka+0x158>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	701a      	strb	r2, [r3, #0]
    	break;
 8000dbc:	e02e      	b.n	8000e1c <proverka+0x13c>
    case 8:
    	if(in_eight()!=0)
 8000dbe:	2180      	movs	r1, #128	; 0x80
 8000dc0:	481c      	ldr	r0, [pc, #112]	; (8000e34 <proverka+0x154>)
 8000dc2:	f003 fc55 	bl	8004670 <HAL_GPIO_ReadPin>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d029      	beq.n	8000e20 <proverka+0x140>
    		flag_beg=0;
 8000dcc:	4b1a      	ldr	r3, [pc, #104]	; (8000e38 <proverka+0x158>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
    	break;
 8000dd2:	e025      	b.n	8000e20 <proverka+0x140>
    case 9:
    	if(in_nine()!=0)
 8000dd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd8:	4816      	ldr	r0, [pc, #88]	; (8000e34 <proverka+0x154>)
 8000dda:	f003 fc49 	bl	8004670 <HAL_GPIO_ReadPin>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d01f      	beq.n	8000e24 <proverka+0x144>
    		flag_beg=0;
 8000de4:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <proverka+0x158>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	701a      	strb	r2, [r3, #0]
    	break;
 8000dea:	e01b      	b.n	8000e24 <proverka+0x144>
    case 10:
    	if(in_ten()!=0)
 8000dec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000df0:	4810      	ldr	r0, [pc, #64]	; (8000e34 <proverka+0x154>)
 8000df2:	f003 fc3d 	bl	8004670 <HAL_GPIO_ReadPin>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d015      	beq.n	8000e28 <proverka+0x148>
    		flag_beg=0;
 8000dfc:	4b0e      	ldr	r3, [pc, #56]	; (8000e38 <proverka+0x158>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	701a      	strb	r2, [r3, #0]
    	break;
 8000e02:	e011      	b.n	8000e28 <proverka+0x148>
    	 break;
 8000e04:	bf00      	nop
 8000e06:	e010      	b.n	8000e2a <proverka+0x14a>
         break;
 8000e08:	bf00      	nop
 8000e0a:	e00e      	b.n	8000e2a <proverka+0x14a>
    	 break;
 8000e0c:	bf00      	nop
 8000e0e:	e00c      	b.n	8000e2a <proverka+0x14a>
    	 break;
 8000e10:	bf00      	nop
 8000e12:	e00a      	b.n	8000e2a <proverka+0x14a>
    	 break;
 8000e14:	bf00      	nop
 8000e16:	e008      	b.n	8000e2a <proverka+0x14a>
    	break;
 8000e18:	bf00      	nop
 8000e1a:	e006      	b.n	8000e2a <proverka+0x14a>
    	break;
 8000e1c:	bf00      	nop
 8000e1e:	e004      	b.n	8000e2a <proverka+0x14a>
    	break;
 8000e20:	bf00      	nop
 8000e22:	e002      	b.n	8000e2a <proverka+0x14a>
    	break;
 8000e24:	bf00      	nop
 8000e26:	e000      	b.n	8000e2a <proverka+0x14a>
    	break;
 8000e28:	bf00      	nop
   }
}
 8000e2a:	bf00      	nop
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40020000 	.word	0x40020000
 8000e38:	20000175 	.word	0x20000175

08000e3c <Beg>:
extern  param p_work;
extern uint8_t start_play,counter_number,random_numder[50],flag_beg,count_zumer,flag_zumer,count_mem,rand_number_duble_one[50],rand_number_duble_two[50];
//static uint8_t status=0,counter_beg=0,counter_cicl_beg=0;
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void Beg (void)                                 // ��� ������
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
		if((p_work.timer_game==p_work.period) )
 8000e40:	4b5c      	ldr	r3, [pc, #368]	; (8000fb4 <Beg+0x178>)
 8000e42:	791b      	ldrb	r3, [r3, #4]
 8000e44:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	4b59      	ldr	r3, [pc, #356]	; (8000fb4 <Beg+0x178>)
 8000e4e:	785b      	ldrb	r3, [r3, #1]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d142      	bne.n	8000eda <Beg+0x9e>
		{
			p_work.timer_game=0;
 8000e54:	4a57      	ldr	r2, [pc, #348]	; (8000fb4 <Beg+0x178>)
 8000e56:	7913      	ldrb	r3, [r2, #4]
 8000e58:	f36f 0303 	bfc	r3, #0, #4
 8000e5c:	7113      	strb	r3, [r2, #4]
			counter_number++;
 8000e5e:	4b56      	ldr	r3, [pc, #344]	; (8000fb8 <Beg+0x17c>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	3301      	adds	r3, #1
 8000e64:	b2da      	uxtb	r2, r3
 8000e66:	4b54      	ldr	r3, [pc, #336]	; (8000fb8 <Beg+0x17c>)
 8000e68:	701a      	strb	r2, [r3, #0]
			off_all();
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e70:	4852      	ldr	r0, [pc, #328]	; (8000fbc <Beg+0x180>)
 8000e72:	f003 fc15 	bl	80046a0 <HAL_GPIO_WritePin>
 8000e76:	2200      	movs	r2, #0
 8000e78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e7c:	484f      	ldr	r0, [pc, #316]	; (8000fbc <Beg+0x180>)
 8000e7e:	f003 fc0f 	bl	80046a0 <HAL_GPIO_WritePin>
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e88:	484c      	ldr	r0, [pc, #304]	; (8000fbc <Beg+0x180>)
 8000e8a:	f003 fc09 	bl	80046a0 <HAL_GPIO_WritePin>
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e94:	4849      	ldr	r0, [pc, #292]	; (8000fbc <Beg+0x180>)
 8000e96:	f003 fc03 	bl	80046a0 <HAL_GPIO_WritePin>
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2104      	movs	r1, #4
 8000e9e:	4848      	ldr	r0, [pc, #288]	; (8000fc0 <Beg+0x184>)
 8000ea0:	f003 fbfe 	bl	80046a0 <HAL_GPIO_WritePin>
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2108      	movs	r1, #8
 8000ea8:	4845      	ldr	r0, [pc, #276]	; (8000fc0 <Beg+0x184>)
 8000eaa:	f003 fbf9 	bl	80046a0 <HAL_GPIO_WritePin>
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2110      	movs	r1, #16
 8000eb2:	4843      	ldr	r0, [pc, #268]	; (8000fc0 <Beg+0x184>)
 8000eb4:	f003 fbf4 	bl	80046a0 <HAL_GPIO_WritePin>
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2120      	movs	r1, #32
 8000ebc:	4840      	ldr	r0, [pc, #256]	; (8000fc0 <Beg+0x184>)
 8000ebe:	f003 fbef 	bl	80046a0 <HAL_GPIO_WritePin>
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ec8:	483d      	ldr	r0, [pc, #244]	; (8000fc0 <Beg+0x184>)
 8000eca:	f003 fbe9 	bl	80046a0 <HAL_GPIO_WritePin>
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ed4:	483a      	ldr	r0, [pc, #232]	; (8000fc0 <Beg+0x184>)
 8000ed6:	f003 fbe3 	bl	80046a0 <HAL_GPIO_WritePin>
		}
		if(counter_number<=p_work.number_cycles )
 8000eda:	4b36      	ldr	r3, [pc, #216]	; (8000fb4 <Beg+0x178>)
 8000edc:	781a      	ldrb	r2, [r3, #0]
 8000ede:	4b36      	ldr	r3, [pc, #216]	; (8000fb8 <Beg+0x17c>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	d313      	bcc.n	8000f0e <Beg+0xd2>
	    {
			count_timer=0;
 8000ee6:	4b37      	ldr	r3, [pc, #220]	; (8000fc4 <Beg+0x188>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	801a      	strh	r2, [r3, #0]
			onLedBeg(random_numder[counter_number]);
 8000eec:	4b32      	ldr	r3, [pc, #200]	; (8000fb8 <Beg+0x17c>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4b35      	ldr	r3, [pc, #212]	; (8000fc8 <Beg+0x18c>)
 8000ef4:	5c9b      	ldrb	r3, [r3, r2]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f000 f86e 	bl	8000fd8 <onLedBeg>
			chekBotton(random_numder[counter_number]);
 8000efc:	4b2e      	ldr	r3, [pc, #184]	; (8000fb8 <Beg+0x17c>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	461a      	mov	r2, r3
 8000f02:	4b31      	ldr	r3, [pc, #196]	; (8000fc8 <Beg+0x18c>)
 8000f04:	5c9b      	ldrb	r3, [r3, r2]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 f930 	bl	800116c <chekBotton>
 8000f0c:	e03d      	b.n	8000f8a <Beg+0x14e>
	    }
	    else
	    {
	    	off_all();
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f14:	4829      	ldr	r0, [pc, #164]	; (8000fbc <Beg+0x180>)
 8000f16:	f003 fbc3 	bl	80046a0 <HAL_GPIO_WritePin>
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f20:	4826      	ldr	r0, [pc, #152]	; (8000fbc <Beg+0x180>)
 8000f22:	f003 fbbd 	bl	80046a0 <HAL_GPIO_WritePin>
 8000f26:	2200      	movs	r2, #0
 8000f28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f2c:	4823      	ldr	r0, [pc, #140]	; (8000fbc <Beg+0x180>)
 8000f2e:	f003 fbb7 	bl	80046a0 <HAL_GPIO_WritePin>
 8000f32:	2200      	movs	r2, #0
 8000f34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f38:	4820      	ldr	r0, [pc, #128]	; (8000fbc <Beg+0x180>)
 8000f3a:	f003 fbb1 	bl	80046a0 <HAL_GPIO_WritePin>
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2104      	movs	r1, #4
 8000f42:	481f      	ldr	r0, [pc, #124]	; (8000fc0 <Beg+0x184>)
 8000f44:	f003 fbac 	bl	80046a0 <HAL_GPIO_WritePin>
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2108      	movs	r1, #8
 8000f4c:	481c      	ldr	r0, [pc, #112]	; (8000fc0 <Beg+0x184>)
 8000f4e:	f003 fba7 	bl	80046a0 <HAL_GPIO_WritePin>
 8000f52:	2200      	movs	r2, #0
 8000f54:	2110      	movs	r1, #16
 8000f56:	481a      	ldr	r0, [pc, #104]	; (8000fc0 <Beg+0x184>)
 8000f58:	f003 fba2 	bl	80046a0 <HAL_GPIO_WritePin>
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2120      	movs	r1, #32
 8000f60:	4817      	ldr	r0, [pc, #92]	; (8000fc0 <Beg+0x184>)
 8000f62:	f003 fb9d 	bl	80046a0 <HAL_GPIO_WritePin>
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f6c:	4814      	ldr	r0, [pc, #80]	; (8000fc0 <Beg+0x184>)
 8000f6e:	f003 fb97 	bl	80046a0 <HAL_GPIO_WritePin>
 8000f72:	2200      	movs	r2, #0
 8000f74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f78:	4811      	ldr	r0, [pc, #68]	; (8000fc0 <Beg+0x184>)
 8000f7a:	f003 fb91 	bl	80046a0 <HAL_GPIO_WritePin>
	    	start_play=2;
 8000f7e:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <Beg+0x190>)
 8000f80:	2202      	movs	r2, #2
 8000f82:	701a      	strb	r2, [r3, #0]
	    	flag_zumer=1;
 8000f84:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <Beg+0x194>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	701a      	strb	r2, [r3, #0]
        }
		if(flag_beg==0) p_work.timer_game++;
 8000f8a:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <Beg+0x198>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d10d      	bne.n	8000fae <Beg+0x172>
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <Beg+0x178>)
 8000f94:	791b      	ldrb	r3, [r3, #4]
 8000f96:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	f003 030f 	and.w	r3, r3, #15
 8000fa2:	b2d9      	uxtb	r1, r3
 8000fa4:	4a03      	ldr	r2, [pc, #12]	; (8000fb4 <Beg+0x178>)
 8000fa6:	7913      	ldrb	r3, [r2, #4]
 8000fa8:	f361 0303 	bfi	r3, r1, #0, #4
 8000fac:	7113      	strb	r3, [r2, #4]


}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000224 	.word	0x20000224
 8000fb8:	200001af 	.word	0x200001af
 8000fbc:	40020000 	.word	0x40020000
 8000fc0:	40020400 	.word	0x40020400
 8000fc4:	20000176 	.word	0x20000176
 8000fc8:	2000017c 	.word	0x2000017c
 8000fcc:	200001ae 	.word	0x200001ae
 8000fd0:	200001b0 	.word	0x200001b0
 8000fd4:	20000175 	.word	0x20000175

08000fd8 <onLedBeg>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void onLedBeg (uint8_t on)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
	switch(on)
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	2b09      	cmp	r3, #9
 8000fe6:	d859      	bhi.n	800109c <onLedBeg+0xc4>
 8000fe8:	a201      	add	r2, pc, #4	; (adr r2, 8000ff0 <onLedBeg+0x18>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001019 	.word	0x08001019
 8000ff4:	08001027 	.word	0x08001027
 8000ff8:	08001035 	.word	0x08001035
 8000ffc:	08001043 	.word	0x08001043
 8001000:	08001051 	.word	0x08001051
 8001004:	0800105d 	.word	0x0800105d
 8001008:	08001069 	.word	0x08001069
 800100c:	08001075 	.word	0x08001075
 8001010:	08001081 	.word	0x08001081
 8001014:	0800108f 	.word	0x0800108f
	{
		case 0:
			on_one();
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800101e:	4821      	ldr	r0, [pc, #132]	; (80010a4 <onLedBeg+0xcc>)
 8001020:	f003 fb3e 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 8001024:	e03a      	b.n	800109c <onLedBeg+0xc4>
		case 1:
			on_two();
 8001026:	2201      	movs	r2, #1
 8001028:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800102c:	481d      	ldr	r0, [pc, #116]	; (80010a4 <onLedBeg+0xcc>)
 800102e:	f003 fb37 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 8001032:	e033      	b.n	800109c <onLedBeg+0xc4>
		case 2:
			on_three();
 8001034:	2201      	movs	r2, #1
 8001036:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800103a:	481a      	ldr	r0, [pc, #104]	; (80010a4 <onLedBeg+0xcc>)
 800103c:	f003 fb30 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 8001040:	e02c      	b.n	800109c <onLedBeg+0xc4>
		case 3:
			on_four();
 8001042:	2201      	movs	r2, #1
 8001044:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001048:	4816      	ldr	r0, [pc, #88]	; (80010a4 <onLedBeg+0xcc>)
 800104a:	f003 fb29 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 800104e:	e025      	b.n	800109c <onLedBeg+0xc4>
		case 4:
			on_five();
 8001050:	2201      	movs	r2, #1
 8001052:	2104      	movs	r1, #4
 8001054:	4814      	ldr	r0, [pc, #80]	; (80010a8 <onLedBeg+0xd0>)
 8001056:	f003 fb23 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 800105a:	e01f      	b.n	800109c <onLedBeg+0xc4>
		case 5:
			on_six();
 800105c:	2201      	movs	r2, #1
 800105e:	2108      	movs	r1, #8
 8001060:	4811      	ldr	r0, [pc, #68]	; (80010a8 <onLedBeg+0xd0>)
 8001062:	f003 fb1d 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 8001066:	e019      	b.n	800109c <onLedBeg+0xc4>
		case 6:
			on_seven();
 8001068:	2201      	movs	r2, #1
 800106a:	2110      	movs	r1, #16
 800106c:	480e      	ldr	r0, [pc, #56]	; (80010a8 <onLedBeg+0xd0>)
 800106e:	f003 fb17 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 8001072:	e013      	b.n	800109c <onLedBeg+0xc4>
		case 7:
			on_eight();
 8001074:	2201      	movs	r2, #1
 8001076:	2120      	movs	r1, #32
 8001078:	480b      	ldr	r0, [pc, #44]	; (80010a8 <onLedBeg+0xd0>)
 800107a:	f003 fb11 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 800107e:	e00d      	b.n	800109c <onLedBeg+0xc4>
		case 8:
			on_nine();
 8001080:	2201      	movs	r2, #1
 8001082:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001086:	4808      	ldr	r0, [pc, #32]	; (80010a8 <onLedBeg+0xd0>)
 8001088:	f003 fb0a 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 800108c:	e006      	b.n	800109c <onLedBeg+0xc4>
		case 9:
			on_ten();
 800108e:	2201      	movs	r2, #1
 8001090:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001094:	4804      	ldr	r0, [pc, #16]	; (80010a8 <onLedBeg+0xd0>)
 8001096:	f003 fb03 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 800109a:	bf00      	nop
	}
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40020000 	.word	0x40020000
 80010a8:	40020400 	.word	0x40020400

080010ac <ifBottonOn>:

void ifBottonOn (uint8_t n)    // ���� ��������� ������ ������
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
	  p_work.bal++;
 80010b6:	4b29      	ldr	r3, [pc, #164]	; (800115c <ifBottonOn+0xb0>)
 80010b8:	789b      	ldrb	r3, [r3, #2]
 80010ba:	3301      	adds	r3, #1
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	4b27      	ldr	r3, [pc, #156]	; (800115c <ifBottonOn+0xb0>)
 80010c0:	709a      	strb	r2, [r3, #2]
	  off_all();
 80010c2:	2200      	movs	r2, #0
 80010c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010c8:	4825      	ldr	r0, [pc, #148]	; (8001160 <ifBottonOn+0xb4>)
 80010ca:	f003 fae9 	bl	80046a0 <HAL_GPIO_WritePin>
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010d4:	4822      	ldr	r0, [pc, #136]	; (8001160 <ifBottonOn+0xb4>)
 80010d6:	f003 fae3 	bl	80046a0 <HAL_GPIO_WritePin>
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010e0:	481f      	ldr	r0, [pc, #124]	; (8001160 <ifBottonOn+0xb4>)
 80010e2:	f003 fadd 	bl	80046a0 <HAL_GPIO_WritePin>
 80010e6:	2200      	movs	r2, #0
 80010e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010ec:	481c      	ldr	r0, [pc, #112]	; (8001160 <ifBottonOn+0xb4>)
 80010ee:	f003 fad7 	bl	80046a0 <HAL_GPIO_WritePin>
 80010f2:	2200      	movs	r2, #0
 80010f4:	2104      	movs	r1, #4
 80010f6:	481b      	ldr	r0, [pc, #108]	; (8001164 <ifBottonOn+0xb8>)
 80010f8:	f003 fad2 	bl	80046a0 <HAL_GPIO_WritePin>
 80010fc:	2200      	movs	r2, #0
 80010fe:	2108      	movs	r1, #8
 8001100:	4818      	ldr	r0, [pc, #96]	; (8001164 <ifBottonOn+0xb8>)
 8001102:	f003 facd 	bl	80046a0 <HAL_GPIO_WritePin>
 8001106:	2200      	movs	r2, #0
 8001108:	2110      	movs	r1, #16
 800110a:	4816      	ldr	r0, [pc, #88]	; (8001164 <ifBottonOn+0xb8>)
 800110c:	f003 fac8 	bl	80046a0 <HAL_GPIO_WritePin>
 8001110:	2200      	movs	r2, #0
 8001112:	2120      	movs	r1, #32
 8001114:	4813      	ldr	r0, [pc, #76]	; (8001164 <ifBottonOn+0xb8>)
 8001116:	f003 fac3 	bl	80046a0 <HAL_GPIO_WritePin>
 800111a:	2200      	movs	r2, #0
 800111c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001120:	4810      	ldr	r0, [pc, #64]	; (8001164 <ifBottonOn+0xb8>)
 8001122:	f003 fabd 	bl	80046a0 <HAL_GPIO_WritePin>
 8001126:	2200      	movs	r2, #0
 8001128:	f44f 7100 	mov.w	r1, #512	; 0x200
 800112c:	480d      	ldr	r0, [pc, #52]	; (8001164 <ifBottonOn+0xb8>)
 800112e:	f003 fab7 	bl	80046a0 <HAL_GPIO_WritePin>
	  flag_beg=n+1;
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	3301      	adds	r3, #1
 8001136:	b2da      	uxtb	r2, r3
 8001138:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <ifBottonOn+0xbc>)
 800113a:	701a      	strb	r2, [r3, #0]
	  p_work.timer_game=p_work.period;
 800113c:	4b07      	ldr	r3, [pc, #28]	; (800115c <ifBottonOn+0xb0>)
 800113e:	785b      	ldrb	r3, [r3, #1]
 8001140:	f003 030f 	and.w	r3, r3, #15
 8001144:	b2d9      	uxtb	r1, r3
 8001146:	4a05      	ldr	r2, [pc, #20]	; (800115c <ifBottonOn+0xb0>)
 8001148:	7913      	ldrb	r3, [r2, #4]
 800114a:	f361 0303 	bfi	r3, r1, #0, #4
 800114e:	7113      	strb	r3, [r2, #4]
	  Zumer();
 8001150:	f7ff fda4 	bl	8000c9c <Zumer>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000224 	.word	0x20000224
 8001160:	40020000 	.word	0x40020000
 8001164:	40020400 	.word	0x40020400
 8001168:	20000175 	.word	0x20000175

0800116c <chekBotton>:

void chekBotton (uint8_t bot)   /// �������� ������ �� ������
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	71fb      	strb	r3, [r7, #7]
	if(chekInputBotton(GPIOA,bot))
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	b29b      	uxth	r3, r3
 800117a:	4619      	mov	r1, r3
 800117c:	4806      	ldr	r0, [pc, #24]	; (8001198 <chekBotton+0x2c>)
 800117e:	f001 ff2f 	bl	8002fe0 <chekInputBotton>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <chekBotton+0x24>
		ifBottonOn(bot);
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff8e 	bl	80010ac <ifBottonOn>
}
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40020000 	.word	0x40020000

0800119c <randomNumberDuble>:
extern uint8_t flag_beg,flag_zumer,time_random,counter_number,start_play;
extern uint16_t count_timer;
extern uint8_t rand_number_duble_one[50],rand_number_duble_two[50]; //    .

void randomNumberDuble (void)         //    
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
	uint8_t out=0,out_old;
 80011a2:	2300      	movs	r3, #0
 80011a4:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 80011a6:	2301      	movs	r3, #1
 80011a8:	717b      	strb	r3, [r7, #5]
 80011aa:	e044      	b.n	8001236 <randomNumberDuble+0x9a>
	{
		 if(time_random>50) {time_random=0;} else {time_random++;}
 80011ac:	4b39      	ldr	r3, [pc, #228]	; (8001294 <randomNumberDuble+0xf8>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b32      	cmp	r3, #50	; 0x32
 80011b2:	d903      	bls.n	80011bc <randomNumberDuble+0x20>
 80011b4:	4b37      	ldr	r3, [pc, #220]	; (8001294 <randomNumberDuble+0xf8>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
 80011ba:	e005      	b.n	80011c8 <randomNumberDuble+0x2c>
 80011bc:	4b35      	ldr	r3, [pc, #212]	; (8001294 <randomNumberDuble+0xf8>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	3301      	adds	r3, #1
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b33      	ldr	r3, [pc, #204]	; (8001294 <randomNumberDuble+0xf8>)
 80011c6:	701a      	strb	r2, [r3, #0]
		 time_random++;
 80011c8:	4b32      	ldr	r3, [pc, #200]	; (8001294 <randomNumberDuble+0xf8>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	3301      	adds	r3, #1
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	4b30      	ldr	r3, [pc, #192]	; (8001294 <randomNumberDuble+0xf8>)
 80011d2:	701a      	strb	r2, [r3, #0]
		out=(rand()%5);
 80011d4:	f004 ff1c 	bl	8006010 <rand>
 80011d8:	4602      	mov	r2, r0
 80011da:	4b2f      	ldr	r3, [pc, #188]	; (8001298 <randomNumberDuble+0xfc>)
 80011dc:	fb83 1302 	smull	r1, r3, r3, r2
 80011e0:	1059      	asrs	r1, r3, #1
 80011e2:	17d3      	asrs	r3, r2, #31
 80011e4:	1ac9      	subs	r1, r1, r3
 80011e6:	460b      	mov	r3, r1
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	440b      	add	r3, r1
 80011ec:	1ad1      	subs	r1, r2, r3
 80011ee:	460b      	mov	r3, r1
 80011f0:	71fb      	strb	r3, [r7, #7]
		srand(time_random);
 80011f2:	4b28      	ldr	r3, [pc, #160]	; (8001294 <randomNumberDuble+0xf8>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f004 fedc 	bl	8005fb4 <srand>
	    while(out_old==out)
 80011fc:	e00e      	b.n	800121c <randomNumberDuble+0x80>
	    {
	    	out=(rand()%5);
 80011fe:	f004 ff07 	bl	8006010 <rand>
 8001202:	4602      	mov	r2, r0
 8001204:	4b24      	ldr	r3, [pc, #144]	; (8001298 <randomNumberDuble+0xfc>)
 8001206:	fb83 1302 	smull	r1, r3, r3, r2
 800120a:	1059      	asrs	r1, r3, #1
 800120c:	17d3      	asrs	r3, r2, #31
 800120e:	1ac9      	subs	r1, r1, r3
 8001210:	460b      	mov	r3, r1
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	440b      	add	r3, r1
 8001216:	1ad1      	subs	r1, r2, r3
 8001218:	460b      	mov	r3, r1
 800121a:	71fb      	strb	r3, [r7, #7]
	    while(out_old==out)
 800121c:	79ba      	ldrb	r2, [r7, #6]
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	429a      	cmp	r2, r3
 8001222:	d0ec      	beq.n	80011fe <randomNumberDuble+0x62>
	    }
	    out_old=out;
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	71bb      	strb	r3, [r7, #6]
	    rand_number_duble_one[i]=out;
 8001228:	797b      	ldrb	r3, [r7, #5]
 800122a:	491c      	ldr	r1, [pc, #112]	; (800129c <randomNumberDuble+0x100>)
 800122c:	79fa      	ldrb	r2, [r7, #7]
 800122e:	54ca      	strb	r2, [r1, r3]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001230:	797b      	ldrb	r3, [r7, #5]
 8001232:	3301      	adds	r3, #1
 8001234:	717b      	strb	r3, [r7, #5]
 8001236:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <randomNumberDuble+0x104>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	797a      	ldrb	r2, [r7, #5]
 800123c:	429a      	cmp	r2, r3
 800123e:	d9b5      	bls.n	80011ac <randomNumberDuble+0x10>
	}
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001240:	2301      	movs	r3, #1
 8001242:	713b      	strb	r3, [r7, #4]
 8001244:	e01b      	b.n	800127e <randomNumberDuble+0xe2>
	{
		while(out_old==out)
		{
			out=(rand()%5);
 8001246:	f004 fee3 	bl	8006010 <rand>
 800124a:	4602      	mov	r2, r0
 800124c:	4b12      	ldr	r3, [pc, #72]	; (8001298 <randomNumberDuble+0xfc>)
 800124e:	fb83 1302 	smull	r1, r3, r3, r2
 8001252:	1059      	asrs	r1, r3, #1
 8001254:	17d3      	asrs	r3, r2, #31
 8001256:	1ac9      	subs	r1, r1, r3
 8001258:	460b      	mov	r3, r1
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	440b      	add	r3, r1
 800125e:	1ad1      	subs	r1, r2, r3
 8001260:	460b      	mov	r3, r1
 8001262:	71fb      	strb	r3, [r7, #7]
		while(out_old==out)
 8001264:	79ba      	ldrb	r2, [r7, #6]
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	429a      	cmp	r2, r3
 800126a:	d0ec      	beq.n	8001246 <randomNumberDuble+0xaa>
		}
		out_old=out;
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	71bb      	strb	r3, [r7, #6]
		rand_number_duble_two[i]=out;
 8001270:	793b      	ldrb	r3, [r7, #4]
 8001272:	490c      	ldr	r1, [pc, #48]	; (80012a4 <randomNumberDuble+0x108>)
 8001274:	79fa      	ldrb	r2, [r7, #7]
 8001276:	54ca      	strb	r2, [r1, r3]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001278:	793b      	ldrb	r3, [r7, #4]
 800127a:	3301      	adds	r3, #1
 800127c:	713b      	strb	r3, [r7, #4]
 800127e:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <randomNumberDuble+0x104>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	793a      	ldrb	r2, [r7, #4]
 8001284:	429a      	cmp	r2, r3
 8001286:	d9ed      	bls.n	8001264 <randomNumberDuble+0xc8>
	}
}
 8001288:	bf00      	nop
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000178 	.word	0x20000178
 8001298:	66666667 	.word	0x66666667
 800129c:	200001b4 	.word	0x200001b4
 80012a0:	20000224 	.word	0x20000224
 80012a4:	200001e8 	.word	0x200001e8

080012a8 <out>:

int out (uint8_t one,uint8_t two)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	460a      	mov	r2, r1
 80012b2:	71fb      	strb	r3, [r7, #7]
 80012b4:	4613      	mov	r3, r2
 80012b6:	71bb      	strb	r3, [r7, #6]
	uint8_t chek=0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	73fb      	strb	r3, [r7, #15]
    switch(one)
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	3b01      	subs	r3, #1
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d84d      	bhi.n	8001360 <out+0xb8>
 80012c4:	a201      	add	r2, pc, #4	; (adr r2, 80012cc <out+0x24>)
 80012c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ca:	bf00      	nop
 80012cc:	080012e1 	.word	0x080012e1
 80012d0:	080012f7 	.word	0x080012f7
 80012d4:	0800130d 	.word	0x0800130d
 80012d8:	08001323 	.word	0x08001323
 80012dc:	08001339 	.word	0x08001339
	{
    	case 1:
    		if(in_one()!=0)
 80012e0:	2101      	movs	r1, #1
 80012e2:	484c      	ldr	r0, [pc, #304]	; (8001414 <out+0x16c>)
 80012e4:	f003 f9c4 	bl	8004670 <HAL_GPIO_ReadPin>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d02f      	beq.n	800134e <out+0xa6>
    			chek++;
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	3301      	adds	r3, #1
 80012f2:	73fb      	strb	r3, [r7, #15]
    		break;
 80012f4:	e02b      	b.n	800134e <out+0xa6>
    	case 2:
    		if(in_two()!=0)
 80012f6:	2102      	movs	r1, #2
 80012f8:	4846      	ldr	r0, [pc, #280]	; (8001414 <out+0x16c>)
 80012fa:	f003 f9b9 	bl	8004670 <HAL_GPIO_ReadPin>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d026      	beq.n	8001352 <out+0xaa>
    			chek++;
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	3301      	adds	r3, #1
 8001308:	73fb      	strb	r3, [r7, #15]
    		break;
 800130a:	e022      	b.n	8001352 <out+0xaa>
    	case 3:
    		if(in_three()!=0)
 800130c:	2104      	movs	r1, #4
 800130e:	4841      	ldr	r0, [pc, #260]	; (8001414 <out+0x16c>)
 8001310:	f003 f9ae 	bl	8004670 <HAL_GPIO_ReadPin>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d01d      	beq.n	8001356 <out+0xae>
    			chek++;
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	3301      	adds	r3, #1
 800131e:	73fb      	strb	r3, [r7, #15]
  		   break;
 8001320:	e019      	b.n	8001356 <out+0xae>
    	case 4:
    		if(in_four()!=0)
 8001322:	2108      	movs	r1, #8
 8001324:	483b      	ldr	r0, [pc, #236]	; (8001414 <out+0x16c>)
 8001326:	f003 f9a3 	bl	8004670 <HAL_GPIO_ReadPin>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d014      	beq.n	800135a <out+0xb2>
    			chek++;
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	3301      	adds	r3, #1
 8001334:	73fb      	strb	r3, [r7, #15]
  		   break;
 8001336:	e010      	b.n	800135a <out+0xb2>
    	case 5:
    		if(in_five()!=0)
 8001338:	2110      	movs	r1, #16
 800133a:	4836      	ldr	r0, [pc, #216]	; (8001414 <out+0x16c>)
 800133c:	f003 f998 	bl	8004670 <HAL_GPIO_ReadPin>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d00b      	beq.n	800135e <out+0xb6>
    			chek++;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	3301      	adds	r3, #1
 800134a:	73fb      	strb	r3, [r7, #15]
  		   break;
 800134c:	e007      	b.n	800135e <out+0xb6>
    		break;
 800134e:	bf00      	nop
 8001350:	e006      	b.n	8001360 <out+0xb8>
    		break;
 8001352:	bf00      	nop
 8001354:	e004      	b.n	8001360 <out+0xb8>
  		   break;
 8001356:	bf00      	nop
 8001358:	e002      	b.n	8001360 <out+0xb8>
  		   break;
 800135a:	bf00      	nop
 800135c:	e000      	b.n	8001360 <out+0xb8>
  		   break;
 800135e:	bf00      	nop
	}

    switch(two)
 8001360:	79bb      	ldrb	r3, [r7, #6]
 8001362:	3b01      	subs	r3, #1
 8001364:	2b04      	cmp	r3, #4
 8001366:	d84f      	bhi.n	8001408 <out+0x160>
 8001368:	a201      	add	r2, pc, #4	; (adr r2, 8001370 <out+0xc8>)
 800136a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800136e:	bf00      	nop
 8001370:	08001385 	.word	0x08001385
 8001374:	0800139b 	.word	0x0800139b
 8001378:	080013b1 	.word	0x080013b1
 800137c:	080013c7 	.word	0x080013c7
 8001380:	080013df 	.word	0x080013df
	{
		case 1:
			if(in_six()!=0)
 8001384:	2120      	movs	r1, #32
 8001386:	4823      	ldr	r0, [pc, #140]	; (8001414 <out+0x16c>)
 8001388:	f003 f972 	bl	8004670 <HAL_GPIO_ReadPin>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d031      	beq.n	80013f6 <out+0x14e>
				chek++;
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	3301      	adds	r3, #1
 8001396:	73fb      	strb	r3, [r7, #15]
			break;
 8001398:	e02d      	b.n	80013f6 <out+0x14e>
		case 2:
			if(in_seven()!=0)
 800139a:	2140      	movs	r1, #64	; 0x40
 800139c:	481d      	ldr	r0, [pc, #116]	; (8001414 <out+0x16c>)
 800139e:	f003 f967 	bl	8004670 <HAL_GPIO_ReadPin>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d028      	beq.n	80013fa <out+0x152>
				chek++;
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	3301      	adds	r3, #1
 80013ac:	73fb      	strb	r3, [r7, #15]
			break;
 80013ae:	e024      	b.n	80013fa <out+0x152>
		case 3:
			if(in_eight()!=0)
 80013b0:	2180      	movs	r1, #128	; 0x80
 80013b2:	4818      	ldr	r0, [pc, #96]	; (8001414 <out+0x16c>)
 80013b4:	f003 f95c 	bl	8004670 <HAL_GPIO_ReadPin>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d01f      	beq.n	80013fe <out+0x156>
				chek++;
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	3301      	adds	r3, #1
 80013c2:	73fb      	strb	r3, [r7, #15]
			break;
 80013c4:	e01b      	b.n	80013fe <out+0x156>
		case 4:
			if(in_nine()!=0)
 80013c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013ca:	4812      	ldr	r0, [pc, #72]	; (8001414 <out+0x16c>)
 80013cc:	f003 f950 	bl	8004670 <HAL_GPIO_ReadPin>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d015      	beq.n	8001402 <out+0x15a>
				chek++;
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	3301      	adds	r3, #1
 80013da:	73fb      	strb	r3, [r7, #15]
			break;
 80013dc:	e011      	b.n	8001402 <out+0x15a>
		case 5:
			if(in_ten()!=0)
 80013de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013e2:	480c      	ldr	r0, [pc, #48]	; (8001414 <out+0x16c>)
 80013e4:	f003 f944 	bl	8004670 <HAL_GPIO_ReadPin>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d00b      	beq.n	8001406 <out+0x15e>
				chek++;
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
 80013f0:	3301      	adds	r3, #1
 80013f2:	73fb      	strb	r3, [r7, #15]
			break;
 80013f4:	e007      	b.n	8001406 <out+0x15e>
			break;
 80013f6:	bf00      	nop
 80013f8:	e006      	b.n	8001408 <out+0x160>
			break;
 80013fa:	bf00      	nop
 80013fc:	e004      	b.n	8001408 <out+0x160>
			break;
 80013fe:	bf00      	nop
 8001400:	e002      	b.n	8001408 <out+0x160>
			break;
 8001402:	bf00      	nop
 8001404:	e000      	b.n	8001408 <out+0x160>
			break;
 8001406:	bf00      	nop
	}
return chek;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40020000 	.word	0x40020000

08001418 <duble>:

void duble (void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	if((p_work.timer_game==p_work.period) )
 800141c:	4ba5      	ldr	r3, [pc, #660]	; (80016b4 <duble+0x29c>)
 800141e:	791b      	ldrb	r3, [r3, #4]
 8001420:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001424:	b2db      	uxtb	r3, r3
 8001426:	461a      	mov	r2, r3
 8001428:	4ba2      	ldr	r3, [pc, #648]	; (80016b4 <duble+0x29c>)
 800142a:	785b      	ldrb	r3, [r3, #1]
 800142c:	429a      	cmp	r2, r3
 800142e:	d152      	bne.n	80014d6 <duble+0xbe>
	{
		p_work.duble_two_trye=0;
 8001430:	4aa0      	ldr	r2, [pc, #640]	; (80016b4 <duble+0x29c>)
 8001432:	7913      	ldrb	r3, [r2, #4]
 8001434:	f36f 1345 	bfc	r3, #5, #1
 8001438:	7113      	strb	r3, [r2, #4]
		p_work.duble_one_trye=0;
 800143a:	4a9e      	ldr	r2, [pc, #632]	; (80016b4 <duble+0x29c>)
 800143c:	7913      	ldrb	r3, [r2, #4]
 800143e:	f36f 1304 	bfc	r3, #4, #1
 8001442:	7113      	strb	r3, [r2, #4]
		p_work.duble_one_flag=0;
 8001444:	4b9b      	ldr	r3, [pc, #620]	; (80016b4 <duble+0x29c>)
 8001446:	2200      	movs	r2, #0
 8001448:	715a      	strb	r2, [r3, #5]
		p_work.duble_two_flag=0;
 800144a:	4b9a      	ldr	r3, [pc, #616]	; (80016b4 <duble+0x29c>)
 800144c:	2200      	movs	r2, #0
 800144e:	719a      	strb	r2, [r3, #6]
		p_work.timer_game=0;
 8001450:	4a98      	ldr	r2, [pc, #608]	; (80016b4 <duble+0x29c>)
 8001452:	7913      	ldrb	r3, [r2, #4]
 8001454:	f36f 0303 	bfc	r3, #0, #4
 8001458:	7113      	strb	r3, [r2, #4]
		counter_number++;
 800145a:	4b97      	ldr	r3, [pc, #604]	; (80016b8 <duble+0x2a0>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	3301      	adds	r3, #1
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4b95      	ldr	r3, [pc, #596]	; (80016b8 <duble+0x2a0>)
 8001464:	701a      	strb	r2, [r3, #0]
		off_all();
 8001466:	2200      	movs	r2, #0
 8001468:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800146c:	4893      	ldr	r0, [pc, #588]	; (80016bc <duble+0x2a4>)
 800146e:	f003 f917 	bl	80046a0 <HAL_GPIO_WritePin>
 8001472:	2200      	movs	r2, #0
 8001474:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001478:	4890      	ldr	r0, [pc, #576]	; (80016bc <duble+0x2a4>)
 800147a:	f003 f911 	bl	80046a0 <HAL_GPIO_WritePin>
 800147e:	2200      	movs	r2, #0
 8001480:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001484:	488d      	ldr	r0, [pc, #564]	; (80016bc <duble+0x2a4>)
 8001486:	f003 f90b 	bl	80046a0 <HAL_GPIO_WritePin>
 800148a:	2200      	movs	r2, #0
 800148c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001490:	488a      	ldr	r0, [pc, #552]	; (80016bc <duble+0x2a4>)
 8001492:	f003 f905 	bl	80046a0 <HAL_GPIO_WritePin>
 8001496:	2200      	movs	r2, #0
 8001498:	2104      	movs	r1, #4
 800149a:	4889      	ldr	r0, [pc, #548]	; (80016c0 <duble+0x2a8>)
 800149c:	f003 f900 	bl	80046a0 <HAL_GPIO_WritePin>
 80014a0:	2200      	movs	r2, #0
 80014a2:	2108      	movs	r1, #8
 80014a4:	4886      	ldr	r0, [pc, #536]	; (80016c0 <duble+0x2a8>)
 80014a6:	f003 f8fb 	bl	80046a0 <HAL_GPIO_WritePin>
 80014aa:	2200      	movs	r2, #0
 80014ac:	2110      	movs	r1, #16
 80014ae:	4884      	ldr	r0, [pc, #528]	; (80016c0 <duble+0x2a8>)
 80014b0:	f003 f8f6 	bl	80046a0 <HAL_GPIO_WritePin>
 80014b4:	2200      	movs	r2, #0
 80014b6:	2120      	movs	r1, #32
 80014b8:	4881      	ldr	r0, [pc, #516]	; (80016c0 <duble+0x2a8>)
 80014ba:	f003 f8f1 	bl	80046a0 <HAL_GPIO_WritePin>
 80014be:	2200      	movs	r2, #0
 80014c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014c4:	487e      	ldr	r0, [pc, #504]	; (80016c0 <duble+0x2a8>)
 80014c6:	f003 f8eb 	bl	80046a0 <HAL_GPIO_WritePin>
 80014ca:	2200      	movs	r2, #0
 80014cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014d0:	487b      	ldr	r0, [pc, #492]	; (80016c0 <duble+0x2a8>)
 80014d2:	f003 f8e5 	bl	80046a0 <HAL_GPIO_WritePin>
	}
	if( counter_number<=p_work.number_cycles )
 80014d6:	4b77      	ldr	r3, [pc, #476]	; (80016b4 <duble+0x29c>)
 80014d8:	781a      	ldrb	r2, [r3, #0]
 80014da:	4b77      	ldr	r3, [pc, #476]	; (80016b8 <duble+0x2a0>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	429a      	cmp	r2, r3
 80014e0:	f0c0 80f6 	bcc.w	80016d0 <duble+0x2b8>
	{
		count_timer=0;
 80014e4:	4b77      	ldr	r3, [pc, #476]	; (80016c4 <duble+0x2ac>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	801a      	strh	r2, [r3, #0]
		onLedDouble(rand_number_duble_one[counter_number],rand_number_duble_two[counter_number]);
 80014ea:	4b73      	ldr	r3, [pc, #460]	; (80016b8 <duble+0x2a0>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	461a      	mov	r2, r3
 80014f0:	4b75      	ldr	r3, [pc, #468]	; (80016c8 <duble+0x2b0>)
 80014f2:	5c9b      	ldrb	r3, [r3, r2]
 80014f4:	4a70      	ldr	r2, [pc, #448]	; (80016b8 <duble+0x2a0>)
 80014f6:	7812      	ldrb	r2, [r2, #0]
 80014f8:	4611      	mov	r1, r2
 80014fa:	4a74      	ldr	r2, [pc, #464]	; (80016cc <duble+0x2b4>)
 80014fc:	5c52      	ldrb	r2, [r2, r1]
 80014fe:	4611      	mov	r1, r2
 8001500:	4618      	mov	r0, r3
 8001502:	f000 f9ad 	bl	8001860 <onLedDouble>

	switch(rand_number_duble_one[counter_number])
 8001506:	4b6c      	ldr	r3, [pc, #432]	; (80016b8 <duble+0x2a0>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	461a      	mov	r2, r3
 800150c:	4b6e      	ldr	r3, [pc, #440]	; (80016c8 <duble+0x2b0>)
 800150e:	5c9b      	ldrb	r3, [r3, r2]
 8001510:	2b04      	cmp	r3, #4
 8001512:	d866      	bhi.n	80015e2 <duble+0x1ca>
 8001514:	a201      	add	r2, pc, #4	; (adr r2, 800151c <duble+0x104>)
 8001516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800151a:	bf00      	nop
 800151c:	08001531 	.word	0x08001531
 8001520:	08001551 	.word	0x08001551
 8001524:	08001571 	.word	0x08001571
 8001528:	08001591 	.word	0x08001591
 800152c:	080015b1 	.word	0x080015b1
	{
		case 0:
			if(!(in_one()))
 8001530:	2101      	movs	r1, #1
 8001532:	4862      	ldr	r0, [pc, #392]	; (80016bc <duble+0x2a4>)
 8001534:	f003 f89c 	bl	8004670 <HAL_GPIO_ReadPin>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d148      	bne.n	80015d0 <duble+0x1b8>
			{
				p_work.duble_one_trye=1;
 800153e:	4a5d      	ldr	r2, [pc, #372]	; (80016b4 <duble+0x29c>)
 8001540:	7913      	ldrb	r3, [r2, #4]
 8001542:	f043 0310 	orr.w	r3, r3, #16
 8001546:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=1;
 8001548:	4b5a      	ldr	r3, [pc, #360]	; (80016b4 <duble+0x29c>)
 800154a:	2201      	movs	r2, #1
 800154c:	715a      	strb	r2, [r3, #5]
			}
				break;
 800154e:	e03f      	b.n	80015d0 <duble+0x1b8>
		case 1:
			if(!(in_two()))
 8001550:	2102      	movs	r1, #2
 8001552:	485a      	ldr	r0, [pc, #360]	; (80016bc <duble+0x2a4>)
 8001554:	f003 f88c 	bl	8004670 <HAL_GPIO_ReadPin>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d13a      	bne.n	80015d4 <duble+0x1bc>
			{
				p_work.duble_one_trye=1;
 800155e:	4a55      	ldr	r2, [pc, #340]	; (80016b4 <duble+0x29c>)
 8001560:	7913      	ldrb	r3, [r2, #4]
 8001562:	f043 0310 	orr.w	r3, r3, #16
 8001566:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=2;
 8001568:	4b52      	ldr	r3, [pc, #328]	; (80016b4 <duble+0x29c>)
 800156a:	2202      	movs	r2, #2
 800156c:	715a      	strb	r2, [r3, #5]
			}
				break;
 800156e:	e031      	b.n	80015d4 <duble+0x1bc>
		case 2:
			if(!(in_three()))
 8001570:	2104      	movs	r1, #4
 8001572:	4852      	ldr	r0, [pc, #328]	; (80016bc <duble+0x2a4>)
 8001574:	f003 f87c 	bl	8004670 <HAL_GPIO_ReadPin>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d12c      	bne.n	80015d8 <duble+0x1c0>
			{
				p_work.duble_one_trye=1;
 800157e:	4a4d      	ldr	r2, [pc, #308]	; (80016b4 <duble+0x29c>)
 8001580:	7913      	ldrb	r3, [r2, #4]
 8001582:	f043 0310 	orr.w	r3, r3, #16
 8001586:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=3;
 8001588:	4b4a      	ldr	r3, [pc, #296]	; (80016b4 <duble+0x29c>)
 800158a:	2203      	movs	r2, #3
 800158c:	715a      	strb	r2, [r3, #5]
			}
				break;
 800158e:	e023      	b.n	80015d8 <duble+0x1c0>
		case 3:
			if(!(in_four()))
 8001590:	2108      	movs	r1, #8
 8001592:	484a      	ldr	r0, [pc, #296]	; (80016bc <duble+0x2a4>)
 8001594:	f003 f86c 	bl	8004670 <HAL_GPIO_ReadPin>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d11e      	bne.n	80015dc <duble+0x1c4>
			{
				p_work.duble_one_trye=1;
 800159e:	4a45      	ldr	r2, [pc, #276]	; (80016b4 <duble+0x29c>)
 80015a0:	7913      	ldrb	r3, [r2, #4]
 80015a2:	f043 0310 	orr.w	r3, r3, #16
 80015a6:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=4;
 80015a8:	4b42      	ldr	r3, [pc, #264]	; (80016b4 <duble+0x29c>)
 80015aa:	2204      	movs	r2, #4
 80015ac:	715a      	strb	r2, [r3, #5]
			}
				break;
 80015ae:	e015      	b.n	80015dc <duble+0x1c4>
		case 4:
			if(!(in_five()))
 80015b0:	2110      	movs	r1, #16
 80015b2:	4842      	ldr	r0, [pc, #264]	; (80016bc <duble+0x2a4>)
 80015b4:	f003 f85c 	bl	8004670 <HAL_GPIO_ReadPin>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d110      	bne.n	80015e0 <duble+0x1c8>
			{
				p_work.duble_one_trye=1;
 80015be:	4a3d      	ldr	r2, [pc, #244]	; (80016b4 <duble+0x29c>)
 80015c0:	7913      	ldrb	r3, [r2, #4]
 80015c2:	f043 0310 	orr.w	r3, r3, #16
 80015c6:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=5;
 80015c8:	4b3a      	ldr	r3, [pc, #232]	; (80016b4 <duble+0x29c>)
 80015ca:	2205      	movs	r2, #5
 80015cc:	715a      	strb	r2, [r3, #5]
			}
				break;
 80015ce:	e007      	b.n	80015e0 <duble+0x1c8>
				break;
 80015d0:	bf00      	nop
 80015d2:	e006      	b.n	80015e2 <duble+0x1ca>
				break;
 80015d4:	bf00      	nop
 80015d6:	e004      	b.n	80015e2 <duble+0x1ca>
				break;
 80015d8:	bf00      	nop
 80015da:	e002      	b.n	80015e2 <duble+0x1ca>
				break;
 80015dc:	bf00      	nop
 80015de:	e000      	b.n	80015e2 <duble+0x1ca>
				break;
 80015e0:	bf00      	nop
	}

	switch(rand_number_duble_two[counter_number])     //sekond half
 80015e2:	4b35      	ldr	r3, [pc, #212]	; (80016b8 <duble+0x2a0>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b38      	ldr	r3, [pc, #224]	; (80016cc <duble+0x2b4>)
 80015ea:	5c9b      	ldrb	r3, [r3, r2]
 80015ec:	2b04      	cmp	r3, #4
 80015ee:	f200 80b7 	bhi.w	8001760 <duble+0x348>
 80015f2:	a201      	add	r2, pc, #4	; (adr r2, 80015f8 <duble+0x1e0>)
 80015f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f8:	0800160d 	.word	0x0800160d
 80015fc:	0800162f 	.word	0x0800162f
 8001600:	08001651 	.word	0x08001651
 8001604:	08001671 	.word	0x08001671
 8001608:	08001693 	.word	0x08001693
	{
		case 0:
			if(!(in_six()))
 800160c:	2120      	movs	r1, #32
 800160e:	482b      	ldr	r0, [pc, #172]	; (80016bc <duble+0x2a4>)
 8001610:	f003 f82e 	bl	8004670 <HAL_GPIO_ReadPin>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	f040 8099 	bne.w	800174e <duble+0x336>
			{
				p_work.duble_two_trye=1;
 800161c:	4a25      	ldr	r2, [pc, #148]	; (80016b4 <duble+0x29c>)
 800161e:	7913      	ldrb	r3, [r2, #4]
 8001620:	f043 0320 	orr.w	r3, r3, #32
 8001624:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=1;
 8001626:	4b23      	ldr	r3, [pc, #140]	; (80016b4 <duble+0x29c>)
 8001628:	2201      	movs	r2, #1
 800162a:	719a      	strb	r2, [r3, #6]
			}
			break;
 800162c:	e08f      	b.n	800174e <duble+0x336>
		case 1:
			if(!(in_seven()))
 800162e:	2140      	movs	r1, #64	; 0x40
 8001630:	4822      	ldr	r0, [pc, #136]	; (80016bc <duble+0x2a4>)
 8001632:	f003 f81d 	bl	8004670 <HAL_GPIO_ReadPin>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	f040 808a 	bne.w	8001752 <duble+0x33a>
    		{
				p_work.duble_two_trye=1;
 800163e:	4a1d      	ldr	r2, [pc, #116]	; (80016b4 <duble+0x29c>)
 8001640:	7913      	ldrb	r3, [r2, #4]
 8001642:	f043 0320 	orr.w	r3, r3, #32
 8001646:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=2;
 8001648:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <duble+0x29c>)
 800164a:	2202      	movs	r2, #2
 800164c:	719a      	strb	r2, [r3, #6]
    		}
			break;
 800164e:	e080      	b.n	8001752 <duble+0x33a>
		case 2:
			if(!(in_eight()))
 8001650:	2180      	movs	r1, #128	; 0x80
 8001652:	481a      	ldr	r0, [pc, #104]	; (80016bc <duble+0x2a4>)
 8001654:	f003 f80c 	bl	8004670 <HAL_GPIO_ReadPin>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d17b      	bne.n	8001756 <duble+0x33e>
    		{
				p_work.duble_two_trye=1;
 800165e:	4a15      	ldr	r2, [pc, #84]	; (80016b4 <duble+0x29c>)
 8001660:	7913      	ldrb	r3, [r2, #4]
 8001662:	f043 0320 	orr.w	r3, r3, #32
 8001666:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=3;
 8001668:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <duble+0x29c>)
 800166a:	2203      	movs	r2, #3
 800166c:	719a      	strb	r2, [r3, #6]
    		}
			break;
 800166e:	e072      	b.n	8001756 <duble+0x33e>
		case 3:
			if(!(in_nine()))
 8001670:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001674:	4811      	ldr	r0, [pc, #68]	; (80016bc <duble+0x2a4>)
 8001676:	f002 fffb 	bl	8004670 <HAL_GPIO_ReadPin>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d16c      	bne.n	800175a <duble+0x342>
    		{
				p_work.duble_two_trye=1;
 8001680:	4a0c      	ldr	r2, [pc, #48]	; (80016b4 <duble+0x29c>)
 8001682:	7913      	ldrb	r3, [r2, #4]
 8001684:	f043 0320 	orr.w	r3, r3, #32
 8001688:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=4;
 800168a:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <duble+0x29c>)
 800168c:	2204      	movs	r2, #4
 800168e:	719a      	strb	r2, [r3, #6]
    		}
			break;
 8001690:	e063      	b.n	800175a <duble+0x342>
		case 4:
			if(!(in_ten()))
 8001692:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001696:	4809      	ldr	r0, [pc, #36]	; (80016bc <duble+0x2a4>)
 8001698:	f002 ffea 	bl	8004670 <HAL_GPIO_ReadPin>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d15d      	bne.n	800175e <duble+0x346>
    		{
				p_work.duble_two_trye=1;
 80016a2:	4a04      	ldr	r2, [pc, #16]	; (80016b4 <duble+0x29c>)
 80016a4:	7913      	ldrb	r3, [r2, #4]
 80016a6:	f043 0320 	orr.w	r3, r3, #32
 80016aa:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=5;
 80016ac:	4b01      	ldr	r3, [pc, #4]	; (80016b4 <duble+0x29c>)
 80016ae:	2205      	movs	r2, #5
 80016b0:	719a      	strb	r2, [r3, #6]
            }
			break;
 80016b2:	e054      	b.n	800175e <duble+0x346>
 80016b4:	20000224 	.word	0x20000224
 80016b8:	200001af 	.word	0x200001af
 80016bc:	40020000 	.word	0x40020000
 80016c0:	40020400 	.word	0x40020400
 80016c4:	20000176 	.word	0x20000176
 80016c8:	200001b4 	.word	0x200001b4
 80016cc:	200001e8 	.word	0x200001e8
	}

	}
	else
	{
		off_all();
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016d6:	485c      	ldr	r0, [pc, #368]	; (8001848 <duble+0x430>)
 80016d8:	f002 ffe2 	bl	80046a0 <HAL_GPIO_WritePin>
 80016dc:	2200      	movs	r2, #0
 80016de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016e2:	4859      	ldr	r0, [pc, #356]	; (8001848 <duble+0x430>)
 80016e4:	f002 ffdc 	bl	80046a0 <HAL_GPIO_WritePin>
 80016e8:	2200      	movs	r2, #0
 80016ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016ee:	4856      	ldr	r0, [pc, #344]	; (8001848 <duble+0x430>)
 80016f0:	f002 ffd6 	bl	80046a0 <HAL_GPIO_WritePin>
 80016f4:	2200      	movs	r2, #0
 80016f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016fa:	4853      	ldr	r0, [pc, #332]	; (8001848 <duble+0x430>)
 80016fc:	f002 ffd0 	bl	80046a0 <HAL_GPIO_WritePin>
 8001700:	2200      	movs	r2, #0
 8001702:	2104      	movs	r1, #4
 8001704:	4851      	ldr	r0, [pc, #324]	; (800184c <duble+0x434>)
 8001706:	f002 ffcb 	bl	80046a0 <HAL_GPIO_WritePin>
 800170a:	2200      	movs	r2, #0
 800170c:	2108      	movs	r1, #8
 800170e:	484f      	ldr	r0, [pc, #316]	; (800184c <duble+0x434>)
 8001710:	f002 ffc6 	bl	80046a0 <HAL_GPIO_WritePin>
 8001714:	2200      	movs	r2, #0
 8001716:	2110      	movs	r1, #16
 8001718:	484c      	ldr	r0, [pc, #304]	; (800184c <duble+0x434>)
 800171a:	f002 ffc1 	bl	80046a0 <HAL_GPIO_WritePin>
 800171e:	2200      	movs	r2, #0
 8001720:	2120      	movs	r1, #32
 8001722:	484a      	ldr	r0, [pc, #296]	; (800184c <duble+0x434>)
 8001724:	f002 ffbc 	bl	80046a0 <HAL_GPIO_WritePin>
 8001728:	2200      	movs	r2, #0
 800172a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800172e:	4847      	ldr	r0, [pc, #284]	; (800184c <duble+0x434>)
 8001730:	f002 ffb6 	bl	80046a0 <HAL_GPIO_WritePin>
 8001734:	2200      	movs	r2, #0
 8001736:	f44f 7100 	mov.w	r1, #512	; 0x200
 800173a:	4844      	ldr	r0, [pc, #272]	; (800184c <duble+0x434>)
 800173c:	f002 ffb0 	bl	80046a0 <HAL_GPIO_WritePin>
		start_play=2;
 8001740:	4b43      	ldr	r3, [pc, #268]	; (8001850 <duble+0x438>)
 8001742:	2202      	movs	r2, #2
 8001744:	701a      	strb	r2, [r3, #0]
		flag_zumer=1;
 8001746:	4b43      	ldr	r3, [pc, #268]	; (8001854 <duble+0x43c>)
 8001748:	2201      	movs	r2, #1
 800174a:	701a      	strb	r2, [r3, #0]
 800174c:	e008      	b.n	8001760 <duble+0x348>
			break;
 800174e:	bf00      	nop
 8001750:	e006      	b.n	8001760 <duble+0x348>
			break;
 8001752:	bf00      	nop
 8001754:	e004      	b.n	8001760 <duble+0x348>
			break;
 8001756:	bf00      	nop
 8001758:	e002      	b.n	8001760 <duble+0x348>
			break;
 800175a:	bf00      	nop
 800175c:	e000      	b.n	8001760 <duble+0x348>
			break;
 800175e:	bf00      	nop
	}
	if(p_work.duble_two_trye==1 &&  p_work.duble_one_trye==1 && flag_beg!=10)
 8001760:	4b3d      	ldr	r3, [pc, #244]	; (8001858 <duble+0x440>)
 8001762:	791b      	ldrb	r3, [r3, #4]
 8001764:	f003 0320 	and.w	r3, r3, #32
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d057      	beq.n	800181e <duble+0x406>
 800176e:	4b3a      	ldr	r3, [pc, #232]	; (8001858 <duble+0x440>)
 8001770:	791b      	ldrb	r3, [r3, #4]
 8001772:	f003 0310 	and.w	r3, r3, #16
 8001776:	b2db      	uxtb	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	d050      	beq.n	800181e <duble+0x406>
 800177c:	4b37      	ldr	r3, [pc, #220]	; (800185c <duble+0x444>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b0a      	cmp	r3, #10
 8001782:	d04c      	beq.n	800181e <duble+0x406>
	{
		p_work.bal++;
 8001784:	4b34      	ldr	r3, [pc, #208]	; (8001858 <duble+0x440>)
 8001786:	789b      	ldrb	r3, [r3, #2]
 8001788:	3301      	adds	r3, #1
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b32      	ldr	r3, [pc, #200]	; (8001858 <duble+0x440>)
 800178e:	709a      	strb	r2, [r3, #2]
		off_all();
 8001790:	2200      	movs	r2, #0
 8001792:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001796:	482c      	ldr	r0, [pc, #176]	; (8001848 <duble+0x430>)
 8001798:	f002 ff82 	bl	80046a0 <HAL_GPIO_WritePin>
 800179c:	2200      	movs	r2, #0
 800179e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017a2:	4829      	ldr	r0, [pc, #164]	; (8001848 <duble+0x430>)
 80017a4:	f002 ff7c 	bl	80046a0 <HAL_GPIO_WritePin>
 80017a8:	2200      	movs	r2, #0
 80017aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017ae:	4826      	ldr	r0, [pc, #152]	; (8001848 <duble+0x430>)
 80017b0:	f002 ff76 	bl	80046a0 <HAL_GPIO_WritePin>
 80017b4:	2200      	movs	r2, #0
 80017b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ba:	4823      	ldr	r0, [pc, #140]	; (8001848 <duble+0x430>)
 80017bc:	f002 ff70 	bl	80046a0 <HAL_GPIO_WritePin>
 80017c0:	2200      	movs	r2, #0
 80017c2:	2104      	movs	r1, #4
 80017c4:	4821      	ldr	r0, [pc, #132]	; (800184c <duble+0x434>)
 80017c6:	f002 ff6b 	bl	80046a0 <HAL_GPIO_WritePin>
 80017ca:	2200      	movs	r2, #0
 80017cc:	2108      	movs	r1, #8
 80017ce:	481f      	ldr	r0, [pc, #124]	; (800184c <duble+0x434>)
 80017d0:	f002 ff66 	bl	80046a0 <HAL_GPIO_WritePin>
 80017d4:	2200      	movs	r2, #0
 80017d6:	2110      	movs	r1, #16
 80017d8:	481c      	ldr	r0, [pc, #112]	; (800184c <duble+0x434>)
 80017da:	f002 ff61 	bl	80046a0 <HAL_GPIO_WritePin>
 80017de:	2200      	movs	r2, #0
 80017e0:	2120      	movs	r1, #32
 80017e2:	481a      	ldr	r0, [pc, #104]	; (800184c <duble+0x434>)
 80017e4:	f002 ff5c 	bl	80046a0 <HAL_GPIO_WritePin>
 80017e8:	2200      	movs	r2, #0
 80017ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017ee:	4817      	ldr	r0, [pc, #92]	; (800184c <duble+0x434>)
 80017f0:	f002 ff56 	bl	80046a0 <HAL_GPIO_WritePin>
 80017f4:	2200      	movs	r2, #0
 80017f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017fa:	4814      	ldr	r0, [pc, #80]	; (800184c <duble+0x434>)
 80017fc:	f002 ff50 	bl	80046a0 <HAL_GPIO_WritePin>
		Zumer();
 8001800:	f7ff fa4c 	bl	8000c9c <Zumer>
		flag_beg=10;
 8001804:	4b15      	ldr	r3, [pc, #84]	; (800185c <duble+0x444>)
 8001806:	220a      	movs	r2, #10
 8001808:	701a      	strb	r2, [r3, #0]
		p_work.timer_game=p_work.period;
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <duble+0x440>)
 800180c:	785b      	ldrb	r3, [r3, #1]
 800180e:	f003 030f 	and.w	r3, r3, #15
 8001812:	b2d9      	uxtb	r1, r3
 8001814:	4a10      	ldr	r2, [pc, #64]	; (8001858 <duble+0x440>)
 8001816:	7913      	ldrb	r3, [r2, #4]
 8001818:	f361 0303 	bfi	r3, r1, #0, #4
 800181c:	7113      	strb	r3, [r2, #4]
	}
	if(flag_beg==0) p_work.timer_game++;
 800181e:	4b0f      	ldr	r3, [pc, #60]	; (800185c <duble+0x444>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10d      	bne.n	8001842 <duble+0x42a>
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <duble+0x440>)
 8001828:	791b      	ldrb	r3, [r3, #4]
 800182a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800182e:	b2db      	uxtb	r3, r3
 8001830:	3301      	adds	r3, #1
 8001832:	f003 030f 	and.w	r3, r3, #15
 8001836:	b2d9      	uxtb	r1, r3
 8001838:	4a07      	ldr	r2, [pc, #28]	; (8001858 <duble+0x440>)
 800183a:	7913      	ldrb	r3, [r2, #4]
 800183c:	f361 0303 	bfi	r3, r1, #0, #4
 8001840:	7113      	strb	r3, [r2, #4]
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40020000 	.word	0x40020000
 800184c:	40020400 	.word	0x40020400
 8001850:	200001ae 	.word	0x200001ae
 8001854:	200001b0 	.word	0x200001b0
 8001858:	20000224 	.word	0x20000224
 800185c:	20000175 	.word	0x20000175

08001860 <onLedDouble>:

void onLedDouble (uint8_t one,uint8_t two)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	460a      	mov	r2, r1
 800186a:	71fb      	strb	r3, [r7, #7]
 800186c:	4613      	mov	r3, r2
 800186e:	71bb      	strb	r3, [r7, #6]
	switch(one)
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	2b04      	cmp	r3, #4
 8001874:	d82e      	bhi.n	80018d4 <onLedDouble+0x74>
 8001876:	a201      	add	r2, pc, #4	; (adr r2, 800187c <onLedDouble+0x1c>)
 8001878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187c:	08001891 	.word	0x08001891
 8001880:	0800189f 	.word	0x0800189f
 8001884:	080018ad 	.word	0x080018ad
 8001888:	080018bb 	.word	0x080018bb
 800188c:	080018c9 	.word	0x080018c9
	{
		case 0:
			on_one();
 8001890:	2201      	movs	r2, #1
 8001892:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001896:	4829      	ldr	r0, [pc, #164]	; (800193c <onLedDouble+0xdc>)
 8001898:	f002 ff02 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 800189c:	e01a      	b.n	80018d4 <onLedDouble+0x74>
		case 1:
			on_two();
 800189e:	2201      	movs	r2, #1
 80018a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018a4:	4825      	ldr	r0, [pc, #148]	; (800193c <onLedDouble+0xdc>)
 80018a6:	f002 fefb 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 80018aa:	e013      	b.n	80018d4 <onLedDouble+0x74>
		case 2:
			on_three();
 80018ac:	2201      	movs	r2, #1
 80018ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b2:	4822      	ldr	r0, [pc, #136]	; (800193c <onLedDouble+0xdc>)
 80018b4:	f002 fef4 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 80018b8:	e00c      	b.n	80018d4 <onLedDouble+0x74>
		case 3:
			on_four();
 80018ba:	2201      	movs	r2, #1
 80018bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018c0:	481e      	ldr	r0, [pc, #120]	; (800193c <onLedDouble+0xdc>)
 80018c2:	f002 feed 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 80018c6:	e005      	b.n	80018d4 <onLedDouble+0x74>
		case 4:
			on_five();
 80018c8:	2201      	movs	r2, #1
 80018ca:	2104      	movs	r1, #4
 80018cc:	481c      	ldr	r0, [pc, #112]	; (8001940 <onLedDouble+0xe0>)
 80018ce:	f002 fee7 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 80018d2:	bf00      	nop
	}
	switch(two)
 80018d4:	79bb      	ldrb	r3, [r7, #6]
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	d82c      	bhi.n	8001934 <onLedDouble+0xd4>
 80018da:	a201      	add	r2, pc, #4	; (adr r2, 80018e0 <onLedDouble+0x80>)
 80018dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e0:	080018f5 	.word	0x080018f5
 80018e4:	08001901 	.word	0x08001901
 80018e8:	0800190d 	.word	0x0800190d
 80018ec:	08001919 	.word	0x08001919
 80018f0:	08001927 	.word	0x08001927
	{
		case 0:
			on_six();
 80018f4:	2201      	movs	r2, #1
 80018f6:	2108      	movs	r1, #8
 80018f8:	4811      	ldr	r0, [pc, #68]	; (8001940 <onLedDouble+0xe0>)
 80018fa:	f002 fed1 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 80018fe:	e019      	b.n	8001934 <onLedDouble+0xd4>
		case 1:
			on_seven();
 8001900:	2201      	movs	r2, #1
 8001902:	2110      	movs	r1, #16
 8001904:	480e      	ldr	r0, [pc, #56]	; (8001940 <onLedDouble+0xe0>)
 8001906:	f002 fecb 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 800190a:	e013      	b.n	8001934 <onLedDouble+0xd4>
		case 2:
			on_eight();
 800190c:	2201      	movs	r2, #1
 800190e:	2120      	movs	r1, #32
 8001910:	480b      	ldr	r0, [pc, #44]	; (8001940 <onLedDouble+0xe0>)
 8001912:	f002 fec5 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 8001916:	e00d      	b.n	8001934 <onLedDouble+0xd4>
		case 3:
			on_nine();
 8001918:	2201      	movs	r2, #1
 800191a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800191e:	4808      	ldr	r0, [pc, #32]	; (8001940 <onLedDouble+0xe0>)
 8001920:	f002 febe 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 8001924:	e006      	b.n	8001934 <onLedDouble+0xd4>
		case 4:
			on_ten();
 8001926:	2201      	movs	r2, #1
 8001928:	f44f 7100 	mov.w	r1, #512	; 0x200
 800192c:	4804      	ldr	r0, [pc, #16]	; (8001940 <onLedDouble+0xe0>)
 800192e:	f002 feb7 	bl	80046a0 <HAL_GPIO_WritePin>
		    break;
 8001932:	bf00      	nop
	}
}
 8001934:	bf00      	nop
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40020000 	.word	0x40020000
 8001940:	40020400 	.word	0x40020400

08001944 <write_comanda>:
#include"i2c.h"
extern uint8_t ledon,adress_i2c;
uint8_t stringS=4;
void write_comanda(uint8_t comanda)      //������- �������� �������.
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af02      	add	r7, sp, #8
 800194a:	4603      	mov	r3, r0
 800194c:	71fb      	strb	r3, [r7, #7]
	uint8_t st,ml,tmp; //��������� ����������.
	uint8_t *ptmp=&tmp;
 800194e:	f107 0309 	add.w	r3, r7, #9
 8001952:	60fb      	str	r3, [r7, #12]
	st=(comanda & 0xf0);
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	f023 030f 	bic.w	r3, r3, #15
 800195a:	72fb      	strb	r3, [r7, #11]
	ml=((comanda<<4)& 0xf0);
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	011b      	lsls	r3, r3, #4
 8001960:	72bb      	strb	r3, [r7, #10]
	if (ledon==1)
 8001962:	4b3a      	ldr	r3, [pc, #232]	; (8001a4c <write_comanda+0x108>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d105      	bne.n	8001976 <write_comanda+0x32>
	{
		tmp=(st |0x0C);
 800196a:	7afb      	ldrb	r3, [r7, #11]
 800196c:	f043 030c 	orr.w	r3, r3, #12
 8001970:	b2db      	uxtb	r3, r3
 8001972:	727b      	strb	r3, [r7, #9]
 8001974:	e004      	b.n	8001980 <write_comanda+0x3c>
	}
	else
	{
		tmp=(st |0x04);
 8001976:	7afb      	ldrb	r3, [r7, #11]
 8001978:	f043 0304 	orr.w	r3, r3, #4
 800197c:	b2db      	uxtb	r3, r3
 800197e:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001980:	4b33      	ldr	r3, [pc, #204]	; (8001a50 <write_comanda+0x10c>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	b29b      	uxth	r3, r3
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	b299      	uxth	r1, r3
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	2301      	movs	r3, #1
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	482f      	ldr	r0, [pc, #188]	; (8001a54 <write_comanda+0x110>)
 8001996:	f002 ffe1 	bl	800495c <HAL_I2C_Master_Transmit>
    if (ledon==1)
 800199a:	4b2c      	ldr	r3, [pc, #176]	; (8001a4c <write_comanda+0x108>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d105      	bne.n	80019ae <write_comanda+0x6a>
	{
		tmp=tmp&0xFB;
 80019a2:	7a7b      	ldrb	r3, [r7, #9]
 80019a4:	f023 0304 	bic.w	r3, r3, #4
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	727b      	strb	r3, [r7, #9]
 80019ac:	e004      	b.n	80019b8 <write_comanda+0x74>
	}
	else
	{
		tmp=tmp&0xF3;
 80019ae:	7a7b      	ldrb	r3, [r7, #9]
 80019b0:	f023 030c 	bic.w	r3, r3, #12
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	727b      	strb	r3, [r7, #9]
	}
    HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 80019b8:	4b25      	ldr	r3, [pc, #148]	; (8001a50 <write_comanda+0x10c>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	b29b      	uxth	r3, r3
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	b299      	uxth	r1, r3
 80019c2:	f04f 33ff 	mov.w	r3, #4294967295
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	2301      	movs	r3, #1
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	4821      	ldr	r0, [pc, #132]	; (8001a54 <write_comanda+0x110>)
 80019ce:	f002 ffc5 	bl	800495c <HAL_I2C_Master_Transmit>

	if (ledon==1)
 80019d2:	4b1e      	ldr	r3, [pc, #120]	; (8001a4c <write_comanda+0x108>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d105      	bne.n	80019e6 <write_comanda+0xa2>
	{
		tmp=(ml |0x0C);
 80019da:	7abb      	ldrb	r3, [r7, #10]
 80019dc:	f043 030c 	orr.w	r3, r3, #12
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	727b      	strb	r3, [r7, #9]
 80019e4:	e004      	b.n	80019f0 <write_comanda+0xac>
	}
	else
	{
		tmp=(ml |0x04);
 80019e6:	7abb      	ldrb	r3, [r7, #10]
 80019e8:	f043 0304 	orr.w	r3, r3, #4
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 80019f0:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <write_comanda+0x10c>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	b299      	uxth	r1, r3
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	2301      	movs	r3, #1
 8001a02:	68fa      	ldr	r2, [r7, #12]
 8001a04:	4813      	ldr	r0, [pc, #76]	; (8001a54 <write_comanda+0x110>)
 8001a06:	f002 ffa9 	bl	800495c <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001a0a:	4b10      	ldr	r3, [pc, #64]	; (8001a4c <write_comanda+0x108>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d105      	bne.n	8001a1e <write_comanda+0xda>
	{
		tmp=tmp&0xFB;
 8001a12:	7a7b      	ldrb	r3, [r7, #9]
 8001a14:	f023 0304 	bic.w	r3, r3, #4
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	727b      	strb	r3, [r7, #9]
 8001a1c:	e004      	b.n	8001a28 <write_comanda+0xe4>
	}
	else
	{
		tmp=tmp&0xF3;
 8001a1e:	7a7b      	ldrb	r3, [r7, #9]
 8001a20:	f023 030c 	bic.w	r3, r3, #12
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001a28:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <write_comanda+0x10c>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	b299      	uxth	r1, r3
 8001a32:	f04f 33ff 	mov.w	r3, #4294967295
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	2301      	movs	r3, #1
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	4805      	ldr	r0, [pc, #20]	; (8001a54 <write_comanda+0x110>)
 8001a3e:	f002 ff8d 	bl	800495c <HAL_I2C_Master_Transmit>
}
 8001a42:	bf00      	nop
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000001 	.word	0x20000001
 8001a50:	20000174 	.word	0x20000174
 8001a54:	200000d8 	.word	0x200000d8

08001a58 <write_data>:

void write_data (uint8_t data)               //�������� ������.
{  uint8_t st,ml,tmp;
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af02      	add	r7, sp, #8
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
   uint8_t *ptmp=&tmp;
 8001a62:	f107 0309 	add.w	r3, r7, #9
 8001a66:	60fb      	str	r3, [r7, #12]
	st=(data & 0xf0);
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	f023 030f 	bic.w	r3, r3, #15
 8001a6e:	72fb      	strb	r3, [r7, #11]
	ml=((data<<4)& 0xF0);
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	011b      	lsls	r3, r3, #4
 8001a74:	72bb      	strb	r3, [r7, #10]
 if (ledon==1)
 8001a76:	4b3a      	ldr	r3, [pc, #232]	; (8001b60 <write_data+0x108>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d105      	bne.n	8001a8a <write_data+0x32>
	{
		tmp=(st |0x0D);
 8001a7e:	7afb      	ldrb	r3, [r7, #11]
 8001a80:	f043 030d 	orr.w	r3, r3, #13
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	727b      	strb	r3, [r7, #9]
 8001a88:	e004      	b.n	8001a94 <write_data+0x3c>
	}
	else
	{
		tmp=(st |0x05);
 8001a8a:	7afb      	ldrb	r3, [r7, #11]
 8001a8c:	f043 0305 	orr.w	r3, r3, #5
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001a94:	4b33      	ldr	r3, [pc, #204]	; (8001b64 <write_data+0x10c>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	b299      	uxth	r1, r3
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	482f      	ldr	r0, [pc, #188]	; (8001b68 <write_data+0x110>)
 8001aaa:	f002 ff57 	bl	800495c <HAL_I2C_Master_Transmit>
  if (ledon==1)
 8001aae:	4b2c      	ldr	r3, [pc, #176]	; (8001b60 <write_data+0x108>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d105      	bne.n	8001ac2 <write_data+0x6a>
	{
		tmp=tmp&0xfB;
 8001ab6:	7a7b      	ldrb	r3, [r7, #9]
 8001ab8:	f023 0304 	bic.w	r3, r3, #4
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	727b      	strb	r3, [r7, #9]
 8001ac0:	e004      	b.n	8001acc <write_data+0x74>
	}
	else
	{
		tmp=tmp&0xf3;
 8001ac2:	7a7b      	ldrb	r3, [r7, #9]
 8001ac4:	f023 030c 	bic.w	r3, r3, #12
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	727b      	strb	r3, [r7, #9]
	}
  HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001acc:	4b25      	ldr	r3, [pc, #148]	; (8001b64 <write_data+0x10c>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	b299      	uxth	r1, r3
 8001ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	2301      	movs	r3, #1
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	4821      	ldr	r0, [pc, #132]	; (8001b68 <write_data+0x110>)
 8001ae2:	f002 ff3b 	bl	800495c <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001ae6:	4b1e      	ldr	r3, [pc, #120]	; (8001b60 <write_data+0x108>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d105      	bne.n	8001afa <write_data+0xa2>
	{tmp=(ml |0x0d);
 8001aee:	7abb      	ldrb	r3, [r7, #10]
 8001af0:	f043 030d 	orr.w	r3, r3, #13
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	727b      	strb	r3, [r7, #9]
 8001af8:	e004      	b.n	8001b04 <write_data+0xac>
	}
	else
	{
		tmp=(ml |0x05);
 8001afa:	7abb      	ldrb	r3, [r7, #10]
 8001afc:	f043 0305 	orr.w	r3, r3, #5
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001b04:	4b17      	ldr	r3, [pc, #92]	; (8001b64 <write_data+0x10c>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	b299      	uxth	r1, r3
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	2301      	movs	r3, #1
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	4813      	ldr	r0, [pc, #76]	; (8001b68 <write_data+0x110>)
 8001b1a:	f002 ff1f 	bl	800495c <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001b1e:	4b10      	ldr	r3, [pc, #64]	; (8001b60 <write_data+0x108>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d105      	bne.n	8001b32 <write_data+0xda>
	{
		tmp=tmp&0xfb;
 8001b26:	7a7b      	ldrb	r3, [r7, #9]
 8001b28:	f023 0304 	bic.w	r3, r3, #4
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	727b      	strb	r3, [r7, #9]
 8001b30:	e004      	b.n	8001b3c <write_data+0xe4>
	}
	else
	{
		tmp=tmp&0xf3;
 8001b32:	7a7b      	ldrb	r3, [r7, #9]
 8001b34:	f023 030c 	bic.w	r3, r3, #12
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <write_data+0x10c>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	b299      	uxth	r1, r3
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	4805      	ldr	r0, [pc, #20]	; (8001b68 <write_data+0x110>)
 8001b52:	f002 ff03 	bl	800495c <HAL_I2C_Master_Transmit>
}
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000001 	.word	0x20000001
 8001b64:	20000174 	.word	0x20000174
 8001b68:	200000d8 	.word	0x200000d8

08001b6c <lcd_goto>:

void lcd_goto( uint8_t x, uint8_t y) // ������ �� (X,Y)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	460a      	mov	r2, r1
 8001b76:	71fb      	strb	r3, [r7, #7]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	71bb      	strb	r3, [r7, #6]
	if (stringS==2)
 8001b7c:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <lcd_goto+0x68>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d105      	bne.n	8001b90 <lcd_goto+0x24>
	{
		if (y==1)
 8001b84:	79bb      	ldrb	r3, [r7, #6]
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d102      	bne.n	8001b90 <lcd_goto+0x24>
		{
		x=64+x;}
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	3340      	adds	r3, #64	; 0x40
 8001b8e:	71fb      	strb	r3, [r7, #7]
	}

	if (stringS==4)
 8001b90:	4b10      	ldr	r3, [pc, #64]	; (8001bd4 <lcd_goto+0x68>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b04      	cmp	r3, #4
 8001b96:	d111      	bne.n	8001bbc <lcd_goto+0x50>
	{
		if (y==1)
 8001b98:	79bb      	ldrb	r3, [r7, #6]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d102      	bne.n	8001ba4 <lcd_goto+0x38>
		{
			x=(x+0x40);
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	3340      	adds	r3, #64	; 0x40
 8001ba2:	71fb      	strb	r3, [r7, #7]
		}

		if (y==2)
 8001ba4:	79bb      	ldrb	r3, [r7, #6]
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d102      	bne.n	8001bb0 <lcd_goto+0x44>
		{
			x=(x+0x14);
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	3314      	adds	r3, #20
 8001bae:	71fb      	strb	r3, [r7, #7]
		}
		if(y==3)
 8001bb0:	79bb      	ldrb	r3, [r7, #6]
 8001bb2:	2b03      	cmp	r3, #3
 8001bb4:	d102      	bne.n	8001bbc <lcd_goto+0x50>
		{
			x=x+0x54;
 8001bb6:	79fb      	ldrb	r3, [r7, #7]
 8001bb8:	3354      	adds	r3, #84	; 0x54
 8001bba:	71fb      	strb	r3, [r7, #7]
		}
	}
	x=x |0x80;
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001bc2:	71fb      	strb	r3, [r7, #7]
write_comanda(x);
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff febc 	bl	8001944 <write_comanda>
}
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20000000 	.word	0x20000000

08001bd8 <lcd_string>:


void  lcd_string ( const char *streeng)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
	for(uint8_t count=0;*streeng!='\0';count++)
 8001be0:	2300      	movs	r3, #0
 8001be2:	73fb      	strb	r3, [r7, #15]
 8001be4:	e00a      	b.n	8001bfc <lcd_string+0x24>
	{
		write_data(*streeng);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff ff34 	bl	8001a58 <write_data>
        streeng++;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	607b      	str	r3, [r7, #4]
	for(uint8_t count=0;*streeng!='\0';count++)
 8001bf6:	7bfb      	ldrb	r3, [r7, #15]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	73fb      	strb	r3, [r7, #15]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1f0      	bne.n	8001be6 <lcd_string+0xe>
	}

}
 8001c04:	bf00      	nop
 8001c06:	bf00      	nop
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
	...

08001c10 <lcd_number>:

void	lcd_number (int num)  // ������ �����
{   int tmp1;
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	uint8_t Nmp;
	if (num<0)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	da05      	bge.n	8001c2a <lcd_number+0x1a>
	{
		lcd_string("-");
 8001c1e:	483c      	ldr	r0, [pc, #240]	; (8001d10 <lcd_number+0x100>)
 8001c20:	f7ff ffda 	bl	8001bd8 <lcd_string>
		num=(0-num);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	425b      	negs	r3, r3
 8001c28:	607b      	str	r3, [r7, #4]
	}
	tmp1=num;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	60fb      	str	r3, [r7, #12]

	if (num>=10000)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c34:	4293      	cmp	r3, r2
 8001c36:	dd14      	ble.n	8001c62 <lcd_number+0x52>
	{
		Nmp=tmp1/10000;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	4a36      	ldr	r2, [pc, #216]	; (8001d14 <lcd_number+0x104>)
 8001c3c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c40:	1312      	asrs	r2, r2, #12
 8001c42:	17db      	asrs	r3, r3, #31
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001c48:	7afb      	ldrb	r3, [r7, #11]
 8001c4a:	3330      	adds	r3, #48	; 0x30
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff ff02 	bl	8001a58 <write_data>
		tmp1=tmp1-(Nmp*10000);
 8001c54:	7afb      	ldrb	r3, [r7, #11]
 8001c56:	4a30      	ldr	r2, [pc, #192]	; (8001d18 <lcd_number+0x108>)
 8001c58:	fb02 f303 	mul.w	r3, r2, r3
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
	}

	if (num>=1000)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c68:	db14      	blt.n	8001c94 <lcd_number+0x84>
	{
		Nmp=tmp1/1000;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	4a2b      	ldr	r2, [pc, #172]	; (8001d1c <lcd_number+0x10c>)
 8001c6e:	fb82 1203 	smull	r1, r2, r2, r3
 8001c72:	1192      	asrs	r2, r2, #6
 8001c74:	17db      	asrs	r3, r3, #31
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001c7a:	7afb      	ldrb	r3, [r7, #11]
 8001c7c:	3330      	adds	r3, #48	; 0x30
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fee9 	bl	8001a58 <write_data>
		tmp1=tmp1-(Nmp*1000);
 8001c86:	7afb      	ldrb	r3, [r7, #11]
 8001c88:	4a25      	ldr	r2, [pc, #148]	; (8001d20 <lcd_number+0x110>)
 8001c8a:	fb02 f303 	mul.w	r3, r2, r3
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	4413      	add	r3, r2
 8001c92:	60fb      	str	r3, [r7, #12]
	}

	if (num>=100)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2b63      	cmp	r3, #99	; 0x63
 8001c98:	dd15      	ble.n	8001cc6 <lcd_number+0xb6>
	{
		Nmp=tmp1/100;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4a21      	ldr	r2, [pc, #132]	; (8001d24 <lcd_number+0x114>)
 8001c9e:	fb82 1203 	smull	r1, r2, r2, r3
 8001ca2:	1152      	asrs	r2, r2, #5
 8001ca4:	17db      	asrs	r3, r3, #31
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001caa:	7afb      	ldrb	r3, [r7, #11]
 8001cac:	3330      	adds	r3, #48	; 0x30
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fed1 	bl	8001a58 <write_data>
		tmp1=tmp1-(Nmp*100);
 8001cb6:	7afb      	ldrb	r3, [r7, #11]
 8001cb8:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8001cbc:	fb02 f303 	mul.w	r3, r2, r3
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]
	}

	if (num>=10)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2b09      	cmp	r3, #9
 8001cca:	dd15      	ble.n	8001cf8 <lcd_number+0xe8>
	{
		Nmp=(tmp1/10);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	4a16      	ldr	r2, [pc, #88]	; (8001d28 <lcd_number+0x118>)
 8001cd0:	fb82 1203 	smull	r1, r2, r2, r3
 8001cd4:	1092      	asrs	r2, r2, #2
 8001cd6:	17db      	asrs	r3, r3, #31
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001cdc:	7afb      	ldrb	r3, [r7, #11]
 8001cde:	3330      	adds	r3, #48	; 0x30
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff feb8 	bl	8001a58 <write_data>
		tmp1=tmp1-(Nmp*10);
 8001ce8:	7afb      	ldrb	r3, [r7, #11]
 8001cea:	f06f 0209 	mvn.w	r2, #9
 8001cee:	fb02 f303 	mul.w	r3, r2, r3
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	60fb      	str	r3, [r7, #12]
	}
	write_data(tmp1+48);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	3330      	adds	r3, #48	; 0x30
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff fea9 	bl	8001a58 <write_data>
}
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	08007120 	.word	0x08007120
 8001d14:	68db8bad 	.word	0x68db8bad
 8001d18:	ffffd8f0 	.word	0xffffd8f0
 8001d1c:	10624dd3 	.word	0x10624dd3
 8001d20:	fffffc18 	.word	0xfffffc18
 8001d24:	51eb851f 	.word	0x51eb851f
 8001d28:	66666667 	.word	0x66666667

08001d2c <lcd_init>:

void lcd_init (void) //�������������
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af02      	add	r7, sp, #8
	//uint8_t c=0;
	 for(uint8_t i=0,j;i<128;i++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	73fb      	strb	r3, [r7, #15]
 8001d36:	e016      	b.n	8001d66 <lcd_init+0x3a>
	  	   {
	  	 	  j=HAL_I2C_IsDeviceReady(&hi2c1, i<<1, 1, 10);
 8001d38:	7bfb      	ldrb	r3, [r7, #15]
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	b299      	uxth	r1, r3
 8001d40:	230a      	movs	r3, #10
 8001d42:	2201      	movs	r2, #1
 8001d44:	4858      	ldr	r0, [pc, #352]	; (8001ea8 <lcd_init+0x17c>)
 8001d46:	f002 ff07 	bl	8004b58 <HAL_I2C_IsDeviceReady>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	71fb      	strb	r3, [r7, #7]
	            if((j==HAL_OK) && (i!=80))
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d105      	bne.n	8001d60 <lcd_init+0x34>
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	2b50      	cmp	r3, #80	; 0x50
 8001d58:	d002      	beq.n	8001d60 <lcd_init+0x34>
	            {
	            		adress_i2c=i;
 8001d5a:	4a54      	ldr	r2, [pc, #336]	; (8001eac <lcd_init+0x180>)
 8001d5c:	7bfb      	ldrb	r3, [r7, #15]
 8001d5e:	7013      	strb	r3, [r2, #0]
	 for(uint8_t i=0,j;i<128;i++)
 8001d60:	7bfb      	ldrb	r3, [r7, #15]
 8001d62:	3301      	adds	r3, #1
 8001d64:	73fb      	strb	r3, [r7, #15]
 8001d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	dae4      	bge.n	8001d38 <lcd_init+0xc>
	            }
	  	   }

	uint8_t temp;
	uint8_t *point=&temp;
 8001d6e:	1dbb      	adds	r3, r7, #6
 8001d70:	60bb      	str	r3, [r7, #8]
	HAL_Delay(15);
 8001d72:	200f      	movs	r0, #15
 8001d74:	f001 faf8 	bl	8003368 <HAL_Delay>
	temp=0x34;
 8001d78:	2334      	movs	r3, #52	; 0x34
 8001d7a:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001d7c:	4b4b      	ldr	r3, [pc, #300]	; (8001eac <lcd_init+0x180>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	b299      	uxth	r1, r3
 8001d86:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	4845      	ldr	r0, [pc, #276]	; (8001ea8 <lcd_init+0x17c>)
 8001d92:	f002 fde3 	bl	800495c <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 8001d96:	2001      	movs	r0, #1
 8001d98:	f001 fae6 	bl	8003368 <HAL_Delay>
	temp=0x30;
 8001d9c:	2330      	movs	r3, #48	; 0x30
 8001d9e:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001da0:	4b42      	ldr	r3, [pc, #264]	; (8001eac <lcd_init+0x180>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	b299      	uxth	r1, r3
 8001daa:	f04f 33ff 	mov.w	r3, #4294967295
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	2301      	movs	r3, #1
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	483c      	ldr	r0, [pc, #240]	; (8001ea8 <lcd_init+0x17c>)
 8001db6:	f002 fdd1 	bl	800495c <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8001dba:	2005      	movs	r0, #5
 8001dbc:	f001 fad4 	bl	8003368 <HAL_Delay>
	temp=0x34;
 8001dc0:	2334      	movs	r3, #52	; 0x34
 8001dc2:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point, 1, HAL_MAX_DELAY);
 8001dc4:	4b39      	ldr	r3, [pc, #228]	; (8001eac <lcd_init+0x180>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	b299      	uxth	r1, r3
 8001dce:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd2:	9300      	str	r3, [sp, #0]
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	68ba      	ldr	r2, [r7, #8]
 8001dd8:	4833      	ldr	r0, [pc, #204]	; (8001ea8 <lcd_init+0x17c>)
 8001dda:	f002 fdbf 	bl	800495c <HAL_I2C_Master_Transmit>
	temp=0x30;
 8001dde:	2330      	movs	r3, #48	; 0x30
 8001de0:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(1);
 8001de2:	2001      	movs	r0, #1
 8001de4:	f001 fac0 	bl	8003368 <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point, 1, HAL_MAX_DELAY);
 8001de8:	4b30      	ldr	r3, [pc, #192]	; (8001eac <lcd_init+0x180>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	b299      	uxth	r1, r3
 8001df2:	f04f 33ff 	mov.w	r3, #4294967295
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	2301      	movs	r3, #1
 8001dfa:	68ba      	ldr	r2, [r7, #8]
 8001dfc:	482a      	ldr	r0, [pc, #168]	; (8001ea8 <lcd_init+0x17c>)
 8001dfe:	f002 fdad 	bl	800495c <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001e02:	2001      	movs	r0, #1
 8001e04:	f001 fab0 	bl	8003368 <HAL_Delay>
	temp=0x24;
 8001e08:	2324      	movs	r3, #36	; 0x24
 8001e0a:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001e0c:	4b27      	ldr	r3, [pc, #156]	; (8001eac <lcd_init+0x180>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	b299      	uxth	r1, r3
 8001e16:	f04f 33ff 	mov.w	r3, #4294967295
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	68ba      	ldr	r2, [r7, #8]
 8001e20:	4821      	ldr	r0, [pc, #132]	; (8001ea8 <lcd_init+0x17c>)
 8001e22:	f002 fd9b 	bl	800495c <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001e26:	2001      	movs	r0, #1
 8001e28:	f001 fa9e 	bl	8003368 <HAL_Delay>
	temp=0x20;
 8001e2c:	2320      	movs	r3, #32
 8001e2e:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001e30:	4b1e      	ldr	r3, [pc, #120]	; (8001eac <lcd_init+0x180>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	b299      	uxth	r1, r3
 8001e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	2301      	movs	r3, #1
 8001e42:	68ba      	ldr	r2, [r7, #8]
 8001e44:	4818      	ldr	r0, [pc, #96]	; (8001ea8 <lcd_init+0x17c>)
 8001e46:	f002 fd89 	bl	800495c <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 8001e4a:	2001      	movs	r0, #1
 8001e4c:	f001 fa8c 	bl	8003368 <HAL_Delay>
    write_comanda(0b00101000);
 8001e50:	2028      	movs	r0, #40	; 0x28
 8001e52:	f7ff fd77 	bl	8001944 <write_comanda>
    HAL_Delay(1);
 8001e56:	2001      	movs	r0, #1
 8001e58:	f001 fa86 	bl	8003368 <HAL_Delay>
	write_comanda(0b00001001);
 8001e5c:	2009      	movs	r0, #9
 8001e5e:	f7ff fd71 	bl	8001944 <write_comanda>

	HAL_Delay(1);
 8001e62:	2001      	movs	r0, #1
 8001e64:	f001 fa80 	bl	8003368 <HAL_Delay>
	write_comanda(0x01);
 8001e68:	2001      	movs	r0, #1
 8001e6a:	f7ff fd6b 	bl	8001944 <write_comanda>
	HAL_Delay(2);
 8001e6e:	2002      	movs	r0, #2
 8001e70:	f001 fa7a 	bl	8003368 <HAL_Delay>

	write_comanda(0x06);
 8001e74:	2006      	movs	r0, #6
 8001e76:	f7ff fd65 	bl	8001944 <write_comanda>
	HAL_Delay(1);
 8001e7a:	2001      	movs	r0, #1
 8001e7c:	f001 fa74 	bl	8003368 <HAL_Delay>

	write_comanda(0x0c); // ������ ������ 0xd,(_) 0x0e
 8001e80:	200c      	movs	r0, #12
 8001e82:	f7ff fd5f 	bl	8001944 <write_comanda>
	HAL_Delay(1);
 8001e86:	2001      	movs	r0, #1
 8001e88:	f001 fa6e 	bl	8003368 <HAL_Delay>

	write_comanda(0x02);
 8001e8c:	2002      	movs	r0, #2
 8001e8e:	f7ff fd59 	bl	8001944 <write_comanda>
	HAL_Delay(2);
 8001e92:	2002      	movs	r0, #2
 8001e94:	f001 fa68 	bl	8003368 <HAL_Delay>
	lcd_goto(0,0);
 8001e98:	2100      	movs	r1, #0
 8001e9a:	2000      	movs	r0, #0
 8001e9c:	f7ff fe66 	bl	8001b6c <lcd_goto>
}
 8001ea0:	bf00      	nop
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	200000d8 	.word	0x200000d8
 8001eac:	20000174 	.word	0x20000174

08001eb0 <lcd_clear>:

void lcd_clear (void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
lcd_goto(0, 0);
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	f7ff fe58 	bl	8001b6c <lcd_goto>
lcd_string("                ");
 8001ebc:	4805      	ldr	r0, [pc, #20]	; (8001ed4 <lcd_clear+0x24>)
 8001ebe:	f7ff fe8b 	bl	8001bd8 <lcd_string>
lcd_goto(0, 1);
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	2000      	movs	r0, #0
 8001ec6:	f7ff fe51 	bl	8001b6c <lcd_goto>
lcd_string("                ");
 8001eca:	4802      	ldr	r0, [pc, #8]	; (8001ed4 <lcd_clear+0x24>)
 8001ecc:	f7ff fe84 	bl	8001bd8 <lcd_string>
}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	08007124 	.word	0x08007124

08001ed8 <invert>:
#include "inverse.h"
extern uint16_t count_timer;
extern  param p_work;
extern uint8_t start_play,counter_number,random_numder[50],flag_beg,count_zumer,flag_zumer,count_mem,rand_number_duble_one[50],rand_number_duble_two[50];
void invert (void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
      if((p_work.timer_game==p_work.period))
 8001edc:	4b5c      	ldr	r3, [pc, #368]	; (8002050 <invert+0x178>)
 8001ede:	791b      	ldrb	r3, [r3, #4]
 8001ee0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	4b59      	ldr	r3, [pc, #356]	; (8002050 <invert+0x178>)
 8001eea:	785b      	ldrb	r3, [r3, #1]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d142      	bne.n	8001f76 <invert+0x9e>
		 {
    	  	  p_work.timer_game=0;
 8001ef0:	4a57      	ldr	r2, [pc, #348]	; (8002050 <invert+0x178>)
 8001ef2:	7913      	ldrb	r3, [r2, #4]
 8001ef4:	f36f 0303 	bfc	r3, #0, #4
 8001ef8:	7113      	strb	r3, [r2, #4]
    	  	  counter_number++;
 8001efa:	4b56      	ldr	r3, [pc, #344]	; (8002054 <invert+0x17c>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	3301      	adds	r3, #1
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	4b54      	ldr	r3, [pc, #336]	; (8002054 <invert+0x17c>)
 8001f04:	701a      	strb	r2, [r3, #0]
    	  	//off_all_invert_half ();
    	  	//COUNT_LED !=10 ? off_all_invert_half ():off_all_invert();
	    	  if (COUNT_LED ==10)
	    	  {
	    		  off_all_invert();
 8001f06:	2201      	movs	r2, #1
 8001f08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f0c:	4852      	ldr	r0, [pc, #328]	; (8002058 <invert+0x180>)
 8001f0e:	f002 fbc7 	bl	80046a0 <HAL_GPIO_WritePin>
 8001f12:	2201      	movs	r2, #1
 8001f14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f18:	484f      	ldr	r0, [pc, #316]	; (8002058 <invert+0x180>)
 8001f1a:	f002 fbc1 	bl	80046a0 <HAL_GPIO_WritePin>
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f24:	484c      	ldr	r0, [pc, #304]	; (8002058 <invert+0x180>)
 8001f26:	f002 fbbb 	bl	80046a0 <HAL_GPIO_WritePin>
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f30:	4849      	ldr	r0, [pc, #292]	; (8002058 <invert+0x180>)
 8001f32:	f002 fbb5 	bl	80046a0 <HAL_GPIO_WritePin>
 8001f36:	2201      	movs	r2, #1
 8001f38:	2104      	movs	r1, #4
 8001f3a:	4848      	ldr	r0, [pc, #288]	; (800205c <invert+0x184>)
 8001f3c:	f002 fbb0 	bl	80046a0 <HAL_GPIO_WritePin>
 8001f40:	2201      	movs	r2, #1
 8001f42:	2108      	movs	r1, #8
 8001f44:	4845      	ldr	r0, [pc, #276]	; (800205c <invert+0x184>)
 8001f46:	f002 fbab 	bl	80046a0 <HAL_GPIO_WritePin>
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	2110      	movs	r1, #16
 8001f4e:	4843      	ldr	r0, [pc, #268]	; (800205c <invert+0x184>)
 8001f50:	f002 fba6 	bl	80046a0 <HAL_GPIO_WritePin>
 8001f54:	2201      	movs	r2, #1
 8001f56:	2120      	movs	r1, #32
 8001f58:	4840      	ldr	r0, [pc, #256]	; (800205c <invert+0x184>)
 8001f5a:	f002 fba1 	bl	80046a0 <HAL_GPIO_WritePin>
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f64:	483d      	ldr	r0, [pc, #244]	; (800205c <invert+0x184>)
 8001f66:	f002 fb9b 	bl	80046a0 <HAL_GPIO_WritePin>
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f70:	483a      	ldr	r0, [pc, #232]	; (800205c <invert+0x184>)
 8001f72:	f002 fb95 	bl	80046a0 <HAL_GPIO_WritePin>
	    	  {
	    		  off_all_invert_half();
	    	  }
    	  }

      if( counter_number<=p_work.number_cycles )
 8001f76:	4b36      	ldr	r3, [pc, #216]	; (8002050 <invert+0x178>)
 8001f78:	781a      	ldrb	r2, [r3, #0]
 8001f7a:	4b36      	ldr	r3, [pc, #216]	; (8002054 <invert+0x17c>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d313      	bcc.n	8001faa <invert+0xd2>
	    {
	    	count_timer=0;
 8001f82:	4b37      	ldr	r3, [pc, #220]	; (8002060 <invert+0x188>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	801a      	strh	r2, [r3, #0]
	    	onLedInvert(random_numder[counter_number]);
 8001f88:	4b32      	ldr	r3, [pc, #200]	; (8002054 <invert+0x17c>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4b35      	ldr	r3, [pc, #212]	; (8002064 <invert+0x18c>)
 8001f90:	5c9b      	ldrb	r3, [r3, r2]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 f86e 	bl	8002074 <onLedInvert>
	    	chekBottonInvert(random_numder[counter_number]);
 8001f98:	4b2e      	ldr	r3, [pc, #184]	; (8002054 <invert+0x17c>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4b31      	ldr	r3, [pc, #196]	; (8002064 <invert+0x18c>)
 8001fa0:	5c9b      	ldrb	r3, [r3, r2]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 f930 	bl	8002208 <chekBottonInvert>
 8001fa8:	e03d      	b.n	8002026 <invert+0x14e>
	    }
	    else
	    {
	    	off_all();
 8001faa:	2200      	movs	r2, #0
 8001fac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fb0:	4829      	ldr	r0, [pc, #164]	; (8002058 <invert+0x180>)
 8001fb2:	f002 fb75 	bl	80046a0 <HAL_GPIO_WritePin>
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fbc:	4826      	ldr	r0, [pc, #152]	; (8002058 <invert+0x180>)
 8001fbe:	f002 fb6f 	bl	80046a0 <HAL_GPIO_WritePin>
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fc8:	4823      	ldr	r0, [pc, #140]	; (8002058 <invert+0x180>)
 8001fca:	f002 fb69 	bl	80046a0 <HAL_GPIO_WritePin>
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fd4:	4820      	ldr	r0, [pc, #128]	; (8002058 <invert+0x180>)
 8001fd6:	f002 fb63 	bl	80046a0 <HAL_GPIO_WritePin>
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2104      	movs	r1, #4
 8001fde:	481f      	ldr	r0, [pc, #124]	; (800205c <invert+0x184>)
 8001fe0:	f002 fb5e 	bl	80046a0 <HAL_GPIO_WritePin>
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	2108      	movs	r1, #8
 8001fe8:	481c      	ldr	r0, [pc, #112]	; (800205c <invert+0x184>)
 8001fea:	f002 fb59 	bl	80046a0 <HAL_GPIO_WritePin>
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2110      	movs	r1, #16
 8001ff2:	481a      	ldr	r0, [pc, #104]	; (800205c <invert+0x184>)
 8001ff4:	f002 fb54 	bl	80046a0 <HAL_GPIO_WritePin>
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	2120      	movs	r1, #32
 8001ffc:	4817      	ldr	r0, [pc, #92]	; (800205c <invert+0x184>)
 8001ffe:	f002 fb4f 	bl	80046a0 <HAL_GPIO_WritePin>
 8002002:	2200      	movs	r2, #0
 8002004:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002008:	4814      	ldr	r0, [pc, #80]	; (800205c <invert+0x184>)
 800200a:	f002 fb49 	bl	80046a0 <HAL_GPIO_WritePin>
 800200e:	2200      	movs	r2, #0
 8002010:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002014:	4811      	ldr	r0, [pc, #68]	; (800205c <invert+0x184>)
 8002016:	f002 fb43 	bl	80046a0 <HAL_GPIO_WritePin>
	    	start_play=2;
 800201a:	4b13      	ldr	r3, [pc, #76]	; (8002068 <invert+0x190>)
 800201c:	2202      	movs	r2, #2
 800201e:	701a      	strb	r2, [r3, #0]
	    	flag_zumer=1;
 8002020:	4b12      	ldr	r3, [pc, #72]	; (800206c <invert+0x194>)
 8002022:	2201      	movs	r2, #1
 8002024:	701a      	strb	r2, [r3, #0]
	    }
	    if(flag_beg==0)p_work.timer_game++;
 8002026:	4b12      	ldr	r3, [pc, #72]	; (8002070 <invert+0x198>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d10d      	bne.n	800204a <invert+0x172>
 800202e:	4b08      	ldr	r3, [pc, #32]	; (8002050 <invert+0x178>)
 8002030:	791b      	ldrb	r3, [r3, #4]
 8002032:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002036:	b2db      	uxtb	r3, r3
 8002038:	3301      	adds	r3, #1
 800203a:	f003 030f 	and.w	r3, r3, #15
 800203e:	b2d9      	uxtb	r1, r3
 8002040:	4a03      	ldr	r2, [pc, #12]	; (8002050 <invert+0x178>)
 8002042:	7913      	ldrb	r3, [r2, #4]
 8002044:	f361 0303 	bfi	r3, r1, #0, #4
 8002048:	7113      	strb	r3, [r2, #4]
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000224 	.word	0x20000224
 8002054:	200001af 	.word	0x200001af
 8002058:	40020000 	.word	0x40020000
 800205c:	40020400 	.word	0x40020400
 8002060:	20000176 	.word	0x20000176
 8002064:	2000017c 	.word	0x2000017c
 8002068:	200001ae 	.word	0x200001ae
 800206c:	200001b0 	.word	0x200001b0
 8002070:	20000175 	.word	0x20000175

08002074 <onLedInvert>:
void onLedInvert(uint8_t on)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	71fb      	strb	r3, [r7, #7]
		switch(on)
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	2b09      	cmp	r3, #9
 8002082:	d859      	bhi.n	8002138 <onLedInvert+0xc4>
 8002084:	a201      	add	r2, pc, #4	; (adr r2, 800208c <onLedInvert+0x18>)
 8002086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800208a:	bf00      	nop
 800208c:	080020b5 	.word	0x080020b5
 8002090:	080020c3 	.word	0x080020c3
 8002094:	080020d1 	.word	0x080020d1
 8002098:	080020df 	.word	0x080020df
 800209c:	080020ed 	.word	0x080020ed
 80020a0:	080020f9 	.word	0x080020f9
 80020a4:	08002105 	.word	0x08002105
 80020a8:	08002111 	.word	0x08002111
 80020ac:	0800211d 	.word	0x0800211d
 80020b0:	0800212b 	.word	0x0800212b
		{
			case 0:
				on_one_invert();
 80020b4:	2200      	movs	r2, #0
 80020b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020ba:	4821      	ldr	r0, [pc, #132]	; (8002140 <onLedInvert+0xcc>)
 80020bc:	f002 faf0 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 80020c0:	e03a      	b.n	8002138 <onLedInvert+0xc4>
			case 1:
				on_two_invert();
 80020c2:	2200      	movs	r2, #0
 80020c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020c8:	481d      	ldr	r0, [pc, #116]	; (8002140 <onLedInvert+0xcc>)
 80020ca:	f002 fae9 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 80020ce:	e033      	b.n	8002138 <onLedInvert+0xc4>
			case 2:
				on_three_invert();
 80020d0:	2200      	movs	r2, #0
 80020d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020d6:	481a      	ldr	r0, [pc, #104]	; (8002140 <onLedInvert+0xcc>)
 80020d8:	f002 fae2 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 80020dc:	e02c      	b.n	8002138 <onLedInvert+0xc4>
			case 3:
				on_four_invert();
 80020de:	2200      	movs	r2, #0
 80020e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020e4:	4816      	ldr	r0, [pc, #88]	; (8002140 <onLedInvert+0xcc>)
 80020e6:	f002 fadb 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 80020ea:	e025      	b.n	8002138 <onLedInvert+0xc4>
			case 4:
				on_five_invert();
 80020ec:	2200      	movs	r2, #0
 80020ee:	2104      	movs	r1, #4
 80020f0:	4814      	ldr	r0, [pc, #80]	; (8002144 <onLedInvert+0xd0>)
 80020f2:	f002 fad5 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 80020f6:	e01f      	b.n	8002138 <onLedInvert+0xc4>
			case 5:
				on_six_invert();
 80020f8:	2200      	movs	r2, #0
 80020fa:	2108      	movs	r1, #8
 80020fc:	4811      	ldr	r0, [pc, #68]	; (8002144 <onLedInvert+0xd0>)
 80020fe:	f002 facf 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 8002102:	e019      	b.n	8002138 <onLedInvert+0xc4>
			case 6:
				on_seven_invert();
 8002104:	2200      	movs	r2, #0
 8002106:	2110      	movs	r1, #16
 8002108:	480e      	ldr	r0, [pc, #56]	; (8002144 <onLedInvert+0xd0>)
 800210a:	f002 fac9 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 800210e:	e013      	b.n	8002138 <onLedInvert+0xc4>
			case 7:
				on_eight_invert();
 8002110:	2200      	movs	r2, #0
 8002112:	2120      	movs	r1, #32
 8002114:	480b      	ldr	r0, [pc, #44]	; (8002144 <onLedInvert+0xd0>)
 8002116:	f002 fac3 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 800211a:	e00d      	b.n	8002138 <onLedInvert+0xc4>
			case 8:
				on_nine_invert();
 800211c:	2200      	movs	r2, #0
 800211e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002122:	4808      	ldr	r0, [pc, #32]	; (8002144 <onLedInvert+0xd0>)
 8002124:	f002 fabc 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 8002128:	e006      	b.n	8002138 <onLedInvert+0xc4>
			case 9:
				on_ten_invert();
 800212a:	2200      	movs	r2, #0
 800212c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002130:	4804      	ldr	r0, [pc, #16]	; (8002144 <onLedInvert+0xd0>)
 8002132:	f002 fab5 	bl	80046a0 <HAL_GPIO_WritePin>
			    break;
 8002136:	bf00      	nop
		}
}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40020000 	.word	0x40020000
 8002144:	40020400 	.word	0x40020400

08002148 <ifBottonOnInvert>:

void ifBottonOnInvert (uint8_t n)    // ���� ��������� ������ ������
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	71fb      	strb	r3, [r7, #7]
	  p_work.bal++;
 8002152:	4b29      	ldr	r3, [pc, #164]	; (80021f8 <ifBottonOnInvert+0xb0>)
 8002154:	789b      	ldrb	r3, [r3, #2]
 8002156:	3301      	adds	r3, #1
 8002158:	b2da      	uxtb	r2, r3
 800215a:	4b27      	ldr	r3, [pc, #156]	; (80021f8 <ifBottonOnInvert+0xb0>)
 800215c:	709a      	strb	r2, [r3, #2]
	  //COUNT_LED !=10 ? off_all_invert_half () : off_all_invert();
	 // off_all_invert();
	  if (COUNT_LED ==10)
	  {
		  off_all_invert();
 800215e:	2201      	movs	r2, #1
 8002160:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002164:	4825      	ldr	r0, [pc, #148]	; (80021fc <ifBottonOnInvert+0xb4>)
 8002166:	f002 fa9b 	bl	80046a0 <HAL_GPIO_WritePin>
 800216a:	2201      	movs	r2, #1
 800216c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002170:	4822      	ldr	r0, [pc, #136]	; (80021fc <ifBottonOnInvert+0xb4>)
 8002172:	f002 fa95 	bl	80046a0 <HAL_GPIO_WritePin>
 8002176:	2201      	movs	r2, #1
 8002178:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800217c:	481f      	ldr	r0, [pc, #124]	; (80021fc <ifBottonOnInvert+0xb4>)
 800217e:	f002 fa8f 	bl	80046a0 <HAL_GPIO_WritePin>
 8002182:	2201      	movs	r2, #1
 8002184:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002188:	481c      	ldr	r0, [pc, #112]	; (80021fc <ifBottonOnInvert+0xb4>)
 800218a:	f002 fa89 	bl	80046a0 <HAL_GPIO_WritePin>
 800218e:	2201      	movs	r2, #1
 8002190:	2104      	movs	r1, #4
 8002192:	481b      	ldr	r0, [pc, #108]	; (8002200 <ifBottonOnInvert+0xb8>)
 8002194:	f002 fa84 	bl	80046a0 <HAL_GPIO_WritePin>
 8002198:	2201      	movs	r2, #1
 800219a:	2108      	movs	r1, #8
 800219c:	4818      	ldr	r0, [pc, #96]	; (8002200 <ifBottonOnInvert+0xb8>)
 800219e:	f002 fa7f 	bl	80046a0 <HAL_GPIO_WritePin>
 80021a2:	2201      	movs	r2, #1
 80021a4:	2110      	movs	r1, #16
 80021a6:	4816      	ldr	r0, [pc, #88]	; (8002200 <ifBottonOnInvert+0xb8>)
 80021a8:	f002 fa7a 	bl	80046a0 <HAL_GPIO_WritePin>
 80021ac:	2201      	movs	r2, #1
 80021ae:	2120      	movs	r1, #32
 80021b0:	4813      	ldr	r0, [pc, #76]	; (8002200 <ifBottonOnInvert+0xb8>)
 80021b2:	f002 fa75 	bl	80046a0 <HAL_GPIO_WritePin>
 80021b6:	2201      	movs	r2, #1
 80021b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021bc:	4810      	ldr	r0, [pc, #64]	; (8002200 <ifBottonOnInvert+0xb8>)
 80021be:	f002 fa6f 	bl	80046a0 <HAL_GPIO_WritePin>
 80021c2:	2201      	movs	r2, #1
 80021c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021c8:	480d      	ldr	r0, [pc, #52]	; (8002200 <ifBottonOnInvert+0xb8>)
 80021ca:	f002 fa69 	bl	80046a0 <HAL_GPIO_WritePin>
	  }
	  else
	  {
		  off_all_invert_half();
	  }
	  flag_beg=n+1;
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	3301      	adds	r3, #1
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <ifBottonOnInvert+0xbc>)
 80021d6:	701a      	strb	r2, [r3, #0]
	  p_work.timer_game=p_work.period;
 80021d8:	4b07      	ldr	r3, [pc, #28]	; (80021f8 <ifBottonOnInvert+0xb0>)
 80021da:	785b      	ldrb	r3, [r3, #1]
 80021dc:	f003 030f 	and.w	r3, r3, #15
 80021e0:	b2d9      	uxtb	r1, r3
 80021e2:	4a05      	ldr	r2, [pc, #20]	; (80021f8 <ifBottonOnInvert+0xb0>)
 80021e4:	7913      	ldrb	r3, [r2, #4]
 80021e6:	f361 0303 	bfi	r3, r1, #0, #4
 80021ea:	7113      	strb	r3, [r2, #4]
	  Zumer();
 80021ec:	f7fe fd56 	bl	8000c9c <Zumer>
}
 80021f0:	bf00      	nop
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20000224 	.word	0x20000224
 80021fc:	40020000 	.word	0x40020000
 8002200:	40020400 	.word	0x40020400
 8002204:	20000175 	.word	0x20000175

08002208 <chekBottonInvert>:

void chekBottonInvert (uint8_t bot)   /// �������� ������ �� ������
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	4603      	mov	r3, r0
 8002210:	71fb      	strb	r3, [r7, #7]
	if(chekInputBotton(GPIOA,bot))
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	b29b      	uxth	r3, r3
 8002216:	4619      	mov	r1, r3
 8002218:	4806      	ldr	r0, [pc, #24]	; (8002234 <chekBottonInvert+0x2c>)
 800221a:	f000 fee1 	bl	8002fe0 <chekInputBotton>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <chekBottonInvert+0x24>
		ifBottonOnInvert(bot);
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff8e 	bl	8002148 <ifBottonOnInvert>
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40020000 	.word	0x40020000

08002238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800223c:	f001 f822 	bl	8003284 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002240:	f000 fa04 	bl	800264c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002244:	f000 fb12 	bl	800286c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002248:	f000 fabe 	bl	80027c8 <MX_I2C1_Init>
  MX_ADC1_Init();
 800224c:	f000 fa68 	bl	8002720 <MX_ADC1_Init>
  MX_TIM10_Init();
 8002250:	f000 fae8 	bl	8002824 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8002254:	f7ff fd6a 	bl	8001d2c <lcd_init>
  //HAL_TIM_Base_Start(&htim10);
  HAL_TIM_Base_Start_IT(&htim10);
 8002258:	4890      	ldr	r0, [pc, #576]	; (800249c <main+0x264>)
 800225a:	f003 fc49 	bl	8005af0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  off_all();
 800225e:	2200      	movs	r2, #0
 8002260:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002264:	488e      	ldr	r0, [pc, #568]	; (80024a0 <main+0x268>)
 8002266:	f002 fa1b 	bl	80046a0 <HAL_GPIO_WritePin>
 800226a:	2200      	movs	r2, #0
 800226c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002270:	488b      	ldr	r0, [pc, #556]	; (80024a0 <main+0x268>)
 8002272:	f002 fa15 	bl	80046a0 <HAL_GPIO_WritePin>
 8002276:	2200      	movs	r2, #0
 8002278:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800227c:	4888      	ldr	r0, [pc, #544]	; (80024a0 <main+0x268>)
 800227e:	f002 fa0f 	bl	80046a0 <HAL_GPIO_WritePin>
 8002282:	2200      	movs	r2, #0
 8002284:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002288:	4885      	ldr	r0, [pc, #532]	; (80024a0 <main+0x268>)
 800228a:	f002 fa09 	bl	80046a0 <HAL_GPIO_WritePin>
 800228e:	2200      	movs	r2, #0
 8002290:	2104      	movs	r1, #4
 8002292:	4884      	ldr	r0, [pc, #528]	; (80024a4 <main+0x26c>)
 8002294:	f002 fa04 	bl	80046a0 <HAL_GPIO_WritePin>
 8002298:	2200      	movs	r2, #0
 800229a:	2108      	movs	r1, #8
 800229c:	4881      	ldr	r0, [pc, #516]	; (80024a4 <main+0x26c>)
 800229e:	f002 f9ff 	bl	80046a0 <HAL_GPIO_WritePin>
 80022a2:	2200      	movs	r2, #0
 80022a4:	2110      	movs	r1, #16
 80022a6:	487f      	ldr	r0, [pc, #508]	; (80024a4 <main+0x26c>)
 80022a8:	f002 f9fa 	bl	80046a0 <HAL_GPIO_WritePin>
 80022ac:	2200      	movs	r2, #0
 80022ae:	2120      	movs	r1, #32
 80022b0:	487c      	ldr	r0, [pc, #496]	; (80024a4 <main+0x26c>)
 80022b2:	f002 f9f5 	bl	80046a0 <HAL_GPIO_WritePin>
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022bc:	4879      	ldr	r0, [pc, #484]	; (80024a4 <main+0x26c>)
 80022be:	f002 f9ef 	bl	80046a0 <HAL_GPIO_WritePin>
 80022c2:	2200      	movs	r2, #0
 80022c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022c8:	4876      	ldr	r0, [pc, #472]	; (80024a4 <main+0x26c>)
 80022ca:	f002 f9e9 	bl	80046a0 <HAL_GPIO_WritePin>
  if(read_adcn()<5) Setbotton();
 80022ce:	f000 fb7b 	bl	80029c8 <read_adcn>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b04      	cmp	r3, #4
 80022d6:	d801      	bhi.n	80022dc <main+0xa4>
 80022d8:	f7fe f970 	bl	80005bc <Setbotton>
   HAL_Delay(1000);
 80022dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022e0:	f001 f842 	bl	8003368 <HAL_Delay>
  SystemMem();
 80022e4:	f000 fb9a 	bl	8002a1c <SystemMem>
  indication();
 80022e8:	f7fe fa64 	bl	80007b4 <indication>
  start_play=3;
 80022ec:	4b6e      	ldr	r3, [pc, #440]	; (80024a8 <main+0x270>)
 80022ee:	2203      	movs	r2, #3
 80022f0:	701a      	strb	r2, [r3, #0]
while (1)
{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 lcd_goto(14,1);
 80022f2:	2101      	movs	r1, #1
 80022f4:	200e      	movs	r0, #14
 80022f6:	f7ff fc39 	bl	8001b6c <lcd_goto>
	 lcd_number(p_work.bal);
 80022fa:	4b6c      	ldr	r3, [pc, #432]	; (80024ac <main+0x274>)
 80022fc:	789b      	ldrb	r3, [r3, #2]
 80022fe:	4618      	mov	r0, r3
 8002300:	f7ff fc86 	bl	8001c10 <lcd_number>
	if(!(GPIOB->IDR&(GPIO_IDR_ID10)) &&(debonse(20,GPIOB,10)))  // стоп/ старт
 8002304:	4b67      	ldr	r3, [pc, #412]	; (80024a4 <main+0x26c>)
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800230c:	2b00      	cmp	r3, #0
 800230e:	d16c      	bne.n	80023ea <main+0x1b2>
 8002310:	220a      	movs	r2, #10
 8002312:	4964      	ldr	r1, [pc, #400]	; (80024a4 <main+0x26c>)
 8002314:	2014      	movs	r0, #20
 8002316:	f000 fe7b 	bl	8003010 <debonse>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d064      	beq.n	80023ea <main+0x1b2>
	{
		ledon=0;
 8002320:	4b63      	ldr	r3, [pc, #396]	; (80024b0 <main+0x278>)
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
		lcd_clear();
 8002326:	f7ff fdc3 	bl	8001eb0 <lcd_clear>
		start_play=3;
 800232a:	4b5f      	ldr	r3, [pc, #380]	; (80024a8 <main+0x270>)
 800232c:	2203      	movs	r2, #3
 800232e:	701a      	strb	r2, [r3, #0]
		p_work.bal=0;
 8002330:	4b5e      	ldr	r3, [pc, #376]	; (80024ac <main+0x274>)
 8002332:	2200      	movs	r2, #0
 8002334:	709a      	strb	r2, [r3, #2]
		off_all();
 8002336:	2200      	movs	r2, #0
 8002338:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800233c:	4858      	ldr	r0, [pc, #352]	; (80024a0 <main+0x268>)
 800233e:	f002 f9af 	bl	80046a0 <HAL_GPIO_WritePin>
 8002342:	2200      	movs	r2, #0
 8002344:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002348:	4855      	ldr	r0, [pc, #340]	; (80024a0 <main+0x268>)
 800234a:	f002 f9a9 	bl	80046a0 <HAL_GPIO_WritePin>
 800234e:	2200      	movs	r2, #0
 8002350:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002354:	4852      	ldr	r0, [pc, #328]	; (80024a0 <main+0x268>)
 8002356:	f002 f9a3 	bl	80046a0 <HAL_GPIO_WritePin>
 800235a:	2200      	movs	r2, #0
 800235c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002360:	484f      	ldr	r0, [pc, #316]	; (80024a0 <main+0x268>)
 8002362:	f002 f99d 	bl	80046a0 <HAL_GPIO_WritePin>
 8002366:	2200      	movs	r2, #0
 8002368:	2104      	movs	r1, #4
 800236a:	484e      	ldr	r0, [pc, #312]	; (80024a4 <main+0x26c>)
 800236c:	f002 f998 	bl	80046a0 <HAL_GPIO_WritePin>
 8002370:	2200      	movs	r2, #0
 8002372:	2108      	movs	r1, #8
 8002374:	484b      	ldr	r0, [pc, #300]	; (80024a4 <main+0x26c>)
 8002376:	f002 f993 	bl	80046a0 <HAL_GPIO_WritePin>
 800237a:	2200      	movs	r2, #0
 800237c:	2110      	movs	r1, #16
 800237e:	4849      	ldr	r0, [pc, #292]	; (80024a4 <main+0x26c>)
 8002380:	f002 f98e 	bl	80046a0 <HAL_GPIO_WritePin>
 8002384:	2200      	movs	r2, #0
 8002386:	2120      	movs	r1, #32
 8002388:	4846      	ldr	r0, [pc, #280]	; (80024a4 <main+0x26c>)
 800238a:	f002 f989 	bl	80046a0 <HAL_GPIO_WritePin>
 800238e:	2200      	movs	r2, #0
 8002390:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002394:	4843      	ldr	r0, [pc, #268]	; (80024a4 <main+0x26c>)
 8002396:	f002 f983 	bl	80046a0 <HAL_GPIO_WritePin>
 800239a:	2200      	movs	r2, #0
 800239c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023a0:	4840      	ldr	r0, [pc, #256]	; (80024a4 <main+0x26c>)
 80023a2:	f002 f97d 	bl	80046a0 <HAL_GPIO_WritePin>
		while(!(GPIOB->IDR&(GPIO_IDR_ID10)));
 80023a6:	bf00      	nop
 80023a8:	4b3e      	ldr	r3, [pc, #248]	; (80024a4 <main+0x26c>)
 80023aa:	691b      	ldr	r3, [r3, #16]
 80023ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d0f9      	beq.n	80023a8 <main+0x170>
		while((GPIOB->IDR&(GPIO_IDR_ID10))&& (debonse(20,GPIOB,10)) )
 80023b4:	bf00      	nop
 80023b6:	4b3b      	ldr	r3, [pc, #236]	; (80024a4 <main+0x26c>)
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d007      	beq.n	80023d2 <main+0x19a>
 80023c2:	220a      	movs	r2, #10
 80023c4:	4937      	ldr	r1, [pc, #220]	; (80024a4 <main+0x26c>)
 80023c6:	2014      	movs	r0, #20
 80023c8:	f000 fe22 	bl	8003010 <debonse>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d1f1      	bne.n	80023b6 <main+0x17e>
		{}
		while(!(GPIOB->IDR&(GPIO_IDR_ID10)));
 80023d2:	bf00      	nop
 80023d4:	4b33      	ldr	r3, [pc, #204]	; (80024a4 <main+0x26c>)
 80023d6:	691b      	ldr	r3, [r3, #16]
 80023d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d0f9      	beq.n	80023d4 <main+0x19c>
		ledon=1;
 80023e0:	4b33      	ldr	r3, [pc, #204]	; (80024b0 <main+0x278>)
 80023e2:	2201      	movs	r2, #1
 80023e4:	701a      	strb	r2, [r3, #0]
		indication();
 80023e6:	f7fe f9e5 	bl	80007b4 <indication>
	}

	if(flag_zumer==1)  // ��������� ������
 80023ea:	4b32      	ldr	r3, [pc, #200]	; (80024b4 <main+0x27c>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d10d      	bne.n	800240e <main+0x1d6>
	{
		p_work.bal==p_work.number_cycles ? ZumerOk():ZumerError();
 80023f2:	4b2e      	ldr	r3, [pc, #184]	; (80024ac <main+0x274>)
 80023f4:	789a      	ldrb	r2, [r3, #2]
 80023f6:	4b2d      	ldr	r3, [pc, #180]	; (80024ac <main+0x274>)
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d102      	bne.n	8002404 <main+0x1cc>
 80023fe:	f7fe fc0f 	bl	8000c20 <ZumerOk>
 8002402:	e001      	b.n	8002408 <main+0x1d0>
 8002404:	f7fe fc34 	bl	8000c70 <ZumerError>
		flag_zumer=0;
 8002408:	4b2a      	ldr	r3, [pc, #168]	; (80024b4 <main+0x27c>)
 800240a:	2200      	movs	r2, #0
 800240c:	701a      	strb	r2, [r3, #0]
	}
	if(p_work.mode==game_invers || p_work.mode==game_beg)
 800240e:	4b27      	ldr	r3, [pc, #156]	; (80024ac <main+0x274>)
 8002410:	78db      	ldrb	r3, [r3, #3]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d003      	beq.n	800241e <main+0x1e6>
 8002416:	4b25      	ldr	r3, [pc, #148]	; (80024ac <main+0x274>)
 8002418:	78db      	ldrb	r3, [r3, #3]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d104      	bne.n	8002428 <main+0x1f0>
	{
		proverka(flag_beg);//���� ������ �������� �� ��������  flag_beg � ���� ���� ����� ������
 800241e:	4b26      	ldr	r3, [pc, #152]	; (80024b8 <main+0x280>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f7fe fc5c 	bl	8000ce0 <proverka>
	}

	if((out(p_work.duble_one_flag,p_work.duble_two_flag))==2 && p_work.mode==game_duble)
 8002428:	4b20      	ldr	r3, [pc, #128]	; (80024ac <main+0x274>)
 800242a:	795b      	ldrb	r3, [r3, #5]
 800242c:	4a1f      	ldr	r2, [pc, #124]	; (80024ac <main+0x274>)
 800242e:	7992      	ldrb	r2, [r2, #6]
 8002430:	4611      	mov	r1, r2
 8002432:	4618      	mov	r0, r3
 8002434:	f7fe ff38 	bl	80012a8 <out>
 8002438:	4603      	mov	r3, r0
 800243a:	2b02      	cmp	r3, #2
 800243c:	d106      	bne.n	800244c <main+0x214>
 800243e:	4b1b      	ldr	r3, [pc, #108]	; (80024ac <main+0x274>)
 8002440:	78db      	ldrb	r3, [r3, #3]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d102      	bne.n	800244c <main+0x214>
	{
		flag_beg=0;
 8002446:	4b1c      	ldr	r3, [pc, #112]	; (80024b8 <main+0x280>)
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
	}


	 if(bt_ok()) SetParametrPlay();
 800244c:	f000 fabc 	bl	80029c8 <read_adcn>
 8002450:	4603      	mov	r3, r0
 8002452:	2b04      	cmp	r3, #4
 8002454:	d801      	bhi.n	800245a <main+0x222>
 8002456:	f7fe fa61 	bl	800091c <SetParametrPlay>


   if(!(in_one()) && start_play==0 )
 800245a:	2101      	movs	r1, #1
 800245c:	4810      	ldr	r0, [pc, #64]	; (80024a0 <main+0x268>)
 800245e:	f002 f907 	bl	8004670 <HAL_GPIO_ReadPin>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	f040 8084 	bne.w	8002572 <main+0x33a>
 800246a:	4b0f      	ldr	r3, [pc, #60]	; (80024a8 <main+0x270>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d17f      	bne.n	8002572 <main+0x33a>
	{
	      p_work.mode==game_duble?randomNumberDuble():RandomNumber();// формируем ряд случайных чисел
 8002472:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <main+0x274>)
 8002474:	78db      	ldrb	r3, [r3, #3]
 8002476:	2b02      	cmp	r3, #2
 8002478:	d102      	bne.n	8002480 <main+0x248>
 800247a:	f7fe fe8f 	bl	800119c <randomNumberDuble>
 800247e:	e001      	b.n	8002484 <main+0x24c>
 8002480:	f7fe fa10 	bl	80008a4 <RandomNumber>

	      if(p_work.mode==game_invers || p_work.mode==game_beg)
 8002484:	4b09      	ldr	r3, [pc, #36]	; (80024ac <main+0x274>)
 8002486:	78db      	ldrb	r3, [r3, #3]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d003      	beq.n	8002494 <main+0x25c>
 800248c:	4b07      	ldr	r3, [pc, #28]	; (80024ac <main+0x274>)
 800248e:	78db      	ldrb	r3, [r3, #3]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d113      	bne.n	80024bc <main+0x284>
	    	  	RandomNumber();
 8002494:	f7fe fa06 	bl	80008a4 <RandomNumber>
 8002498:	e016      	b.n	80024c8 <main+0x290>
 800249a:	bf00      	nop
 800249c:	2000012c 	.word	0x2000012c
 80024a0:	40020000 	.word	0x40020000
 80024a4:	40020400 	.word	0x40020400
 80024a8:	200001ae 	.word	0x200001ae
 80024ac:	20000224 	.word	0x20000224
 80024b0:	20000001 	.word	0x20000001
 80024b4:	200001b0 	.word	0x200001b0
 80024b8:	20000175 	.word	0x20000175
	      else if(p_work.mode==game_duble)
 80024bc:	4b5a      	ldr	r3, [pc, #360]	; (8002628 <main+0x3f0>)
 80024be:	78db      	ldrb	r3, [r3, #3]
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d101      	bne.n	80024c8 <main+0x290>
				randomNumberDuble();
 80024c4:	f7fe fe6a 	bl	800119c <randomNumberDuble>
	      else
	      {

	      }
	   	  counter_number=1;
 80024c8:	4b58      	ldr	r3, [pc, #352]	; (800262c <main+0x3f4>)
 80024ca:	2201      	movs	r2, #1
 80024cc:	701a      	strb	r2, [r3, #0]
	      p_work.timer_game=0;
 80024ce:	4a56      	ldr	r2, [pc, #344]	; (8002628 <main+0x3f0>)
 80024d0:	7913      	ldrb	r3, [r2, #4]
 80024d2:	f36f 0303 	bfc	r3, #0, #4
 80024d6:	7113      	strb	r3, [r2, #4]
	      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80024d8:	2200      	movs	r2, #0
 80024da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024de:	4854      	ldr	r0, [pc, #336]	; (8002630 <main+0x3f8>)
 80024e0:	f002 f8de 	bl	80046a0 <HAL_GPIO_WritePin>
	      while(!(in_one()));
 80024e4:	bf00      	nop
 80024e6:	2101      	movs	r1, #1
 80024e8:	4851      	ldr	r0, [pc, #324]	; (8002630 <main+0x3f8>)
 80024ea:	f002 f8c1 	bl	8004670 <HAL_GPIO_ReadPin>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d0f8      	beq.n	80024e6 <main+0x2ae>
	      start_play=1;
 80024f4:	4b4f      	ldr	r3, [pc, #316]	; (8002634 <main+0x3fc>)
 80024f6:	2201      	movs	r2, #1
 80024f8:	701a      	strb	r2, [r3, #0]
	      if(p_work.mode==game_invers)
 80024fa:	4b4b      	ldr	r3, [pc, #300]	; (8002628 <main+0x3f0>)
 80024fc:	78db      	ldrb	r3, [r3, #3]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d137      	bne.n	8002572 <main+0x33a>
	      {
	    	  //off_all_invert();
	    	  if (COUNT_LED ==10)
	    	  {
	    		  off_all_invert();
 8002502:	2201      	movs	r2, #1
 8002504:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002508:	4849      	ldr	r0, [pc, #292]	; (8002630 <main+0x3f8>)
 800250a:	f002 f8c9 	bl	80046a0 <HAL_GPIO_WritePin>
 800250e:	2201      	movs	r2, #1
 8002510:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002514:	4846      	ldr	r0, [pc, #280]	; (8002630 <main+0x3f8>)
 8002516:	f002 f8c3 	bl	80046a0 <HAL_GPIO_WritePin>
 800251a:	2201      	movs	r2, #1
 800251c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002520:	4843      	ldr	r0, [pc, #268]	; (8002630 <main+0x3f8>)
 8002522:	f002 f8bd 	bl	80046a0 <HAL_GPIO_WritePin>
 8002526:	2201      	movs	r2, #1
 8002528:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800252c:	4840      	ldr	r0, [pc, #256]	; (8002630 <main+0x3f8>)
 800252e:	f002 f8b7 	bl	80046a0 <HAL_GPIO_WritePin>
 8002532:	2201      	movs	r2, #1
 8002534:	2104      	movs	r1, #4
 8002536:	4840      	ldr	r0, [pc, #256]	; (8002638 <main+0x400>)
 8002538:	f002 f8b2 	bl	80046a0 <HAL_GPIO_WritePin>
 800253c:	2201      	movs	r2, #1
 800253e:	2108      	movs	r1, #8
 8002540:	483d      	ldr	r0, [pc, #244]	; (8002638 <main+0x400>)
 8002542:	f002 f8ad 	bl	80046a0 <HAL_GPIO_WritePin>
 8002546:	2201      	movs	r2, #1
 8002548:	2110      	movs	r1, #16
 800254a:	483b      	ldr	r0, [pc, #236]	; (8002638 <main+0x400>)
 800254c:	f002 f8a8 	bl	80046a0 <HAL_GPIO_WritePin>
 8002550:	2201      	movs	r2, #1
 8002552:	2120      	movs	r1, #32
 8002554:	4838      	ldr	r0, [pc, #224]	; (8002638 <main+0x400>)
 8002556:	f002 f8a3 	bl	80046a0 <HAL_GPIO_WritePin>
 800255a:	2201      	movs	r2, #1
 800255c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002560:	4835      	ldr	r0, [pc, #212]	; (8002638 <main+0x400>)
 8002562:	f002 f89d 	bl	80046a0 <HAL_GPIO_WritePin>
 8002566:	2201      	movs	r2, #1
 8002568:	f44f 7100 	mov.w	r1, #512	; 0x200
 800256c:	4832      	ldr	r0, [pc, #200]	; (8002638 <main+0x400>)
 800256e:	f002 f897 	bl	80046a0 <HAL_GPIO_WritePin>
	    		  off_all_invert_half();
	    	  }
	      }
	  }

   if(time_random>50) {time_random=0;} else {time_random++;}       // ��������� Srand
 8002572:	4b32      	ldr	r3, [pc, #200]	; (800263c <main+0x404>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b32      	cmp	r3, #50	; 0x32
 8002578:	d903      	bls.n	8002582 <main+0x34a>
 800257a:	4b30      	ldr	r3, [pc, #192]	; (800263c <main+0x404>)
 800257c:	2200      	movs	r2, #0
 800257e:	701a      	strb	r2, [r3, #0]
 8002580:	e005      	b.n	800258e <main+0x356>
 8002582:	4b2e      	ldr	r3, [pc, #184]	; (800263c <main+0x404>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	3301      	adds	r3, #1
 8002588:	b2da      	uxtb	r2, r3
 800258a:	4b2c      	ldr	r3, [pc, #176]	; (800263c <main+0x404>)
 800258c:	701a      	strb	r2, [r3, #0]

          if(bt_reset())
 800258e:	f000 fa1b 	bl	80029c8 <read_adcn>
 8002592:	4603      	mov	r3, r0
 8002594:	461a      	mov	r2, r3
 8002596:	4b2a      	ldr	r3, [pc, #168]	; (8002640 <main+0x408>)
 8002598:	88db      	ldrh	r3, [r3, #6]
 800259a:	3b0a      	subs	r3, #10
 800259c:	429a      	cmp	r2, r3
 800259e:	db3e      	blt.n	800261e <main+0x3e6>
 80025a0:	f000 fa12 	bl	80029c8 <read_adcn>
 80025a4:	4603      	mov	r3, r0
 80025a6:	461a      	mov	r2, r3
 80025a8:	4b25      	ldr	r3, [pc, #148]	; (8002640 <main+0x408>)
 80025aa:	88db      	ldrh	r3, [r3, #6]
 80025ac:	330a      	adds	r3, #10
 80025ae:	429a      	cmp	r2, r3
 80025b0:	dc35      	bgt.n	800261e <main+0x3e6>
            {
                 count_timer=0;
 80025b2:	4b24      	ldr	r3, [pc, #144]	; (8002644 <main+0x40c>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	801a      	strh	r2, [r3, #0]
    	         while(bt_reset())
 80025b8:	e003      	b.n	80025c2 <main+0x38a>
    	         {
    	        	 if(count_timer>20) break;
 80025ba:	4b22      	ldr	r3, [pc, #136]	; (8002644 <main+0x40c>)
 80025bc:	881b      	ldrh	r3, [r3, #0]
 80025be:	2b14      	cmp	r3, #20
 80025c0:	d812      	bhi.n	80025e8 <main+0x3b0>
    	         while(bt_reset())
 80025c2:	f000 fa01 	bl	80029c8 <read_adcn>
 80025c6:	4603      	mov	r3, r0
 80025c8:	461a      	mov	r2, r3
 80025ca:	4b1d      	ldr	r3, [pc, #116]	; (8002640 <main+0x408>)
 80025cc:	88db      	ldrh	r3, [r3, #6]
 80025ce:	3b0a      	subs	r3, #10
 80025d0:	429a      	cmp	r2, r3
 80025d2:	db0a      	blt.n	80025ea <main+0x3b2>
 80025d4:	f000 f9f8 	bl	80029c8 <read_adcn>
 80025d8:	4603      	mov	r3, r0
 80025da:	461a      	mov	r2, r3
 80025dc:	4b18      	ldr	r3, [pc, #96]	; (8002640 <main+0x408>)
 80025de:	88db      	ldrh	r3, [r3, #6]
 80025e0:	330a      	adds	r3, #10
 80025e2:	429a      	cmp	r2, r3
 80025e4:	dde9      	ble.n	80025ba <main+0x382>
 80025e6:	e000      	b.n	80025ea <main+0x3b2>
    	        	 if(count_timer>20) break;
 80025e8:	bf00      	nop
    	         }
    	         if(count_timer>10)
 80025ea:	4b16      	ldr	r3, [pc, #88]	; (8002644 <main+0x40c>)
 80025ec:	881b      	ldrh	r3, [r3, #0]
 80025ee:	2b0a      	cmp	r3, #10
 80025f0:	d902      	bls.n	80025f8 <main+0x3c0>
                 {
            	   	 SetMode();
 80025f2:	f7fe fa6d 	bl	8000ad0 <SetMode>
 80025f6:	e012      	b.n	800261e <main+0x3e6>
                 }
            else
            {
            	p_work.bal=0;
 80025f8:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <main+0x3f0>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	709a      	strb	r2, [r3, #2]
            	lcd_goto(15,1);
 80025fe:	2101      	movs	r1, #1
 8002600:	200f      	movs	r0, #15
 8002602:	f7ff fab3 	bl	8001b6c <lcd_goto>
                lcd_string(" ");
 8002606:	4810      	ldr	r0, [pc, #64]	; (8002648 <main+0x410>)
 8002608:	f7ff fae6 	bl	8001bd8 <lcd_string>
                on_one();
 800260c:	2201      	movs	r2, #1
 800260e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002612:	4807      	ldr	r0, [pc, #28]	; (8002630 <main+0x3f8>)
 8002614:	f002 f844 	bl	80046a0 <HAL_GPIO_WritePin>
                start_play=0;
 8002618:	4b06      	ldr	r3, [pc, #24]	; (8002634 <main+0x3fc>)
 800261a:	2200      	movs	r2, #0
 800261c:	701a      	strb	r2, [r3, #0]
            }

            }

  HAL_Delay(100);
 800261e:	2064      	movs	r0, #100	; 0x64
 8002620:	f000 fea2 	bl	8003368 <HAL_Delay>
	 lcd_goto(14,1);
 8002624:	e665      	b.n	80022f2 <main+0xba>
 8002626:	bf00      	nop
 8002628:	20000224 	.word	0x20000224
 800262c:	200001af 	.word	0x200001af
 8002630:	40020000 	.word	0x40020000
 8002634:	200001ae 	.word	0x200001ae
 8002638:	40020400 	.word	0x40020400
 800263c:	20000178 	.word	0x20000178
 8002640:	2000021c 	.word	0x2000021c
 8002644:	20000176 	.word	0x20000176
 8002648:	08007138 	.word	0x08007138

0800264c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b094      	sub	sp, #80	; 0x50
 8002650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002652:	f107 0320 	add.w	r3, r7, #32
 8002656:	2230      	movs	r2, #48	; 0x30
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f003 fca2 	bl	8005fa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002660:	f107 030c 	add.w	r3, r7, #12
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002670:	2300      	movs	r3, #0
 8002672:	60bb      	str	r3, [r7, #8]
 8002674:	4b28      	ldr	r3, [pc, #160]	; (8002718 <SystemClock_Config+0xcc>)
 8002676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002678:	4a27      	ldr	r2, [pc, #156]	; (8002718 <SystemClock_Config+0xcc>)
 800267a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800267e:	6413      	str	r3, [r2, #64]	; 0x40
 8002680:	4b25      	ldr	r3, [pc, #148]	; (8002718 <SystemClock_Config+0xcc>)
 8002682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002684:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800268c:	2300      	movs	r3, #0
 800268e:	607b      	str	r3, [r7, #4]
 8002690:	4b22      	ldr	r3, [pc, #136]	; (800271c <SystemClock_Config+0xd0>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002698:	4a20      	ldr	r2, [pc, #128]	; (800271c <SystemClock_Config+0xd0>)
 800269a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800269e:	6013      	str	r3, [r2, #0]
 80026a0:	4b1e      	ldr	r3, [pc, #120]	; (800271c <SystemClock_Config+0xd0>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80026a8:	607b      	str	r3, [r7, #4]
 80026aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026ac:	2301      	movs	r3, #1
 80026ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026b6:	2302      	movs	r3, #2
 80026b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80026be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80026c0:	2319      	movs	r3, #25
 80026c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80026c4:	23a8      	movs	r3, #168	; 0xa8
 80026c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026c8:	2302      	movs	r3, #2
 80026ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80026cc:	2304      	movs	r3, #4
 80026ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026d0:	f107 0320 	add.w	r3, r7, #32
 80026d4:	4618      	mov	r0, r3
 80026d6:	f002 fd77 	bl	80051c8 <HAL_RCC_OscConfig>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80026e0:	f000 f96c 	bl	80029bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026e4:	230f      	movs	r3, #15
 80026e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026e8:	2302      	movs	r3, #2
 80026ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80026f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80026f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026f6:	2300      	movs	r3, #0
 80026f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026fa:	f107 030c 	add.w	r3, r7, #12
 80026fe:	2102      	movs	r1, #2
 8002700:	4618      	mov	r0, r3
 8002702:	f002 ffd9 	bl	80056b8 <HAL_RCC_ClockConfig>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800270c:	f000 f956 	bl	80029bc <Error_Handler>
  }
}
 8002710:	bf00      	nop
 8002712:	3750      	adds	r7, #80	; 0x50
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40023800 	.word	0x40023800
 800271c:	40007000 	.word	0x40007000

08002720 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002726:	463b      	mov	r3, r7
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002732:	4b22      	ldr	r3, [pc, #136]	; (80027bc <MX_ADC1_Init+0x9c>)
 8002734:	4a22      	ldr	r2, [pc, #136]	; (80027c0 <MX_ADC1_Init+0xa0>)
 8002736:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002738:	4b20      	ldr	r3, [pc, #128]	; (80027bc <MX_ADC1_Init+0x9c>)
 800273a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800273e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8002740:	4b1e      	ldr	r3, [pc, #120]	; (80027bc <MX_ADC1_Init+0x9c>)
 8002742:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002746:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002748:	4b1c      	ldr	r3, [pc, #112]	; (80027bc <MX_ADC1_Init+0x9c>)
 800274a:	2200      	movs	r2, #0
 800274c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800274e:	4b1b      	ldr	r3, [pc, #108]	; (80027bc <MX_ADC1_Init+0x9c>)
 8002750:	2200      	movs	r2, #0
 8002752:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002754:	4b19      	ldr	r3, [pc, #100]	; (80027bc <MX_ADC1_Init+0x9c>)
 8002756:	2200      	movs	r2, #0
 8002758:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800275c:	4b17      	ldr	r3, [pc, #92]	; (80027bc <MX_ADC1_Init+0x9c>)
 800275e:	2200      	movs	r2, #0
 8002760:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002762:	4b16      	ldr	r3, [pc, #88]	; (80027bc <MX_ADC1_Init+0x9c>)
 8002764:	4a17      	ldr	r2, [pc, #92]	; (80027c4 <MX_ADC1_Init+0xa4>)
 8002766:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002768:	4b14      	ldr	r3, [pc, #80]	; (80027bc <MX_ADC1_Init+0x9c>)
 800276a:	2200      	movs	r2, #0
 800276c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800276e:	4b13      	ldr	r3, [pc, #76]	; (80027bc <MX_ADC1_Init+0x9c>)
 8002770:	2201      	movs	r2, #1
 8002772:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002774:	4b11      	ldr	r3, [pc, #68]	; (80027bc <MX_ADC1_Init+0x9c>)
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800277c:	4b0f      	ldr	r3, [pc, #60]	; (80027bc <MX_ADC1_Init+0x9c>)
 800277e:	2201      	movs	r2, #1
 8002780:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002782:	480e      	ldr	r0, [pc, #56]	; (80027bc <MX_ADC1_Init+0x9c>)
 8002784:	f000 fe14 	bl	80033b0 <HAL_ADC_Init>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800278e:	f000 f915 	bl	80029bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002792:	2308      	movs	r3, #8
 8002794:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002796:	2301      	movs	r3, #1
 8002798:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800279e:	463b      	mov	r3, r7
 80027a0:	4619      	mov	r1, r3
 80027a2:	4806      	ldr	r0, [pc, #24]	; (80027bc <MX_ADC1_Init+0x9c>)
 80027a4:	f000 ffc8 	bl	8003738 <HAL_ADC_ConfigChannel>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80027ae:	f000 f905 	bl	80029bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80027b2:	bf00      	nop
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	20000090 	.word	0x20000090
 80027c0:	40012000 	.word	0x40012000
 80027c4:	0f000001 	.word	0x0f000001

080027c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027cc:	4b12      	ldr	r3, [pc, #72]	; (8002818 <MX_I2C1_Init+0x50>)
 80027ce:	4a13      	ldr	r2, [pc, #76]	; (800281c <MX_I2C1_Init+0x54>)
 80027d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80027d2:	4b11      	ldr	r3, [pc, #68]	; (8002818 <MX_I2C1_Init+0x50>)
 80027d4:	4a12      	ldr	r2, [pc, #72]	; (8002820 <MX_I2C1_Init+0x58>)
 80027d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027d8:	4b0f      	ldr	r3, [pc, #60]	; (8002818 <MX_I2C1_Init+0x50>)
 80027da:	2200      	movs	r2, #0
 80027dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80027de:	4b0e      	ldr	r3, [pc, #56]	; (8002818 <MX_I2C1_Init+0x50>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027e4:	4b0c      	ldr	r3, [pc, #48]	; (8002818 <MX_I2C1_Init+0x50>)
 80027e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027ec:	4b0a      	ldr	r3, [pc, #40]	; (8002818 <MX_I2C1_Init+0x50>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80027f2:	4b09      	ldr	r3, [pc, #36]	; (8002818 <MX_I2C1_Init+0x50>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027f8:	4b07      	ldr	r3, [pc, #28]	; (8002818 <MX_I2C1_Init+0x50>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027fe:	4b06      	ldr	r3, [pc, #24]	; (8002818 <MX_I2C1_Init+0x50>)
 8002800:	2200      	movs	r2, #0
 8002802:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002804:	4804      	ldr	r0, [pc, #16]	; (8002818 <MX_I2C1_Init+0x50>)
 8002806:	f001 ff65 	bl	80046d4 <HAL_I2C_Init>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d001      	beq.n	8002814 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002810:	f000 f8d4 	bl	80029bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002814:	bf00      	nop
 8002816:	bd80      	pop	{r7, pc}
 8002818:	200000d8 	.word	0x200000d8
 800281c:	40005400 	.word	0x40005400
 8002820:	000186a0 	.word	0x000186a0

08002824 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002828:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <MX_TIM10_Init+0x40>)
 800282a:	4a0f      	ldr	r2, [pc, #60]	; (8002868 <MX_TIM10_Init+0x44>)
 800282c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 41999;
 800282e:	4b0d      	ldr	r3, [pc, #52]	; (8002864 <MX_TIM10_Init+0x40>)
 8002830:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002834:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002836:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <MX_TIM10_Init+0x40>)
 8002838:	2200      	movs	r2, #0
 800283a:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 199;
 800283c:	4b09      	ldr	r3, [pc, #36]	; (8002864 <MX_TIM10_Init+0x40>)
 800283e:	22c7      	movs	r2, #199	; 0xc7
 8002840:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002842:	4b08      	ldr	r3, [pc, #32]	; (8002864 <MX_TIM10_Init+0x40>)
 8002844:	2200      	movs	r2, #0
 8002846:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002848:	4b06      	ldr	r3, [pc, #24]	; (8002864 <MX_TIM10_Init+0x40>)
 800284a:	2200      	movs	r2, #0
 800284c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800284e:	4805      	ldr	r0, [pc, #20]	; (8002864 <MX_TIM10_Init+0x40>)
 8002850:	f003 f8fe 	bl	8005a50 <HAL_TIM_Base_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800285a:	f000 f8af 	bl	80029bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	2000012c 	.word	0x2000012c
 8002868:	40014400 	.word	0x40014400

0800286c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b08a      	sub	sp, #40	; 0x28
 8002870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002872:	f107 0314 	add.w	r3, r7, #20
 8002876:	2200      	movs	r2, #0
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	605a      	str	r2, [r3, #4]
 800287c:	609a      	str	r2, [r3, #8]
 800287e:	60da      	str	r2, [r3, #12]
 8002880:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	4b49      	ldr	r3, [pc, #292]	; (80029ac <MX_GPIO_Init+0x140>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288a:	4a48      	ldr	r2, [pc, #288]	; (80029ac <MX_GPIO_Init+0x140>)
 800288c:	f043 0304 	orr.w	r3, r3, #4
 8002890:	6313      	str	r3, [r2, #48]	; 0x30
 8002892:	4b46      	ldr	r3, [pc, #280]	; (80029ac <MX_GPIO_Init+0x140>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002896:	f003 0304 	and.w	r3, r3, #4
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	4b42      	ldr	r3, [pc, #264]	; (80029ac <MX_GPIO_Init+0x140>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	4a41      	ldr	r2, [pc, #260]	; (80029ac <MX_GPIO_Init+0x140>)
 80028a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028ac:	6313      	str	r3, [r2, #48]	; 0x30
 80028ae:	4b3f      	ldr	r3, [pc, #252]	; (80029ac <MX_GPIO_Init+0x140>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	4b3b      	ldr	r3, [pc, #236]	; (80029ac <MX_GPIO_Init+0x140>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	4a3a      	ldr	r2, [pc, #232]	; (80029ac <MX_GPIO_Init+0x140>)
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ca:	4b38      	ldr	r3, [pc, #224]	; (80029ac <MX_GPIO_Init+0x140>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	607b      	str	r3, [r7, #4]
 80028da:	4b34      	ldr	r3, [pc, #208]	; (80029ac <MX_GPIO_Init+0x140>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	4a33      	ldr	r2, [pc, #204]	; (80029ac <MX_GPIO_Init+0x140>)
 80028e0:	f043 0302 	orr.w	r3, r3, #2
 80028e4:	6313      	str	r3, [r2, #48]	; 0x30
 80028e6:	4b31      	ldr	r3, [pc, #196]	; (80029ac <MX_GPIO_Init+0x140>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	607b      	str	r3, [r7, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 80028f2:	2200      	movs	r2, #0
 80028f4:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 80028f8:	482d      	ldr	r0, [pc, #180]	; (80029b0 <MX_GPIO_Init+0x144>)
 80028fa:	f001 fed1 	bl	80046a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, out5_Pin|zumer_Pin|out6_Pin|out7_Pin
 80028fe:	2200      	movs	r2, #0
 8002900:	f241 313c 	movw	r1, #4924	; 0x133c
 8002904:	482b      	ldr	r0, [pc, #172]	; (80029b4 <MX_GPIO_Init+0x148>)
 8002906:	f001 fecb 	bl	80046a0 <HAL_GPIO_WritePin>
                          |out8_Pin|out9_Pin|out10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, out1_Pin|out2_Pin|out3_Pin|out4_Pin, GPIO_PIN_RESET);
 800290a:	2200      	movs	r2, #0
 800290c:	f44f 411c 	mov.w	r1, #39936	; 0x9c00
 8002910:	4829      	ldr	r0, [pc, #164]	; (80029b8 <MX_GPIO_Init+0x14c>)
 8002912:	f001 fec5 	bl	80046a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002916:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800291a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291c:	2301      	movs	r3, #1
 800291e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002920:	2300      	movs	r3, #0
 8002922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002924:	2300      	movs	r3, #0
 8002926:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002928:	f107 0314 	add.w	r3, r7, #20
 800292c:	4619      	mov	r1, r3
 800292e:	4820      	ldr	r0, [pc, #128]	; (80029b0 <MX_GPIO_Init+0x144>)
 8002930:	f001 fd1a 	bl	8004368 <HAL_GPIO_Init>

  /*Configure GPIO pins : in1_Pin in2_Pin in3_Pin in4_Pin
                           in5_Pin in6_Pin in7_Pin in8_Pin
                           in9_Pin in10_Pin */
  GPIO_InitStruct.Pin = in1_Pin|in2_Pin|in3_Pin|in4_Pin
 8002934:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002938:	617b      	str	r3, [r7, #20]
                          |in5_Pin|in6_Pin|in7_Pin|in8_Pin
                          |in9_Pin|in10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800293a:	2300      	movs	r3, #0
 800293c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800293e:	2301      	movs	r3, #1
 8002940:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002942:	f107 0314 	add.w	r3, r7, #20
 8002946:	4619      	mov	r1, r3
 8002948:	481b      	ldr	r0, [pc, #108]	; (80029b8 <MX_GPIO_Init+0x14c>)
 800294a:	f001 fd0d 	bl	8004368 <HAL_GPIO_Init>

  /*Configure GPIO pins : out5_Pin zumer_Pin out6_Pin out7_Pin
                           out8_Pin out9_Pin out10_Pin */
  GPIO_InitStruct.Pin = out5_Pin|zumer_Pin|out6_Pin|out7_Pin
 800294e:	f241 333c 	movw	r3, #4924	; 0x133c
 8002952:	617b      	str	r3, [r7, #20]
                          |out8_Pin|out9_Pin|out10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002954:	2301      	movs	r3, #1
 8002956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295c:	2300      	movs	r3, #0
 800295e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	4619      	mov	r1, r3
 8002966:	4813      	ldr	r0, [pc, #76]	; (80029b4 <MX_GPIO_Init+0x148>)
 8002968:	f001 fcfe 	bl	8004368 <HAL_GPIO_Init>

  /*Configure GPIO pins : Botton_Pin PB13 */
  GPIO_InitStruct.Pin = Botton_Pin|GPIO_PIN_13;
 800296c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8002970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002972:	2300      	movs	r3, #0
 8002974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002976:	2301      	movs	r3, #1
 8002978:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297a:	f107 0314 	add.w	r3, r7, #20
 800297e:	4619      	mov	r1, r3
 8002980:	480c      	ldr	r0, [pc, #48]	; (80029b4 <MX_GPIO_Init+0x148>)
 8002982:	f001 fcf1 	bl	8004368 <HAL_GPIO_Init>

  /*Configure GPIO pins : out1_Pin out2_Pin out3_Pin out4_Pin */
  GPIO_InitStruct.Pin = out1_Pin|out2_Pin|out3_Pin|out4_Pin;
 8002986:	f44f 431c 	mov.w	r3, #39936	; 0x9c00
 800298a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800298c:	2301      	movs	r3, #1
 800298e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002994:	2300      	movs	r3, #0
 8002996:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	4619      	mov	r1, r3
 800299e:	4806      	ldr	r0, [pc, #24]	; (80029b8 <MX_GPIO_Init+0x14c>)
 80029a0:	f001 fce2 	bl	8004368 <HAL_GPIO_Init>

}
 80029a4:	bf00      	nop
 80029a6:	3728      	adds	r7, #40	; 0x28
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	40023800 	.word	0x40023800
 80029b0:	40020800 	.word	0x40020800
 80029b4:	40020400 	.word	0x40020400
 80029b8:	40020000 	.word	0x40020000

080029bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029c0:	b672      	cpsid	i
}
 80029c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029c4:	e7fe      	b.n	80029c4 <Error_Handler+0x8>
	...

080029c8 <read_adcn>:
uint32_t errors;
extern const uint8_t temp_numder[7];
extern uint8_t position;

uint16_t read_adcn (void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
uint16_t our=0;
 80029ce:	2300      	movs	r3, #0
 80029d0:	80fb      	strh	r3, [r7, #6]
HAL_ADC_Start(&hadc1);
 80029d2:	4811      	ldr	r0, [pc, #68]	; (8002a18 <read_adcn+0x50>)
 80029d4:	f000 fd30 	bl	8003438 <HAL_ADC_Start>
for(uint8_t i=0;i<4;i++)
 80029d8:	2300      	movs	r3, #0
 80029da:	717b      	strb	r3, [r7, #5]
 80029dc:	e00e      	b.n	80029fc <read_adcn+0x34>
{
	HAL_ADC_PollForConversion(&hadc1, 10);
 80029de:	210a      	movs	r1, #10
 80029e0:	480d      	ldr	r0, [pc, #52]	; (8002a18 <read_adcn+0x50>)
 80029e2:	f000 fe10 	bl	8003606 <HAL_ADC_PollForConversion>
	our=HAL_ADC_GetValue(&hadc1);
 80029e6:	480c      	ldr	r0, [pc, #48]	; (8002a18 <read_adcn+0x50>)
 80029e8:	f000 fe98 	bl	800371c <HAL_ADC_GetValue>
 80029ec:	4603      	mov	r3, r0
 80029ee:	80fb      	strh	r3, [r7, #6]
	our+=our;
 80029f0:	88fb      	ldrh	r3, [r7, #6]
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	80fb      	strh	r3, [r7, #6]
for(uint8_t i=0;i<4;i++)
 80029f6:	797b      	ldrb	r3, [r7, #5]
 80029f8:	3301      	adds	r3, #1
 80029fa:	717b      	strb	r3, [r7, #5]
 80029fc:	797b      	ldrb	r3, [r7, #5]
 80029fe:	2b03      	cmp	r3, #3
 8002a00:	d9ed      	bls.n	80029de <read_adcn+0x16>
}
our=our/2;
 8002a02:	88fb      	ldrh	r3, [r7, #6]
 8002a04:	085b      	lsrs	r3, r3, #1
 8002a06:	80fb      	strh	r3, [r7, #6]
HAL_ADC_Stop(&hadc1);
 8002a08:	4803      	ldr	r0, [pc, #12]	; (8002a18 <read_adcn+0x50>)
 8002a0a:	f000 fdc9 	bl	80035a0 <HAL_ADC_Stop>
return our;
 8002a0e:	88fb      	ldrh	r3, [r7, #6]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	20000090 	.word	0x20000090

08002a1c <SystemMem>:



void SystemMem (void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
	 button._minus = FLASH_Read(ADDRESS_MINUS);
 8002a20:	4819      	ldr	r0, [pc, #100]	; (8002a88 <SystemMem+0x6c>)
 8002a22:	f000 f845 	bl	8002ab0 <FLASH_Read>
 8002a26:	4603      	mov	r3, r0
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	4b18      	ldr	r3, [pc, #96]	; (8002a8c <SystemMem+0x70>)
 8002a2c:	801a      	strh	r2, [r3, #0]
     button._plus  = FLASH_Read(ADDRESS_PLUS);
 8002a2e:	4818      	ldr	r0, [pc, #96]	; (8002a90 <SystemMem+0x74>)
 8002a30:	f000 f83e 	bl	8002ab0 <FLASH_Read>
 8002a34:	4603      	mov	r3, r0
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	4b14      	ldr	r3, [pc, #80]	; (8002a8c <SystemMem+0x70>)
 8002a3a:	805a      	strh	r2, [r3, #2]
	 button._reset = FLASH_Read(ADDRESS_RESET);
 8002a3c:	4815      	ldr	r0, [pc, #84]	; (8002a94 <SystemMem+0x78>)
 8002a3e:	f000 f837 	bl	8002ab0 <FLASH_Read>
 8002a42:	4603      	mov	r3, r0
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	4b11      	ldr	r3, [pc, #68]	; (8002a8c <SystemMem+0x70>)
 8002a48:	80da      	strh	r2, [r3, #6]
     p_work.mode   = FLASH_Read(ADDRESS_MODE);
 8002a4a:	4813      	ldr	r0, [pc, #76]	; (8002a98 <SystemMem+0x7c>)
 8002a4c:	f000 f830 	bl	8002ab0 <FLASH_Read>
 8002a50:	4603      	mov	r3, r0
 8002a52:	b2da      	uxtb	r2, r3
 8002a54:	4b11      	ldr	r3, [pc, #68]	; (8002a9c <SystemMem+0x80>)
 8002a56:	70da      	strb	r2, [r3, #3]
     position      = FLASH_Read(ADDRESS_CICLES);
 8002a58:	4811      	ldr	r0, [pc, #68]	; (8002aa0 <SystemMem+0x84>)
 8002a5a:	f000 f829 	bl	8002ab0 <FLASH_Read>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	b2da      	uxtb	r2, r3
 8002a62:	4b10      	ldr	r3, [pc, #64]	; (8002aa4 <SystemMem+0x88>)
 8002a64:	701a      	strb	r2, [r3, #0]
     p_work.number_cycles= temp_numder[ position];
 8002a66:	4b0f      	ldr	r3, [pc, #60]	; (8002aa4 <SystemMem+0x88>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	4b0e      	ldr	r3, [pc, #56]	; (8002aa8 <SystemMem+0x8c>)
 8002a6e:	5c9a      	ldrb	r2, [r3, r2]
 8002a70:	4b0a      	ldr	r3, [pc, #40]	; (8002a9c <SystemMem+0x80>)
 8002a72:	701a      	strb	r2, [r3, #0]
	 p_work.period= FLASH_Read(ADDRESS_PERIOD);
 8002a74:	480d      	ldr	r0, [pc, #52]	; (8002aac <SystemMem+0x90>)
 8002a76:	f000 f81b 	bl	8002ab0 <FLASH_Read>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	4b07      	ldr	r3, [pc, #28]	; (8002a9c <SystemMem+0x80>)
 8002a80:	705a      	strb	r2, [r3, #1]
	 {
		 write_memory(100,1);
		 p_work.period=1;
	 }
	 */
}
 8002a82:	bf00      	nop
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	08020000 	.word	0x08020000
 8002a8c:	2000021c 	.word	0x2000021c
 8002a90:	08020002 	.word	0x08020002
 8002a94:	08020004 	.word	0x08020004
 8002a98:	08020006 	.word	0x08020006
 8002a9c:	20000224 	.word	0x20000224
 8002aa0:	08020008 	.word	0x08020008
 8002aa4:	2000021a 	.word	0x2000021a
 8002aa8:	0800713c 	.word	0x0800713c
 8002aac:	0802000a 	.word	0x0802000a

08002ab0 <FLASH_Read>:


uint32_t FLASH_Read(uint32_t address)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
    return (*(__IO uint32_t*)address);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <int_mem_write>:

void  int_mem_write (void)
{
 8002ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002acc:	b086      	sub	sp, #24
 8002ace:	af00      	add	r7, sp, #0

	  MyStruct.Sector=5;                                	//  выбираем сектор для стирания
 8002ad0:	4b2e      	ldr	r3, [pc, #184]	; (8002b8c <int_mem_write+0xc4>)
 8002ad2:	2205      	movs	r2, #5
 8002ad4:	609a      	str	r2, [r3, #8]
	  MyStruct.NbSectors=1;									// выбираем кол-во секторов
 8002ad6:	4b2d      	ldr	r3, [pc, #180]	; (8002b8c <int_mem_write+0xc4>)
 8002ad8:	2201      	movs	r2, #1
 8002ada:	60da      	str	r2, [r3, #12]
	  MyStruct.TypeErase=FLASH_TYPEERASE_SECTORS;       	// тип стирания.
 8002adc:	4b2b      	ldr	r3, [pc, #172]	; (8002b8c <int_mem_write+0xc4>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]
	  HAL_FLASH_Unlock();
 8002ae2:	f001 f9ad 	bl	8003e40 <HAL_FLASH_Unlock>
	  HAL_FLASHEx_Erase(&MyStruct, &errors);    				//  стирание флэш
 8002ae6:	492a      	ldr	r1, [pc, #168]	; (8002b90 <int_mem_write+0xc8>)
 8002ae8:	4828      	ldr	r0, [pc, #160]	; (8002b8c <int_mem_write+0xc4>)
 8002aea:	f001 fb1b 	bl	8004124 <HAL_FLASHEx_Erase>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_MINUS,button._minus);
 8002aee:	4b29      	ldr	r3, [pc, #164]	; (8002b94 <int_mem_write+0xcc>)
 8002af0:	881b      	ldrh	r3, [r3, #0]
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	2200      	movs	r2, #0
 8002af6:	461c      	mov	r4, r3
 8002af8:	4615      	mov	r5, r2
 8002afa:	4622      	mov	r2, r4
 8002afc:	462b      	mov	r3, r5
 8002afe:	4926      	ldr	r1, [pc, #152]	; (8002b98 <int_mem_write+0xd0>)
 8002b00:	2001      	movs	r0, #1
 8002b02:	f001 f949 	bl	8003d98 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_PLUS,button._plus);
 8002b06:	4b23      	ldr	r3, [pc, #140]	; (8002b94 <int_mem_write+0xcc>)
 8002b08:	885b      	ldrh	r3, [r3, #2]
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	4698      	mov	r8, r3
 8002b10:	4691      	mov	r9, r2
 8002b12:	4642      	mov	r2, r8
 8002b14:	464b      	mov	r3, r9
 8002b16:	4921      	ldr	r1, [pc, #132]	; (8002b9c <int_mem_write+0xd4>)
 8002b18:	2001      	movs	r0, #1
 8002b1a:	f001 f93d 	bl	8003d98 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_RESET,button._reset);
 8002b1e:	4b1d      	ldr	r3, [pc, #116]	; (8002b94 <int_mem_write+0xcc>)
 8002b20:	88db      	ldrh	r3, [r3, #6]
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	2200      	movs	r2, #0
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	617a      	str	r2, [r7, #20]
 8002b2a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002b2e:	491c      	ldr	r1, [pc, #112]	; (8002ba0 <int_mem_write+0xd8>)
 8002b30:	2001      	movs	r0, #1
 8002b32:	f001 f931 	bl	8003d98 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_MODE,p_work.mode);
 8002b36:	4b1b      	ldr	r3, [pc, #108]	; (8002ba4 <int_mem_write+0xdc>)
 8002b38:	78db      	ldrb	r3, [r3, #3]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	60bb      	str	r3, [r7, #8]
 8002b40:	60fa      	str	r2, [r7, #12]
 8002b42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b46:	4918      	ldr	r1, [pc, #96]	; (8002ba8 <int_mem_write+0xe0>)
 8002b48:	2001      	movs	r0, #1
 8002b4a:	f001 f925 	bl	8003d98 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_PERIOD,p_work.period);
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <int_mem_write+0xdc>)
 8002b50:	785b      	ldrb	r3, [r3, #1]
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2200      	movs	r2, #0
 8002b56:	603b      	str	r3, [r7, #0]
 8002b58:	607a      	str	r2, [r7, #4]
 8002b5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b5e:	4913      	ldr	r1, [pc, #76]	; (8002bac <int_mem_write+0xe4>)
 8002b60:	2001      	movs	r0, #1
 8002b62:	f001 f919 	bl	8003d98 <HAL_FLASH_Program>
	  HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,ADDRESS_CICLES,position);
 8002b66:	4b12      	ldr	r3, [pc, #72]	; (8002bb0 <int_mem_write+0xe8>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	469a      	mov	sl, r3
 8002b70:	4693      	mov	fp, r2
 8002b72:	4652      	mov	r2, sl
 8002b74:	465b      	mov	r3, fp
 8002b76:	490f      	ldr	r1, [pc, #60]	; (8002bb4 <int_mem_write+0xec>)
 8002b78:	2001      	movs	r0, #1
 8002b7a:	f001 f90d 	bl	8003d98 <HAL_FLASH_Program>

	  HAL_FLASH_Lock();                             			// блокируем доступ к памяти
 8002b7e:	f001 f981 	bl	8003e84 <HAL_FLASH_Lock>

}
 8002b82:	bf00      	nop
 8002b84:	3718      	adds	r7, #24
 8002b86:	46bd      	mov	sp, r7
 8002b88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b8c:	2000022c 	.word	0x2000022c
 8002b90:	20000240 	.word	0x20000240
 8002b94:	2000021c 	.word	0x2000021c
 8002b98:	08020000 	.word	0x08020000
 8002b9c:	08020002 	.word	0x08020002
 8002ba0:	08020004 	.word	0x08020004
 8002ba4:	20000224 	.word	0x20000224
 8002ba8:	08020006 	.word	0x08020006
 8002bac:	0802000a 	.word	0x0802000a
 8002bb0:	2000021a 	.word	0x2000021a
 8002bb4:	08020008 	.word	0x08020008

08002bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	607b      	str	r3, [r7, #4]
 8002bc2:	4b10      	ldr	r3, [pc, #64]	; (8002c04 <HAL_MspInit+0x4c>)
 8002bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc6:	4a0f      	ldr	r2, [pc, #60]	; (8002c04 <HAL_MspInit+0x4c>)
 8002bc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bcc:	6453      	str	r3, [r2, #68]	; 0x44
 8002bce:	4b0d      	ldr	r3, [pc, #52]	; (8002c04 <HAL_MspInit+0x4c>)
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bd6:	607b      	str	r3, [r7, #4]
 8002bd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bda:	2300      	movs	r3, #0
 8002bdc:	603b      	str	r3, [r7, #0]
 8002bde:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <HAL_MspInit+0x4c>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	4a08      	ldr	r2, [pc, #32]	; (8002c04 <HAL_MspInit+0x4c>)
 8002be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002be8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bea:	4b06      	ldr	r3, [pc, #24]	; (8002c04 <HAL_MspInit+0x4c>)
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf2:	603b      	str	r3, [r7, #0]
 8002bf4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	40023800 	.word	0x40023800

08002c08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b08a      	sub	sp, #40	; 0x28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c10:	f107 0314 	add.w	r3, r7, #20
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	605a      	str	r2, [r3, #4]
 8002c1a:	609a      	str	r2, [r3, #8]
 8002c1c:	60da      	str	r2, [r3, #12]
 8002c1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a17      	ldr	r2, [pc, #92]	; (8002c84 <HAL_ADC_MspInit+0x7c>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d127      	bne.n	8002c7a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	613b      	str	r3, [r7, #16]
 8002c2e:	4b16      	ldr	r3, [pc, #88]	; (8002c88 <HAL_ADC_MspInit+0x80>)
 8002c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c32:	4a15      	ldr	r2, [pc, #84]	; (8002c88 <HAL_ADC_MspInit+0x80>)
 8002c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c38:	6453      	str	r3, [r2, #68]	; 0x44
 8002c3a:	4b13      	ldr	r3, [pc, #76]	; (8002c88 <HAL_ADC_MspInit+0x80>)
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c42:	613b      	str	r3, [r7, #16]
 8002c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	60fb      	str	r3, [r7, #12]
 8002c4a:	4b0f      	ldr	r3, [pc, #60]	; (8002c88 <HAL_ADC_MspInit+0x80>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	4a0e      	ldr	r2, [pc, #56]	; (8002c88 <HAL_ADC_MspInit+0x80>)
 8002c50:	f043 0302 	orr.w	r3, r3, #2
 8002c54:	6313      	str	r3, [r2, #48]	; 0x30
 8002c56:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <HAL_ADC_MspInit+0x80>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	60fb      	str	r3, [r7, #12]
 8002c60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c62:	2303      	movs	r3, #3
 8002c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c66:	2303      	movs	r3, #3
 8002c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c6e:	f107 0314 	add.w	r3, r7, #20
 8002c72:	4619      	mov	r1, r3
 8002c74:	4805      	ldr	r0, [pc, #20]	; (8002c8c <HAL_ADC_MspInit+0x84>)
 8002c76:	f001 fb77 	bl	8004368 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c7a:	bf00      	nop
 8002c7c:	3728      	adds	r7, #40	; 0x28
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40012000 	.word	0x40012000
 8002c88:	40023800 	.word	0x40023800
 8002c8c:	40020400 	.word	0x40020400

08002c90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	; 0x28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0314 	add.w	r3, r7, #20
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a19      	ldr	r2, [pc, #100]	; (8002d14 <HAL_I2C_MspInit+0x84>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d12b      	bne.n	8002d0a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	613b      	str	r3, [r7, #16]
 8002cb6:	4b18      	ldr	r3, [pc, #96]	; (8002d18 <HAL_I2C_MspInit+0x88>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	4a17      	ldr	r2, [pc, #92]	; (8002d18 <HAL_I2C_MspInit+0x88>)
 8002cbc:	f043 0302 	orr.w	r3, r3, #2
 8002cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cc2:	4b15      	ldr	r3, [pc, #84]	; (8002d18 <HAL_I2C_MspInit+0x88>)
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	613b      	str	r3, [r7, #16]
 8002ccc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cce:	23c0      	movs	r3, #192	; 0xc0
 8002cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cd2:	2312      	movs	r3, #18
 8002cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cde:	2304      	movs	r3, #4
 8002ce0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ce2:	f107 0314 	add.w	r3, r7, #20
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	480c      	ldr	r0, [pc, #48]	; (8002d1c <HAL_I2C_MspInit+0x8c>)
 8002cea:	f001 fb3d 	bl	8004368 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60fb      	str	r3, [r7, #12]
 8002cf2:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <HAL_I2C_MspInit+0x88>)
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf6:	4a08      	ldr	r2, [pc, #32]	; (8002d18 <HAL_I2C_MspInit+0x88>)
 8002cf8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002cfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cfe:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <HAL_I2C_MspInit+0x88>)
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d0a:	bf00      	nop
 8002d0c:	3728      	adds	r7, #40	; 0x28
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	40005400 	.word	0x40005400
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	40020400 	.word	0x40020400

08002d20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a0e      	ldr	r2, [pc, #56]	; (8002d68 <HAL_TIM_Base_MspInit+0x48>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d115      	bne.n	8002d5e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <HAL_TIM_Base_MspInit+0x4c>)
 8002d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3a:	4a0c      	ldr	r2, [pc, #48]	; (8002d6c <HAL_TIM_Base_MspInit+0x4c>)
 8002d3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d40:	6453      	str	r3, [r2, #68]	; 0x44
 8002d42:	4b0a      	ldr	r3, [pc, #40]	; (8002d6c <HAL_TIM_Base_MspInit+0x4c>)
 8002d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002d4e:	2200      	movs	r2, #0
 8002d50:	2100      	movs	r1, #0
 8002d52:	2019      	movs	r0, #25
 8002d54:	f000 ffe9 	bl	8003d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d58:	2019      	movs	r0, #25
 8002d5a:	f001 f802 	bl	8003d62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002d5e:	bf00      	nop
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40014400 	.word	0x40014400
 8002d6c:	40023800 	.word	0x40023800

08002d70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d74:	e7fe      	b.n	8002d74 <NMI_Handler+0x4>

08002d76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d76:	b480      	push	{r7}
 8002d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d7a:	e7fe      	b.n	8002d7a <HardFault_Handler+0x4>

08002d7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d80:	e7fe      	b.n	8002d80 <MemManage_Handler+0x4>

08002d82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d82:	b480      	push	{r7}
 8002d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d86:	e7fe      	b.n	8002d86 <BusFault_Handler+0x4>

08002d88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d8c:	e7fe      	b.n	8002d8c <UsageFault_Handler+0x4>

08002d8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d92:	bf00      	nop
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002da0:	bf00      	nop
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002daa:	b480      	push	{r7}
 8002dac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dae:	bf00      	nop
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dbc:	f000 fab4 	bl	8003328 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dc0:	bf00      	nop
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002dc8:	481d      	ldr	r0, [pc, #116]	; (8002e40 <TIM1_UP_TIM10_IRQHandler+0x7c>)
 8002dca:	f002 fef3 	bl	8005bb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  count_timer++;
 8002dce:	4b1d      	ldr	r3, [pc, #116]	; (8002e44 <TIM1_UP_TIM10_IRQHandler+0x80>)
 8002dd0:	881b      	ldrh	r3, [r3, #0]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	4b1b      	ldr	r3, [pc, #108]	; (8002e44 <TIM1_UP_TIM10_IRQHandler+0x80>)
 8002dd8:	801a      	strh	r2, [r3, #0]

  	  if(start_play==1 && flag_beg==0 && p_work.mode==game_beg )    //бег
 8002dda:	4b1b      	ldr	r3, [pc, #108]	; (8002e48 <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d109      	bne.n	8002df6 <TIM1_UP_TIM10_IRQHandler+0x32>
 8002de2:	4b1a      	ldr	r3, [pc, #104]	; (8002e4c <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d105      	bne.n	8002df6 <TIM1_UP_TIM10_IRQHandler+0x32>
 8002dea:	4b19      	ldr	r3, [pc, #100]	; (8002e50 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002dec:	78db      	ldrb	r3, [r3, #3]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <TIM1_UP_TIM10_IRQHandler+0x32>
	  {
		Beg();
 8002df2:	f7fe f823 	bl	8000e3c <Beg>
	  }

	 if(start_play==1 && flag_beg==0 && p_work.mode==game_invers ) //инверсия
 8002df6:	4b14      	ldr	r3, [pc, #80]	; (8002e48 <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d109      	bne.n	8002e12 <TIM1_UP_TIM10_IRQHandler+0x4e>
 8002dfe:	4b13      	ldr	r3, [pc, #76]	; (8002e4c <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d105      	bne.n	8002e12 <TIM1_UP_TIM10_IRQHandler+0x4e>
 8002e06:	4b12      	ldr	r3, [pc, #72]	; (8002e50 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002e08:	78db      	ldrb	r3, [r3, #3]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d101      	bne.n	8002e12 <TIM1_UP_TIM10_IRQHandler+0x4e>
	 {
		 invert();
 8002e0e:	f7ff f863 	bl	8001ed8 <invert>
	 }

	 if(start_play==1 && flag_beg==0 && p_work.mode==game_duble ) //дубль
 8002e12:	4b0d      	ldr	r3, [pc, #52]	; (8002e48 <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d109      	bne.n	8002e2e <TIM1_UP_TIM10_IRQHandler+0x6a>
 8002e1a:	4b0c      	ldr	r3, [pc, #48]	; (8002e4c <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d105      	bne.n	8002e2e <TIM1_UP_TIM10_IRQHandler+0x6a>
 8002e22:	4b0b      	ldr	r3, [pc, #44]	; (8002e50 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002e24:	78db      	ldrb	r3, [r3, #3]
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d101      	bne.n	8002e2e <TIM1_UP_TIM10_IRQHandler+0x6a>
	   {
		 duble();
 8002e2a:	f7fe faf5 	bl	8001418 <duble>
	   }



	 if( p_work.mode==test) //                                   // тест
 8002e2e:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002e30:	78db      	ldrb	r3, [r3, #3]
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	d101      	bne.n	8002e3a <TIM1_UP_TIM10_IRQHandler+0x76>
	 {
		 testButton();
 8002e36:	f000 f931 	bl	800309c <testButton>


	 }

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002e3a:	bf00      	nop
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	2000012c 	.word	0x2000012c
 8002e44:	20000176 	.word	0x20000176
 8002e48:	200001ae 	.word	0x200001ae
 8002e4c:	20000175 	.word	0x20000175
 8002e50:	20000224 	.word	0x20000224

08002e54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
	return 1;
 8002e58:	2301      	movs	r3, #1
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <_kill>:

int _kill(int pid, int sig)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e6e:	f003 f86f 	bl	8005f50 <__errno>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2216      	movs	r2, #22
 8002e76:	601a      	str	r2, [r3, #0]
	return -1;
 8002e78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3708      	adds	r7, #8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <_exit>:

void _exit (int status)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7ff ffe7 	bl	8002e64 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e96:	e7fe      	b.n	8002e96 <_exit+0x12>

08002e98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	617b      	str	r3, [r7, #20]
 8002ea8:	e00a      	b.n	8002ec0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002eaa:	f3af 8000 	nop.w
 8002eae:	4601      	mov	r1, r0
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	1c5a      	adds	r2, r3, #1
 8002eb4:	60ba      	str	r2, [r7, #8]
 8002eb6:	b2ca      	uxtb	r2, r1
 8002eb8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	617b      	str	r3, [r7, #20]
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	dbf0      	blt.n	8002eaa <_read+0x12>
	}

return len;
 8002ec8:	687b      	ldr	r3, [r7, #4]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3718      	adds	r7, #24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b086      	sub	sp, #24
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	60f8      	str	r0, [r7, #12]
 8002eda:	60b9      	str	r1, [r7, #8]
 8002edc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ede:	2300      	movs	r3, #0
 8002ee0:	617b      	str	r3, [r7, #20]
 8002ee2:	e009      	b.n	8002ef8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	1c5a      	adds	r2, r3, #1
 8002ee8:	60ba      	str	r2, [r7, #8]
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	617b      	str	r3, [r7, #20]
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	dbf1      	blt.n	8002ee4 <_write+0x12>
	}
	return len;
 8002f00:	687b      	ldr	r3, [r7, #4]
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3718      	adds	r7, #24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <_close>:

int _close(int file)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	b083      	sub	sp, #12
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
	return -1;
 8002f12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
 8002f2a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f32:	605a      	str	r2, [r3, #4]
	return 0;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr

08002f42 <_isatty>:

int _isatty(int file)
{
 8002f42:	b480      	push	{r7}
 8002f44:	b083      	sub	sp, #12
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
	return 1;
 8002f4a:	2301      	movs	r3, #1
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
	return 0;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3714      	adds	r7, #20
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
	...

08002f74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f7c:	4a14      	ldr	r2, [pc, #80]	; (8002fd0 <_sbrk+0x5c>)
 8002f7e:	4b15      	ldr	r3, [pc, #84]	; (8002fd4 <_sbrk+0x60>)
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f88:	4b13      	ldr	r3, [pc, #76]	; (8002fd8 <_sbrk+0x64>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d102      	bne.n	8002f96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f90:	4b11      	ldr	r3, [pc, #68]	; (8002fd8 <_sbrk+0x64>)
 8002f92:	4a12      	ldr	r2, [pc, #72]	; (8002fdc <_sbrk+0x68>)
 8002f94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f96:	4b10      	ldr	r3, [pc, #64]	; (8002fd8 <_sbrk+0x64>)
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d207      	bcs.n	8002fb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fa4:	f002 ffd4 	bl	8005f50 <__errno>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	220c      	movs	r2, #12
 8002fac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fae:	f04f 33ff 	mov.w	r3, #4294967295
 8002fb2:	e009      	b.n	8002fc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fb4:	4b08      	ldr	r3, [pc, #32]	; (8002fd8 <_sbrk+0x64>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fba:	4b07      	ldr	r3, [pc, #28]	; (8002fd8 <_sbrk+0x64>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	4a05      	ldr	r2, [pc, #20]	; (8002fd8 <_sbrk+0x64>)
 8002fc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3718      	adds	r7, #24
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	20010000 	.word	0x20010000
 8002fd4:	00000400 	.word	0x00000400
 8002fd8:	20000244 	.word	0x20000244
 8002fdc:	20000280 	.word	0x20000280

08002fe0 <chekInputBotton>:
#include "system.h"

u8 chekInputBotton (GPIO_TypeDef *g,uint16_t Pin)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	460b      	mov	r3, r1
 8002fea:	807b      	strh	r3, [r7, #2]
	if(READ_BIT(g->IDR,0x1UL << Pin )==RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	691a      	ldr	r2, [r3, #16]
 8002ff0:	887b      	ldrh	r3, [r7, #2]
 8002ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <chekInputBotton+0x22>
		return 1;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e000      	b.n	8003004 <chekInputBotton+0x24>
	else
		return 0;
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <debonse>:

u8 debonse(u8 count,GPIO_TypeDef *g,uint16_t pin)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	6039      	str	r1, [r7, #0]
 800301a:	71fb      	strb	r3, [r7, #7]
 800301c:	4613      	mov	r3, r2
 800301e:	80bb      	strh	r3, [r7, #4]
	u8 c=0,on=0,off=0;
 8003020:	2300      	movs	r3, #0
 8003022:	73fb      	strb	r3, [r7, #15]
 8003024:	2300      	movs	r3, #0
 8003026:	73bb      	strb	r3, [r7, #14]
 8003028:	2300      	movs	r3, #0
 800302a:	737b      	strb	r3, [r7, #13]
	for(c=0;c<count;c++)
 800302c:	2300      	movs	r3, #0
 800302e:	73fb      	strb	r3, [r7, #15]
 8003030:	e012      	b.n	8003058 <debonse+0x48>
	{
		if((g->IDR&pin)==RESET)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	691a      	ldr	r2, [r3, #16]
 8003036:	88bb      	ldrh	r3, [r7, #4]
 8003038:	4013      	ands	r3, r2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d103      	bne.n	8003046 <debonse+0x36>
		  on++;
 800303e:	7bbb      	ldrb	r3, [r7, #14]
 8003040:	3301      	adds	r3, #1
 8003042:	73bb      	strb	r3, [r7, #14]
 8003044:	e002      	b.n	800304c <debonse+0x3c>
		else
		  off++;
 8003046:	7b7b      	ldrb	r3, [r7, #13]
 8003048:	3301      	adds	r3, #1
 800304a:	737b      	strb	r3, [r7, #13]
		HAL_Delay(1);
 800304c:	2001      	movs	r0, #1
 800304e:	f000 f98b 	bl	8003368 <HAL_Delay>
	for(c=0;c<count;c++)
 8003052:	7bfb      	ldrb	r3, [r7, #15]
 8003054:	3301      	adds	r3, #1
 8003056:	73fb      	strb	r3, [r7, #15]
 8003058:	7bfa      	ldrb	r2, [r7, #15]
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	429a      	cmp	r2, r3
 800305e:	d3e8      	bcc.n	8003032 <debonse+0x22>
	}
	if (on>off) return 1; else return 0;
 8003060:	7bba      	ldrb	r2, [r7, #14]
 8003062:	7b7b      	ldrb	r3, [r7, #13]
 8003064:	429a      	cmp	r2, r3
 8003066:	d901      	bls.n	800306c <debonse+0x5c>
 8003068:	2301      	movs	r3, #1
 800306a:	e000      	b.n	800306e <debonse+0x5e>
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
	...

08003078 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800307c:	4b06      	ldr	r3, [pc, #24]	; (8003098 <SystemInit+0x20>)
 800307e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003082:	4a05      	ldr	r2, [pc, #20]	; (8003098 <SystemInit+0x20>)
 8003084:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003088:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800308c:	bf00      	nop
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	e000ed00 	.word	0xe000ed00

0800309c <testButton>:
#include "test.h"


void testButton ()
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
	off_all();
 80030a0:	2200      	movs	r2, #0
 80030a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030a6:	4860      	ldr	r0, [pc, #384]	; (8003228 <testButton+0x18c>)
 80030a8:	f001 fafa 	bl	80046a0 <HAL_GPIO_WritePin>
 80030ac:	2200      	movs	r2, #0
 80030ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030b2:	485d      	ldr	r0, [pc, #372]	; (8003228 <testButton+0x18c>)
 80030b4:	f001 faf4 	bl	80046a0 <HAL_GPIO_WritePin>
 80030b8:	2200      	movs	r2, #0
 80030ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030be:	485a      	ldr	r0, [pc, #360]	; (8003228 <testButton+0x18c>)
 80030c0:	f001 faee 	bl	80046a0 <HAL_GPIO_WritePin>
 80030c4:	2200      	movs	r2, #0
 80030c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030ca:	4857      	ldr	r0, [pc, #348]	; (8003228 <testButton+0x18c>)
 80030cc:	f001 fae8 	bl	80046a0 <HAL_GPIO_WritePin>
 80030d0:	2200      	movs	r2, #0
 80030d2:	2104      	movs	r1, #4
 80030d4:	4855      	ldr	r0, [pc, #340]	; (800322c <testButton+0x190>)
 80030d6:	f001 fae3 	bl	80046a0 <HAL_GPIO_WritePin>
 80030da:	2200      	movs	r2, #0
 80030dc:	2108      	movs	r1, #8
 80030de:	4853      	ldr	r0, [pc, #332]	; (800322c <testButton+0x190>)
 80030e0:	f001 fade 	bl	80046a0 <HAL_GPIO_WritePin>
 80030e4:	2200      	movs	r2, #0
 80030e6:	2110      	movs	r1, #16
 80030e8:	4850      	ldr	r0, [pc, #320]	; (800322c <testButton+0x190>)
 80030ea:	f001 fad9 	bl	80046a0 <HAL_GPIO_WritePin>
 80030ee:	2200      	movs	r2, #0
 80030f0:	2120      	movs	r1, #32
 80030f2:	484e      	ldr	r0, [pc, #312]	; (800322c <testButton+0x190>)
 80030f4:	f001 fad4 	bl	80046a0 <HAL_GPIO_WritePin>
 80030f8:	2200      	movs	r2, #0
 80030fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030fe:	484b      	ldr	r0, [pc, #300]	; (800322c <testButton+0x190>)
 8003100:	f001 face 	bl	80046a0 <HAL_GPIO_WritePin>
 8003104:	2200      	movs	r2, #0
 8003106:	f44f 7100 	mov.w	r1, #512	; 0x200
 800310a:	4848      	ldr	r0, [pc, #288]	; (800322c <testButton+0x190>)
 800310c:	f001 fac8 	bl	80046a0 <HAL_GPIO_WritePin>
	  if (in_one()==0)         //1
 8003110:	2101      	movs	r1, #1
 8003112:	4845      	ldr	r0, [pc, #276]	; (8003228 <testButton+0x18c>)
 8003114:	f001 faac 	bl	8004670 <HAL_GPIO_ReadPin>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d106      	bne.n	800312c <testButton+0x90>
	  {
		  on_one();
 800311e:	2201      	movs	r2, #1
 8003120:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003124:	4840      	ldr	r0, [pc, #256]	; (8003228 <testButton+0x18c>)
 8003126:	f001 fabb 	bl	80046a0 <HAL_GPIO_WritePin>
	  }
	  else if (in_ten()==0 && (COUNT_LED==10)) //10
	  {
		  on_ten();
	  }
}
 800312a:	e07b      	b.n	8003224 <testButton+0x188>
	  else if (in_two()==0)   //2
 800312c:	2102      	movs	r1, #2
 800312e:	483e      	ldr	r0, [pc, #248]	; (8003228 <testButton+0x18c>)
 8003130:	f001 fa9e 	bl	8004670 <HAL_GPIO_ReadPin>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d106      	bne.n	8003148 <testButton+0xac>
		  on_two();
 800313a:	2201      	movs	r2, #1
 800313c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003140:	4839      	ldr	r0, [pc, #228]	; (8003228 <testButton+0x18c>)
 8003142:	f001 faad 	bl	80046a0 <HAL_GPIO_WritePin>
}
 8003146:	e06d      	b.n	8003224 <testButton+0x188>
	  else if (in_three()==0)  //3
 8003148:	2104      	movs	r1, #4
 800314a:	4837      	ldr	r0, [pc, #220]	; (8003228 <testButton+0x18c>)
 800314c:	f001 fa90 	bl	8004670 <HAL_GPIO_ReadPin>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d106      	bne.n	8003164 <testButton+0xc8>
		  on_three();
 8003156:	2201      	movs	r2, #1
 8003158:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800315c:	4832      	ldr	r0, [pc, #200]	; (8003228 <testButton+0x18c>)
 800315e:	f001 fa9f 	bl	80046a0 <HAL_GPIO_WritePin>
}
 8003162:	e05f      	b.n	8003224 <testButton+0x188>
	  else if (in_four()==0)  //4
 8003164:	2108      	movs	r1, #8
 8003166:	4830      	ldr	r0, [pc, #192]	; (8003228 <testButton+0x18c>)
 8003168:	f001 fa82 	bl	8004670 <HAL_GPIO_ReadPin>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d106      	bne.n	8003180 <testButton+0xe4>
		  on_four();
 8003172:	2201      	movs	r2, #1
 8003174:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003178:	482b      	ldr	r0, [pc, #172]	; (8003228 <testButton+0x18c>)
 800317a:	f001 fa91 	bl	80046a0 <HAL_GPIO_WritePin>
}
 800317e:	e051      	b.n	8003224 <testButton+0x188>
	  else if (in_five()==0)  //5
 8003180:	2110      	movs	r1, #16
 8003182:	4829      	ldr	r0, [pc, #164]	; (8003228 <testButton+0x18c>)
 8003184:	f001 fa74 	bl	8004670 <HAL_GPIO_ReadPin>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d105      	bne.n	800319a <testButton+0xfe>
		  on_five();
 800318e:	2201      	movs	r2, #1
 8003190:	2104      	movs	r1, #4
 8003192:	4826      	ldr	r0, [pc, #152]	; (800322c <testButton+0x190>)
 8003194:	f001 fa84 	bl	80046a0 <HAL_GPIO_WritePin>
}
 8003198:	e044      	b.n	8003224 <testButton+0x188>
	  else if (in_six()==0 && (COUNT_LED==10))  //6
 800319a:	2120      	movs	r1, #32
 800319c:	4822      	ldr	r0, [pc, #136]	; (8003228 <testButton+0x18c>)
 800319e:	f001 fa67 	bl	8004670 <HAL_GPIO_ReadPin>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d105      	bne.n	80031b4 <testButton+0x118>
		  on_six();
 80031a8:	2201      	movs	r2, #1
 80031aa:	2108      	movs	r1, #8
 80031ac:	481f      	ldr	r0, [pc, #124]	; (800322c <testButton+0x190>)
 80031ae:	f001 fa77 	bl	80046a0 <HAL_GPIO_WritePin>
 80031b2:	e037      	b.n	8003224 <testButton+0x188>
	  else if ( in_seven()==0 && (COUNT_LED==10)) //7
 80031b4:	2140      	movs	r1, #64	; 0x40
 80031b6:	481c      	ldr	r0, [pc, #112]	; (8003228 <testButton+0x18c>)
 80031b8:	f001 fa5a 	bl	8004670 <HAL_GPIO_ReadPin>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d105      	bne.n	80031ce <testButton+0x132>
		  on_seven();
 80031c2:	2201      	movs	r2, #1
 80031c4:	2110      	movs	r1, #16
 80031c6:	4819      	ldr	r0, [pc, #100]	; (800322c <testButton+0x190>)
 80031c8:	f001 fa6a 	bl	80046a0 <HAL_GPIO_WritePin>
 80031cc:	e02a      	b.n	8003224 <testButton+0x188>
	  else if (in_eight()==0 && (COUNT_LED==10)) //8
 80031ce:	2180      	movs	r1, #128	; 0x80
 80031d0:	4815      	ldr	r0, [pc, #84]	; (8003228 <testButton+0x18c>)
 80031d2:	f001 fa4d 	bl	8004670 <HAL_GPIO_ReadPin>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d105      	bne.n	80031e8 <testButton+0x14c>
		  on_eight();
 80031dc:	2201      	movs	r2, #1
 80031de:	2120      	movs	r1, #32
 80031e0:	4812      	ldr	r0, [pc, #72]	; (800322c <testButton+0x190>)
 80031e2:	f001 fa5d 	bl	80046a0 <HAL_GPIO_WritePin>
 80031e6:	e01d      	b.n	8003224 <testButton+0x188>
	  else if (in_nine()==0 && (COUNT_LED==10)) //9
 80031e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031ec:	480e      	ldr	r0, [pc, #56]	; (8003228 <testButton+0x18c>)
 80031ee:	f001 fa3f 	bl	8004670 <HAL_GPIO_ReadPin>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d106      	bne.n	8003206 <testButton+0x16a>
		  on_nine();
 80031f8:	2201      	movs	r2, #1
 80031fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031fe:	480b      	ldr	r0, [pc, #44]	; (800322c <testButton+0x190>)
 8003200:	f001 fa4e 	bl	80046a0 <HAL_GPIO_WritePin>
 8003204:	e00e      	b.n	8003224 <testButton+0x188>
	  else if (in_ten()==0 && (COUNT_LED==10)) //10
 8003206:	f44f 7100 	mov.w	r1, #512	; 0x200
 800320a:	4807      	ldr	r0, [pc, #28]	; (8003228 <testButton+0x18c>)
 800320c:	f001 fa30 	bl	8004670 <HAL_GPIO_ReadPin>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d106      	bne.n	8003224 <testButton+0x188>
		  on_ten();
 8003216:	2201      	movs	r2, #1
 8003218:	f44f 7100 	mov.w	r1, #512	; 0x200
 800321c:	4803      	ldr	r0, [pc, #12]	; (800322c <testButton+0x190>)
 800321e:	f001 fa3f 	bl	80046a0 <HAL_GPIO_WritePin>
}
 8003222:	e7ff      	b.n	8003224 <testButton+0x188>
 8003224:	bf00      	nop
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40020000 	.word	0x40020000
 800322c:	40020400 	.word	0x40020400

08003230 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003230:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003268 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003234:	480d      	ldr	r0, [pc, #52]	; (800326c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003236:	490e      	ldr	r1, [pc, #56]	; (8003270 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003238:	4a0e      	ldr	r2, [pc, #56]	; (8003274 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800323a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800323c:	e002      	b.n	8003244 <LoopCopyDataInit>

0800323e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800323e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003242:	3304      	adds	r3, #4

08003244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003248:	d3f9      	bcc.n	800323e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800324a:	4a0b      	ldr	r2, [pc, #44]	; (8003278 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800324c:	4c0b      	ldr	r4, [pc, #44]	; (800327c <LoopFillZerobss+0x26>)
  movs r3, #0
 800324e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003250:	e001      	b.n	8003256 <LoopFillZerobss>

08003252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003254:	3204      	adds	r2, #4

08003256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003258:	d3fb      	bcc.n	8003252 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800325a:	f7ff ff0d 	bl	8003078 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800325e:	f002 fe7d 	bl	8005f5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003262:	f7fe ffe9 	bl	8002238 <main>
  bx  lr    
 8003266:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003268:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800326c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003270:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8003274:	080072b4 	.word	0x080072b4
  ldr r2, =_sbss
 8003278:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800327c:	2000027c 	.word	0x2000027c

08003280 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003280:	e7fe      	b.n	8003280 <ADC_IRQHandler>
	...

08003284 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003288:	4b0e      	ldr	r3, [pc, #56]	; (80032c4 <HAL_Init+0x40>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a0d      	ldr	r2, [pc, #52]	; (80032c4 <HAL_Init+0x40>)
 800328e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003292:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003294:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <HAL_Init+0x40>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a0a      	ldr	r2, [pc, #40]	; (80032c4 <HAL_Init+0x40>)
 800329a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800329e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032a0:	4b08      	ldr	r3, [pc, #32]	; (80032c4 <HAL_Init+0x40>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a07      	ldr	r2, [pc, #28]	; (80032c4 <HAL_Init+0x40>)
 80032a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032ac:	2003      	movs	r0, #3
 80032ae:	f000 fd31 	bl	8003d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032b2:	2000      	movs	r0, #0
 80032b4:	f000 f808 	bl	80032c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032b8:	f7ff fc7e 	bl	8002bb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40023c00 	.word	0x40023c00

080032c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032d0:	4b12      	ldr	r3, [pc, #72]	; (800331c <HAL_InitTick+0x54>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	4b12      	ldr	r3, [pc, #72]	; (8003320 <HAL_InitTick+0x58>)
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	4619      	mov	r1, r3
 80032da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032de:	fbb3 f3f1 	udiv	r3, r3, r1
 80032e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 fd49 	bl	8003d7e <HAL_SYSTICK_Config>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e00e      	b.n	8003314 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b0f      	cmp	r3, #15
 80032fa:	d80a      	bhi.n	8003312 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032fc:	2200      	movs	r2, #0
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	f04f 30ff 	mov.w	r0, #4294967295
 8003304:	f000 fd11 	bl	8003d2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003308:	4a06      	ldr	r2, [pc, #24]	; (8003324 <HAL_InitTick+0x5c>)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800330e:	2300      	movs	r3, #0
 8003310:	e000      	b.n	8003314 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
}
 8003314:	4618      	mov	r0, r3
 8003316:	3708      	adds	r7, #8
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	20000004 	.word	0x20000004
 8003320:	2000000c 	.word	0x2000000c
 8003324:	20000008 	.word	0x20000008

08003328 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800332c:	4b06      	ldr	r3, [pc, #24]	; (8003348 <HAL_IncTick+0x20>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	461a      	mov	r2, r3
 8003332:	4b06      	ldr	r3, [pc, #24]	; (800334c <HAL_IncTick+0x24>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4413      	add	r3, r2
 8003338:	4a04      	ldr	r2, [pc, #16]	; (800334c <HAL_IncTick+0x24>)
 800333a:	6013      	str	r3, [r2, #0]
}
 800333c:	bf00      	nop
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	2000000c 	.word	0x2000000c
 800334c:	20000248 	.word	0x20000248

08003350 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  return uwTick;
 8003354:	4b03      	ldr	r3, [pc, #12]	; (8003364 <HAL_GetTick+0x14>)
 8003356:	681b      	ldr	r3, [r3, #0]
}
 8003358:	4618      	mov	r0, r3
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	20000248 	.word	0x20000248

08003368 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003370:	f7ff ffee 	bl	8003350 <HAL_GetTick>
 8003374:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003380:	d005      	beq.n	800338e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003382:	4b0a      	ldr	r3, [pc, #40]	; (80033ac <HAL_Delay+0x44>)
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	461a      	mov	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	4413      	add	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800338e:	bf00      	nop
 8003390:	f7ff ffde 	bl	8003350 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	429a      	cmp	r2, r3
 800339e:	d8f7      	bhi.n	8003390 <HAL_Delay+0x28>
  {
  }
}
 80033a0:	bf00      	nop
 80033a2:	bf00      	nop
 80033a4:	3710      	adds	r7, #16
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	2000000c 	.word	0x2000000c

080033b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b8:	2300      	movs	r3, #0
 80033ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e033      	b.n	800342e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d109      	bne.n	80033e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f7ff fc1a 	bl	8002c08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	f003 0310 	and.w	r3, r3, #16
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d118      	bne.n	8003420 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033f6:	f023 0302 	bic.w	r3, r3, #2
 80033fa:	f043 0202 	orr.w	r2, r3, #2
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 faba 	bl	800397c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	f023 0303 	bic.w	r3, r3, #3
 8003416:	f043 0201 	orr.w	r2, r3, #1
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	641a      	str	r2, [r3, #64]	; 0x40
 800341e:	e001      	b.n	8003424 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800342c:	7bfb      	ldrb	r3, [r7, #15]
}
 800342e:	4618      	mov	r0, r3
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
	...

08003438 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003440:	2300      	movs	r3, #0
 8003442:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800344a:	2b01      	cmp	r3, #1
 800344c:	d101      	bne.n	8003452 <HAL_ADC_Start+0x1a>
 800344e:	2302      	movs	r3, #2
 8003450:	e097      	b.n	8003582 <HAL_ADC_Start+0x14a>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b01      	cmp	r3, #1
 8003466:	d018      	beq.n	800349a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689a      	ldr	r2, [r3, #8]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f042 0201 	orr.w	r2, r2, #1
 8003476:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003478:	4b45      	ldr	r3, [pc, #276]	; (8003590 <HAL_ADC_Start+0x158>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a45      	ldr	r2, [pc, #276]	; (8003594 <HAL_ADC_Start+0x15c>)
 800347e:	fba2 2303 	umull	r2, r3, r2, r3
 8003482:	0c9a      	lsrs	r2, r3, #18
 8003484:	4613      	mov	r3, r2
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	4413      	add	r3, r2
 800348a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800348c:	e002      	b.n	8003494 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	3b01      	subs	r3, #1
 8003492:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1f9      	bne.n	800348e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f003 0301 	and.w	r3, r3, #1
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d15f      	bne.n	8003568 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80034b0:	f023 0301 	bic.w	r3, r3, #1
 80034b4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d007      	beq.n	80034da <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034e6:	d106      	bne.n	80034f6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ec:	f023 0206 	bic.w	r2, r3, #6
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	645a      	str	r2, [r3, #68]	; 0x44
 80034f4:	e002      	b.n	80034fc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003504:	4b24      	ldr	r3, [pc, #144]	; (8003598 <HAL_ADC_Start+0x160>)
 8003506:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003510:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f003 031f 	and.w	r3, r3, #31
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10f      	bne.n	800353e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d129      	bne.n	8003580 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	689a      	ldr	r2, [r3, #8]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800353a:	609a      	str	r2, [r3, #8]
 800353c:	e020      	b.n	8003580 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a16      	ldr	r2, [pc, #88]	; (800359c <HAL_ADC_Start+0x164>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d11b      	bne.n	8003580 <HAL_ADC_Start+0x148>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d114      	bne.n	8003580 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	689a      	ldr	r2, [r3, #8]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003564:	609a      	str	r2, [r3, #8]
 8003566:	e00b      	b.n	8003580 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356c:	f043 0210 	orr.w	r2, r3, #16
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003578:	f043 0201 	orr.w	r2, r3, #1
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3714      	adds	r7, #20
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	20000004 	.word	0x20000004
 8003594:	431bde83 	.word	0x431bde83
 8003598:	40012300 	.word	0x40012300
 800359c:	40012000 	.word	0x40012000

080035a0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d101      	bne.n	80035b6 <HAL_ADC_Stop+0x16>
 80035b2:	2302      	movs	r3, #2
 80035b4:	e021      	b.n	80035fa <HAL_ADC_Stop+0x5a>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 0201 	bic.w	r2, r2, #1
 80035cc:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d109      	bne.n	80035f0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80035e4:	f023 0301 	bic.w	r3, r3, #1
 80035e8:	f043 0201 	orr.w	r2, r3, #1
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b084      	sub	sp, #16
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800361e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003622:	d113      	bne.n	800364c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800362e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003632:	d10b      	bne.n	800364c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003638:	f043 0220 	orr.w	r2, r3, #32
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e063      	b.n	8003714 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800364c:	f7ff fe80 	bl	8003350 <HAL_GetTick>
 8003650:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003652:	e021      	b.n	8003698 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365a:	d01d      	beq.n	8003698 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d007      	beq.n	8003672 <HAL_ADC_PollForConversion+0x6c>
 8003662:	f7ff fe75 	bl	8003350 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d212      	bcs.n	8003698 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b02      	cmp	r3, #2
 800367e:	d00b      	beq.n	8003698 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	f043 0204 	orr.w	r2, r3, #4
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e03d      	b.n	8003714 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d1d6      	bne.n	8003654 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f06f 0212 	mvn.w	r2, #18
 80036ae:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d123      	bne.n	8003712 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d11f      	bne.n	8003712 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d006      	beq.n	80036ee <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d111      	bne.n	8003712 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d105      	bne.n	8003712 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370a:	f043 0201 	orr.w	r2, r3, #1
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	4618      	mov	r0, r3
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800372a:	4618      	mov	r0, r3
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
	...

08003738 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003742:	2300      	movs	r3, #0
 8003744:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800374c:	2b01      	cmp	r3, #1
 800374e:	d101      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x1c>
 8003750:	2302      	movs	r3, #2
 8003752:	e105      	b.n	8003960 <HAL_ADC_ConfigChannel+0x228>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2b09      	cmp	r3, #9
 8003762:	d925      	bls.n	80037b0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68d9      	ldr	r1, [r3, #12]
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	b29b      	uxth	r3, r3
 8003770:	461a      	mov	r2, r3
 8003772:	4613      	mov	r3, r2
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	4413      	add	r3, r2
 8003778:	3b1e      	subs	r3, #30
 800377a:	2207      	movs	r2, #7
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	43da      	mvns	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	400a      	ands	r2, r1
 8003788:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68d9      	ldr	r1, [r3, #12]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	b29b      	uxth	r3, r3
 800379a:	4618      	mov	r0, r3
 800379c:	4603      	mov	r3, r0
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4403      	add	r3, r0
 80037a2:	3b1e      	subs	r3, #30
 80037a4:	409a      	lsls	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	60da      	str	r2, [r3, #12]
 80037ae:	e022      	b.n	80037f6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6919      	ldr	r1, [r3, #16]
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	461a      	mov	r2, r3
 80037be:	4613      	mov	r3, r2
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	4413      	add	r3, r2
 80037c4:	2207      	movs	r2, #7
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	43da      	mvns	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	400a      	ands	r2, r1
 80037d2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6919      	ldr	r1, [r3, #16]
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	689a      	ldr	r2, [r3, #8]
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	4618      	mov	r0, r3
 80037e6:	4603      	mov	r3, r0
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	4403      	add	r3, r0
 80037ec:	409a      	lsls	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2b06      	cmp	r3, #6
 80037fc:	d824      	bhi.n	8003848 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	4613      	mov	r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4413      	add	r3, r2
 800380e:	3b05      	subs	r3, #5
 8003810:	221f      	movs	r2, #31
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
 8003816:	43da      	mvns	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	400a      	ands	r2, r1
 800381e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	b29b      	uxth	r3, r3
 800382c:	4618      	mov	r0, r3
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	685a      	ldr	r2, [r3, #4]
 8003832:	4613      	mov	r3, r2
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	4413      	add	r3, r2
 8003838:	3b05      	subs	r3, #5
 800383a:	fa00 f203 	lsl.w	r2, r0, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	635a      	str	r2, [r3, #52]	; 0x34
 8003846:	e04c      	b.n	80038e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	2b0c      	cmp	r3, #12
 800384e:	d824      	bhi.n	800389a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	4613      	mov	r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	4413      	add	r3, r2
 8003860:	3b23      	subs	r3, #35	; 0x23
 8003862:	221f      	movs	r2, #31
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	43da      	mvns	r2, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	400a      	ands	r2, r1
 8003870:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	b29b      	uxth	r3, r3
 800387e:	4618      	mov	r0, r3
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685a      	ldr	r2, [r3, #4]
 8003884:	4613      	mov	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	4413      	add	r3, r2
 800388a:	3b23      	subs	r3, #35	; 0x23
 800388c:	fa00 f203 	lsl.w	r2, r0, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	631a      	str	r2, [r3, #48]	; 0x30
 8003898:	e023      	b.n	80038e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4413      	add	r3, r2
 80038aa:	3b41      	subs	r3, #65	; 0x41
 80038ac:	221f      	movs	r2, #31
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43da      	mvns	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	400a      	ands	r2, r1
 80038ba:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	4618      	mov	r0, r3
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	3b41      	subs	r3, #65	; 0x41
 80038d6:	fa00 f203 	lsl.w	r2, r0, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038e2:	4b22      	ldr	r3, [pc, #136]	; (800396c <HAL_ADC_ConfigChannel+0x234>)
 80038e4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a21      	ldr	r2, [pc, #132]	; (8003970 <HAL_ADC_ConfigChannel+0x238>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d109      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x1cc>
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2b12      	cmp	r3, #18
 80038f6:	d105      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a19      	ldr	r2, [pc, #100]	; (8003970 <HAL_ADC_ConfigChannel+0x238>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d123      	bne.n	8003956 <HAL_ADC_ConfigChannel+0x21e>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2b10      	cmp	r3, #16
 8003914:	d003      	beq.n	800391e <HAL_ADC_ConfigChannel+0x1e6>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2b11      	cmp	r3, #17
 800391c:	d11b      	bne.n	8003956 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2b10      	cmp	r3, #16
 8003930:	d111      	bne.n	8003956 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003932:	4b10      	ldr	r3, [pc, #64]	; (8003974 <HAL_ADC_ConfigChannel+0x23c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a10      	ldr	r2, [pc, #64]	; (8003978 <HAL_ADC_ConfigChannel+0x240>)
 8003938:	fba2 2303 	umull	r2, r3, r2, r3
 800393c:	0c9a      	lsrs	r2, r3, #18
 800393e:	4613      	mov	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	4413      	add	r3, r2
 8003944:	005b      	lsls	r3, r3, #1
 8003946:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003948:	e002      	b.n	8003950 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	3b01      	subs	r3, #1
 800394e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f9      	bne.n	800394a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800395e:	2300      	movs	r3, #0
}
 8003960:	4618      	mov	r0, r3
 8003962:	3714      	adds	r7, #20
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	40012300 	.word	0x40012300
 8003970:	40012000 	.word	0x40012000
 8003974:	20000004 	.word	0x20000004
 8003978:	431bde83 	.word	0x431bde83

0800397c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003984:	4b79      	ldr	r3, [pc, #484]	; (8003b6c <ADC_Init+0x1f0>)
 8003986:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	431a      	orrs	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	6859      	ldr	r1, [r3, #4]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	021a      	lsls	r2, r3, #8
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80039d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6859      	ldr	r1, [r3, #4]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	430a      	orrs	r2, r1
 80039e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	6899      	ldr	r1, [r3, #8]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68da      	ldr	r2, [r3, #12]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0e:	4a58      	ldr	r2, [pc, #352]	; (8003b70 <ADC_Init+0x1f4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d022      	beq.n	8003a5a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a22:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6899      	ldr	r1, [r3, #8]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689a      	ldr	r2, [r3, #8]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	6899      	ldr	r1, [r3, #8]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	430a      	orrs	r2, r1
 8003a56:	609a      	str	r2, [r3, #8]
 8003a58:	e00f      	b.n	8003a7a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689a      	ldr	r2, [r3, #8]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a78:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	689a      	ldr	r2, [r3, #8]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0202 	bic.w	r2, r2, #2
 8003a88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	6899      	ldr	r1, [r3, #8]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	7e1b      	ldrb	r3, [r3, #24]
 8003a94:	005a      	lsls	r2, r3, #1
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d01b      	beq.n	8003ae0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ab6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	685a      	ldr	r2, [r3, #4]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003ac6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	6859      	ldr	r1, [r3, #4]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	035a      	lsls	r2, r3, #13
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]
 8003ade:	e007      	b.n	8003af0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	685a      	ldr	r2, [r3, #4]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003afe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	051a      	lsls	r2, r3, #20
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6899      	ldr	r1, [r3, #8]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b32:	025a      	lsls	r2, r3, #9
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689a      	ldr	r2, [r3, #8]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6899      	ldr	r1, [r3, #8]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	029a      	lsls	r2, r3, #10
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	609a      	str	r2, [r3, #8]
}
 8003b60:	bf00      	nop
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr
 8003b6c:	40012300 	.word	0x40012300
 8003b70:	0f000001 	.word	0x0f000001

08003b74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f003 0307 	and.w	r3, r3, #7
 8003b82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b84:	4b0c      	ldr	r3, [pc, #48]	; (8003bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b90:	4013      	ands	r3, r2
 8003b92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ba4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ba6:	4a04      	ldr	r2, [pc, #16]	; (8003bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	60d3      	str	r3, [r2, #12]
}
 8003bac:	bf00      	nop
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bc0:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	0a1b      	lsrs	r3, r3, #8
 8003bc6:	f003 0307 	and.w	r3, r3, #7
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	e000ed00 	.word	0xe000ed00

08003bd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	4603      	mov	r3, r0
 8003be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	db0b      	blt.n	8003c02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bea:	79fb      	ldrb	r3, [r7, #7]
 8003bec:	f003 021f 	and.w	r2, r3, #31
 8003bf0:	4907      	ldr	r1, [pc, #28]	; (8003c10 <__NVIC_EnableIRQ+0x38>)
 8003bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf6:	095b      	lsrs	r3, r3, #5
 8003bf8:	2001      	movs	r0, #1
 8003bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8003bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	e000e100 	.word	0xe000e100

08003c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	6039      	str	r1, [r7, #0]
 8003c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	db0a      	blt.n	8003c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	b2da      	uxtb	r2, r3
 8003c2c:	490c      	ldr	r1, [pc, #48]	; (8003c60 <__NVIC_SetPriority+0x4c>)
 8003c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c32:	0112      	lsls	r2, r2, #4
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	440b      	add	r3, r1
 8003c38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c3c:	e00a      	b.n	8003c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	b2da      	uxtb	r2, r3
 8003c42:	4908      	ldr	r1, [pc, #32]	; (8003c64 <__NVIC_SetPriority+0x50>)
 8003c44:	79fb      	ldrb	r3, [r7, #7]
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	3b04      	subs	r3, #4
 8003c4c:	0112      	lsls	r2, r2, #4
 8003c4e:	b2d2      	uxtb	r2, r2
 8003c50:	440b      	add	r3, r1
 8003c52:	761a      	strb	r2, [r3, #24]
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr
 8003c60:	e000e100 	.word	0xe000e100
 8003c64:	e000ed00 	.word	0xe000ed00

08003c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b089      	sub	sp, #36	; 0x24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f1c3 0307 	rsb	r3, r3, #7
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	bf28      	it	cs
 8003c86:	2304      	movcs	r3, #4
 8003c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	3304      	adds	r3, #4
 8003c8e:	2b06      	cmp	r3, #6
 8003c90:	d902      	bls.n	8003c98 <NVIC_EncodePriority+0x30>
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	3b03      	subs	r3, #3
 8003c96:	e000      	b.n	8003c9a <NVIC_EncodePriority+0x32>
 8003c98:	2300      	movs	r3, #0
 8003c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca6:	43da      	mvns	r2, r3
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	401a      	ands	r2, r3
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cba:	43d9      	mvns	r1, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cc0:	4313      	orrs	r3, r2
         );
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3724      	adds	r7, #36	; 0x24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
	...

08003cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ce0:	d301      	bcc.n	8003ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e00f      	b.n	8003d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ce6:	4a0a      	ldr	r2, [pc, #40]	; (8003d10 <SysTick_Config+0x40>)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	3b01      	subs	r3, #1
 8003cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cee:	210f      	movs	r1, #15
 8003cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf4:	f7ff ff8e 	bl	8003c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cf8:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <SysTick_Config+0x40>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cfe:	4b04      	ldr	r3, [pc, #16]	; (8003d10 <SysTick_Config+0x40>)
 8003d00:	2207      	movs	r2, #7
 8003d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	e000e010 	.word	0xe000e010

08003d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f7ff ff29 	bl	8003b74 <__NVIC_SetPriorityGrouping>
}
 8003d22:	bf00      	nop
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b086      	sub	sp, #24
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	4603      	mov	r3, r0
 8003d32:	60b9      	str	r1, [r7, #8]
 8003d34:	607a      	str	r2, [r7, #4]
 8003d36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d3c:	f7ff ff3e 	bl	8003bbc <__NVIC_GetPriorityGrouping>
 8003d40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	68b9      	ldr	r1, [r7, #8]
 8003d46:	6978      	ldr	r0, [r7, #20]
 8003d48:	f7ff ff8e 	bl	8003c68 <NVIC_EncodePriority>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d52:	4611      	mov	r1, r2
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7ff ff5d 	bl	8003c14 <__NVIC_SetPriority>
}
 8003d5a:	bf00      	nop
 8003d5c:	3718      	adds	r7, #24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}

08003d62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d62:	b580      	push	{r7, lr}
 8003d64:	b082      	sub	sp, #8
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	4603      	mov	r3, r0
 8003d6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7ff ff31 	bl	8003bd8 <__NVIC_EnableIRQ>
}
 8003d76:	bf00      	nop
 8003d78:	3708      	adds	r7, #8
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}

08003d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d7e:	b580      	push	{r7, lr}
 8003d80:	b082      	sub	sp, #8
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7ff ffa2 	bl	8003cd0 <SysTick_Config>
 8003d8c:	4603      	mov	r3, r0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
	...

08003d98 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003daa:	4b23      	ldr	r3, [pc, #140]	; (8003e38 <HAL_FLASH_Program+0xa0>)
 8003dac:	7e1b      	ldrb	r3, [r3, #24]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d101      	bne.n	8003db6 <HAL_FLASH_Program+0x1e>
 8003db2:	2302      	movs	r3, #2
 8003db4:	e03b      	b.n	8003e2e <HAL_FLASH_Program+0x96>
 8003db6:	4b20      	ldr	r3, [pc, #128]	; (8003e38 <HAL_FLASH_Program+0xa0>)
 8003db8:	2201      	movs	r2, #1
 8003dba:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003dbc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003dc0:	f000 f870 	bl	8003ea4 <FLASH_WaitForLastOperation>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003dc8:	7dfb      	ldrb	r3, [r7, #23]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d12b      	bne.n	8003e26 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d105      	bne.n	8003de0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003dd4:	783b      	ldrb	r3, [r7, #0]
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	68b8      	ldr	r0, [r7, #8]
 8003dda:	f000 f91b 	bl	8004014 <FLASH_Program_Byte>
 8003dde:	e016      	b.n	8003e0e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d105      	bne.n	8003df2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003de6:	883b      	ldrh	r3, [r7, #0]
 8003de8:	4619      	mov	r1, r3
 8003dea:	68b8      	ldr	r0, [r7, #8]
 8003dec:	f000 f8ee 	bl	8003fcc <FLASH_Program_HalfWord>
 8003df0:	e00d      	b.n	8003e0e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d105      	bne.n	8003e04 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	68b8      	ldr	r0, [r7, #8]
 8003dfe:	f000 f8c3 	bl	8003f88 <FLASH_Program_Word>
 8003e02:	e004      	b.n	8003e0e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003e04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e08:	68b8      	ldr	r0, [r7, #8]
 8003e0a:	f000 f88b 	bl	8003f24 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e0e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e12:	f000 f847 	bl	8003ea4 <FLASH_WaitForLastOperation>
 8003e16:	4603      	mov	r3, r0
 8003e18:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003e1a:	4b08      	ldr	r3, [pc, #32]	; (8003e3c <HAL_FLASH_Program+0xa4>)
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	4a07      	ldr	r2, [pc, #28]	; (8003e3c <HAL_FLASH_Program+0xa4>)
 8003e20:	f023 0301 	bic.w	r3, r3, #1
 8003e24:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003e26:	4b04      	ldr	r3, [pc, #16]	; (8003e38 <HAL_FLASH_Program+0xa0>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3718      	adds	r7, #24
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	2000024c 	.word	0x2000024c
 8003e3c:	40023c00 	.word	0x40023c00

08003e40 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003e46:	2300      	movs	r3, #0
 8003e48:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003e4a:	4b0b      	ldr	r3, [pc, #44]	; (8003e78 <HAL_FLASH_Unlock+0x38>)
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	da0b      	bge.n	8003e6a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003e52:	4b09      	ldr	r3, [pc, #36]	; (8003e78 <HAL_FLASH_Unlock+0x38>)
 8003e54:	4a09      	ldr	r2, [pc, #36]	; (8003e7c <HAL_FLASH_Unlock+0x3c>)
 8003e56:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003e58:	4b07      	ldr	r3, [pc, #28]	; (8003e78 <HAL_FLASH_Unlock+0x38>)
 8003e5a:	4a09      	ldr	r2, [pc, #36]	; (8003e80 <HAL_FLASH_Unlock+0x40>)
 8003e5c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003e5e:	4b06      	ldr	r3, [pc, #24]	; (8003e78 <HAL_FLASH_Unlock+0x38>)
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	da01      	bge.n	8003e6a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003e6a:	79fb      	ldrb	r3, [r7, #7]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	40023c00 	.word	0x40023c00
 8003e7c:	45670123 	.word	0x45670123
 8003e80:	cdef89ab 	.word	0xcdef89ab

08003e84 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003e88:	4b05      	ldr	r3, [pc, #20]	; (8003ea0 <HAL_FLASH_Lock+0x1c>)
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	4a04      	ldr	r2, [pc, #16]	; (8003ea0 <HAL_FLASH_Lock+0x1c>)
 8003e8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003e92:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	40023c00 	.word	0x40023c00

08003ea4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003eac:	2300      	movs	r3, #0
 8003eae:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003eb0:	4b1a      	ldr	r3, [pc, #104]	; (8003f1c <FLASH_WaitForLastOperation+0x78>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003eb6:	f7ff fa4b 	bl	8003350 <HAL_GetTick>
 8003eba:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003ebc:	e010      	b.n	8003ee0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec4:	d00c      	beq.n	8003ee0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d007      	beq.n	8003edc <FLASH_WaitForLastOperation+0x38>
 8003ecc:	f7ff fa40 	bl	8003350 <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d201      	bcs.n	8003ee0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e019      	b.n	8003f14 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003ee0:	4b0f      	ldr	r3, [pc, #60]	; (8003f20 <FLASH_WaitForLastOperation+0x7c>)
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d1e8      	bne.n	8003ebe <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003eec:	4b0c      	ldr	r3, [pc, #48]	; (8003f20 <FLASH_WaitForLastOperation+0x7c>)
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003ef8:	4b09      	ldr	r3, [pc, #36]	; (8003f20 <FLASH_WaitForLastOperation+0x7c>)
 8003efa:	2201      	movs	r2, #1
 8003efc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003efe:	4b08      	ldr	r3, [pc, #32]	; (8003f20 <FLASH_WaitForLastOperation+0x7c>)
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d003      	beq.n	8003f12 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003f0a:	f000 f8a5 	bl	8004058 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e000      	b.n	8003f14 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
  
}  
 8003f14:	4618      	mov	r0, r3
 8003f16:	3710      	adds	r7, #16
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	2000024c 	.word	0x2000024c
 8003f20:	40023c00 	.word	0x40023c00

08003f24 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f30:	4b14      	ldr	r3, [pc, #80]	; (8003f84 <FLASH_Program_DoubleWord+0x60>)
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	4a13      	ldr	r2, [pc, #76]	; (8003f84 <FLASH_Program_DoubleWord+0x60>)
 8003f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003f3c:	4b11      	ldr	r3, [pc, #68]	; (8003f84 <FLASH_Program_DoubleWord+0x60>)
 8003f3e:	691b      	ldr	r3, [r3, #16]
 8003f40:	4a10      	ldr	r2, [pc, #64]	; (8003f84 <FLASH_Program_DoubleWord+0x60>)
 8003f42:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003f46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f48:	4b0e      	ldr	r3, [pc, #56]	; (8003f84 <FLASH_Program_DoubleWord+0x60>)
 8003f4a:	691b      	ldr	r3, [r3, #16]
 8003f4c:	4a0d      	ldr	r2, [pc, #52]	; (8003f84 <FLASH_Program_DoubleWord+0x60>)
 8003f4e:	f043 0301 	orr.w	r3, r3, #1
 8003f52:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003f5a:	f3bf 8f6f 	isb	sy
}
 8003f5e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003f60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003f64:	f04f 0200 	mov.w	r2, #0
 8003f68:	f04f 0300 	mov.w	r3, #0
 8003f6c:	000a      	movs	r2, r1
 8003f6e:	2300      	movs	r3, #0
 8003f70:	68f9      	ldr	r1, [r7, #12]
 8003f72:	3104      	adds	r1, #4
 8003f74:	4613      	mov	r3, r2
 8003f76:	600b      	str	r3, [r1, #0]
}
 8003f78:	bf00      	nop
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr
 8003f84:	40023c00 	.word	0x40023c00

08003f88 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f92:	4b0d      	ldr	r3, [pc, #52]	; (8003fc8 <FLASH_Program_Word+0x40>)
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	4a0c      	ldr	r2, [pc, #48]	; (8003fc8 <FLASH_Program_Word+0x40>)
 8003f98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f9c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003f9e:	4b0a      	ldr	r3, [pc, #40]	; (8003fc8 <FLASH_Program_Word+0x40>)
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	4a09      	ldr	r2, [pc, #36]	; (8003fc8 <FLASH_Program_Word+0x40>)
 8003fa4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fa8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003faa:	4b07      	ldr	r3, [pc, #28]	; (8003fc8 <FLASH_Program_Word+0x40>)
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	4a06      	ldr	r2, [pc, #24]	; (8003fc8 <FLASH_Program_Word+0x40>)
 8003fb0:	f043 0301 	orr.w	r3, r3, #1
 8003fb4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	601a      	str	r2, [r3, #0]
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	40023c00 	.word	0x40023c00

08003fcc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003fd8:	4b0d      	ldr	r3, [pc, #52]	; (8004010 <FLASH_Program_HalfWord+0x44>)
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	4a0c      	ldr	r2, [pc, #48]	; (8004010 <FLASH_Program_HalfWord+0x44>)
 8003fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fe2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003fe4:	4b0a      	ldr	r3, [pc, #40]	; (8004010 <FLASH_Program_HalfWord+0x44>)
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	4a09      	ldr	r2, [pc, #36]	; (8004010 <FLASH_Program_HalfWord+0x44>)
 8003fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003ff0:	4b07      	ldr	r3, [pc, #28]	; (8004010 <FLASH_Program_HalfWord+0x44>)
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	4a06      	ldr	r2, [pc, #24]	; (8004010 <FLASH_Program_HalfWord+0x44>)
 8003ff6:	f043 0301 	orr.w	r3, r3, #1
 8003ffa:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	887a      	ldrh	r2, [r7, #2]
 8004000:	801a      	strh	r2, [r3, #0]
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	40023c00 	.word	0x40023c00

08004014 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	460b      	mov	r3, r1
 800401e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004020:	4b0c      	ldr	r3, [pc, #48]	; (8004054 <FLASH_Program_Byte+0x40>)
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	4a0b      	ldr	r2, [pc, #44]	; (8004054 <FLASH_Program_Byte+0x40>)
 8004026:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800402a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800402c:	4b09      	ldr	r3, [pc, #36]	; (8004054 <FLASH_Program_Byte+0x40>)
 800402e:	4a09      	ldr	r2, [pc, #36]	; (8004054 <FLASH_Program_Byte+0x40>)
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004034:	4b07      	ldr	r3, [pc, #28]	; (8004054 <FLASH_Program_Byte+0x40>)
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	4a06      	ldr	r2, [pc, #24]	; (8004054 <FLASH_Program_Byte+0x40>)
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	701a      	strb	r2, [r3, #0]
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	40023c00 	.word	0x40023c00

08004058 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800405c:	4b2f      	ldr	r3, [pc, #188]	; (800411c <FLASH_SetErrorCode+0xc4>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	f003 0310 	and.w	r3, r3, #16
 8004064:	2b00      	cmp	r3, #0
 8004066:	d008      	beq.n	800407a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004068:	4b2d      	ldr	r3, [pc, #180]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	f043 0310 	orr.w	r3, r3, #16
 8004070:	4a2b      	ldr	r2, [pc, #172]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 8004072:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004074:	4b29      	ldr	r3, [pc, #164]	; (800411c <FLASH_SetErrorCode+0xc4>)
 8004076:	2210      	movs	r2, #16
 8004078:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800407a:	4b28      	ldr	r3, [pc, #160]	; (800411c <FLASH_SetErrorCode+0xc4>)
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f003 0320 	and.w	r3, r3, #32
 8004082:	2b00      	cmp	r3, #0
 8004084:	d008      	beq.n	8004098 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004086:	4b26      	ldr	r3, [pc, #152]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	f043 0308 	orr.w	r3, r3, #8
 800408e:	4a24      	ldr	r2, [pc, #144]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 8004090:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004092:	4b22      	ldr	r3, [pc, #136]	; (800411c <FLASH_SetErrorCode+0xc4>)
 8004094:	2220      	movs	r2, #32
 8004096:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004098:	4b20      	ldr	r3, [pc, #128]	; (800411c <FLASH_SetErrorCode+0xc4>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d008      	beq.n	80040b6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80040a4:	4b1e      	ldr	r3, [pc, #120]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 80040a6:	69db      	ldr	r3, [r3, #28]
 80040a8:	f043 0304 	orr.w	r3, r3, #4
 80040ac:	4a1c      	ldr	r2, [pc, #112]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 80040ae:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80040b0:	4b1a      	ldr	r3, [pc, #104]	; (800411c <FLASH_SetErrorCode+0xc4>)
 80040b2:	2240      	movs	r2, #64	; 0x40
 80040b4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80040b6:	4b19      	ldr	r3, [pc, #100]	; (800411c <FLASH_SetErrorCode+0xc4>)
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d008      	beq.n	80040d4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80040c2:	4b17      	ldr	r3, [pc, #92]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 80040c4:	69db      	ldr	r3, [r3, #28]
 80040c6:	f043 0302 	orr.w	r3, r3, #2
 80040ca:	4a15      	ldr	r2, [pc, #84]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 80040cc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80040ce:	4b13      	ldr	r3, [pc, #76]	; (800411c <FLASH_SetErrorCode+0xc4>)
 80040d0:	2280      	movs	r2, #128	; 0x80
 80040d2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80040d4:	4b11      	ldr	r3, [pc, #68]	; (800411c <FLASH_SetErrorCode+0xc4>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d009      	beq.n	80040f4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80040e0:	4b0f      	ldr	r3, [pc, #60]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 80040e2:	69db      	ldr	r3, [r3, #28]
 80040e4:	f043 0301 	orr.w	r3, r3, #1
 80040e8:	4a0d      	ldr	r2, [pc, #52]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 80040ea:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80040ec:	4b0b      	ldr	r3, [pc, #44]	; (800411c <FLASH_SetErrorCode+0xc4>)
 80040ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040f2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80040f4:	4b09      	ldr	r3, [pc, #36]	; (800411c <FLASH_SetErrorCode+0xc4>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	f003 0302 	and.w	r3, r3, #2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d008      	beq.n	8004112 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004100:	4b07      	ldr	r3, [pc, #28]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 8004102:	69db      	ldr	r3, [r3, #28]
 8004104:	f043 0320 	orr.w	r3, r3, #32
 8004108:	4a05      	ldr	r2, [pc, #20]	; (8004120 <FLASH_SetErrorCode+0xc8>)
 800410a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800410c:	4b03      	ldr	r3, [pc, #12]	; (800411c <FLASH_SetErrorCode+0xc4>)
 800410e:	2202      	movs	r2, #2
 8004110:	60da      	str	r2, [r3, #12]
  }
}
 8004112:	bf00      	nop
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr
 800411c:	40023c00 	.word	0x40023c00
 8004120:	2000024c 	.word	0x2000024c

08004124 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004132:	2300      	movs	r3, #0
 8004134:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004136:	4b31      	ldr	r3, [pc, #196]	; (80041fc <HAL_FLASHEx_Erase+0xd8>)
 8004138:	7e1b      	ldrb	r3, [r3, #24]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_FLASHEx_Erase+0x1e>
 800413e:	2302      	movs	r3, #2
 8004140:	e058      	b.n	80041f4 <HAL_FLASHEx_Erase+0xd0>
 8004142:	4b2e      	ldr	r3, [pc, #184]	; (80041fc <HAL_FLASHEx_Erase+0xd8>)
 8004144:	2201      	movs	r2, #1
 8004146:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004148:	f24c 3050 	movw	r0, #50000	; 0xc350
 800414c:	f7ff feaa 	bl	8003ea4 <FLASH_WaitForLastOperation>
 8004150:	4603      	mov	r3, r0
 8004152:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004154:	7bfb      	ldrb	r3, [r7, #15]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d148      	bne.n	80041ec <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	f04f 32ff 	mov.w	r2, #4294967295
 8004160:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d115      	bne.n	8004196 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	691b      	ldr	r3, [r3, #16]
 800416e:	b2da      	uxtb	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	4619      	mov	r1, r3
 8004176:	4610      	mov	r0, r2
 8004178:	f000 f844 	bl	8004204 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800417c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004180:	f7ff fe90 	bl	8003ea4 <FLASH_WaitForLastOperation>
 8004184:	4603      	mov	r3, r0
 8004186:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004188:	4b1d      	ldr	r3, [pc, #116]	; (8004200 <HAL_FLASHEx_Erase+0xdc>)
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	4a1c      	ldr	r2, [pc, #112]	; (8004200 <HAL_FLASHEx_Erase+0xdc>)
 800418e:	f023 0304 	bic.w	r3, r3, #4
 8004192:	6113      	str	r3, [r2, #16]
 8004194:	e028      	b.n	80041e8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	60bb      	str	r3, [r7, #8]
 800419c:	e01c      	b.n	80041d8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	4619      	mov	r1, r3
 80041a6:	68b8      	ldr	r0, [r7, #8]
 80041a8:	f000 f850 	bl	800424c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80041ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80041b0:	f7ff fe78 	bl	8003ea4 <FLASH_WaitForLastOperation>
 80041b4:	4603      	mov	r3, r0
 80041b6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80041b8:	4b11      	ldr	r3, [pc, #68]	; (8004200 <HAL_FLASHEx_Erase+0xdc>)
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	4a10      	ldr	r2, [pc, #64]	; (8004200 <HAL_FLASHEx_Erase+0xdc>)
 80041be:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80041c2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80041c4:	7bfb      	ldrb	r3, [r7, #15]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	601a      	str	r2, [r3, #0]
          break;
 80041d0:	e00a      	b.n	80041e8 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	3301      	adds	r3, #1
 80041d6:	60bb      	str	r3, [r7, #8]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68da      	ldr	r2, [r3, #12]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	4413      	add	r3, r2
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d3da      	bcc.n	800419e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80041e8:	f000 f878 	bl	80042dc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80041ec:	4b03      	ldr	r3, [pc, #12]	; (80041fc <HAL_FLASHEx_Erase+0xd8>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	761a      	strb	r2, [r3, #24]

  return status;
 80041f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	2000024c 	.word	0x2000024c
 8004200:	40023c00 	.word	0x40023c00

08004204 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	6039      	str	r1, [r7, #0]
 800420e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004210:	4b0d      	ldr	r3, [pc, #52]	; (8004248 <FLASH_MassErase+0x44>)
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	4a0c      	ldr	r2, [pc, #48]	; (8004248 <FLASH_MassErase+0x44>)
 8004216:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800421a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800421c:	4b0a      	ldr	r3, [pc, #40]	; (8004248 <FLASH_MassErase+0x44>)
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	4a09      	ldr	r2, [pc, #36]	; (8004248 <FLASH_MassErase+0x44>)
 8004222:	f043 0304 	orr.w	r3, r3, #4
 8004226:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8004228:	4b07      	ldr	r3, [pc, #28]	; (8004248 <FLASH_MassErase+0x44>)
 800422a:	691a      	ldr	r2, [r3, #16]
 800422c:	79fb      	ldrb	r3, [r7, #7]
 800422e:	021b      	lsls	r3, r3, #8
 8004230:	4313      	orrs	r3, r2
 8004232:	4a05      	ldr	r2, [pc, #20]	; (8004248 <FLASH_MassErase+0x44>)
 8004234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004238:	6113      	str	r3, [r2, #16]
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40023c00 	.word	0x40023c00

0800424c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004258:	2300      	movs	r3, #0
 800425a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800425c:	78fb      	ldrb	r3, [r7, #3]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d102      	bne.n	8004268 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	e010      	b.n	800428a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004268:	78fb      	ldrb	r3, [r7, #3]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d103      	bne.n	8004276 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800426e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004272:	60fb      	str	r3, [r7, #12]
 8004274:	e009      	b.n	800428a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004276:	78fb      	ldrb	r3, [r7, #3]
 8004278:	2b02      	cmp	r3, #2
 800427a:	d103      	bne.n	8004284 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800427c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004280:	60fb      	str	r3, [r7, #12]
 8004282:	e002      	b.n	800428a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004284:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004288:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800428a:	4b13      	ldr	r3, [pc, #76]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	4a12      	ldr	r2, [pc, #72]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 8004290:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004294:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004296:	4b10      	ldr	r3, [pc, #64]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 8004298:	691a      	ldr	r2, [r3, #16]
 800429a:	490f      	ldr	r1, [pc, #60]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4313      	orrs	r3, r2
 80042a0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80042a2:	4b0d      	ldr	r3, [pc, #52]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	4a0c      	ldr	r2, [pc, #48]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 80042a8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80042ac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80042ae:	4b0a      	ldr	r3, [pc, #40]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 80042b0:	691a      	ldr	r2, [r3, #16]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	00db      	lsls	r3, r3, #3
 80042b6:	4313      	orrs	r3, r2
 80042b8:	4a07      	ldr	r2, [pc, #28]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 80042ba:	f043 0302 	orr.w	r3, r3, #2
 80042be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80042c0:	4b05      	ldr	r3, [pc, #20]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	4a04      	ldr	r2, [pc, #16]	; (80042d8 <FLASH_Erase_Sector+0x8c>)
 80042c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ca:	6113      	str	r3, [r2, #16]
}
 80042cc:	bf00      	nop
 80042ce:	3714      	adds	r7, #20
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr
 80042d8:	40023c00 	.word	0x40023c00

080042dc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80042e0:	4b20      	ldr	r3, [pc, #128]	; (8004364 <FLASH_FlushCaches+0x88>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d017      	beq.n	800431c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80042ec:	4b1d      	ldr	r3, [pc, #116]	; (8004364 <FLASH_FlushCaches+0x88>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a1c      	ldr	r2, [pc, #112]	; (8004364 <FLASH_FlushCaches+0x88>)
 80042f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042f6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80042f8:	4b1a      	ldr	r3, [pc, #104]	; (8004364 <FLASH_FlushCaches+0x88>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a19      	ldr	r2, [pc, #100]	; (8004364 <FLASH_FlushCaches+0x88>)
 80042fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	4b17      	ldr	r3, [pc, #92]	; (8004364 <FLASH_FlushCaches+0x88>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a16      	ldr	r2, [pc, #88]	; (8004364 <FLASH_FlushCaches+0x88>)
 800430a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800430e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004310:	4b14      	ldr	r3, [pc, #80]	; (8004364 <FLASH_FlushCaches+0x88>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a13      	ldr	r2, [pc, #76]	; (8004364 <FLASH_FlushCaches+0x88>)
 8004316:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800431a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800431c:	4b11      	ldr	r3, [pc, #68]	; (8004364 <FLASH_FlushCaches+0x88>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004324:	2b00      	cmp	r3, #0
 8004326:	d017      	beq.n	8004358 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004328:	4b0e      	ldr	r3, [pc, #56]	; (8004364 <FLASH_FlushCaches+0x88>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a0d      	ldr	r2, [pc, #52]	; (8004364 <FLASH_FlushCaches+0x88>)
 800432e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004332:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004334:	4b0b      	ldr	r3, [pc, #44]	; (8004364 <FLASH_FlushCaches+0x88>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a0a      	ldr	r2, [pc, #40]	; (8004364 <FLASH_FlushCaches+0x88>)
 800433a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800433e:	6013      	str	r3, [r2, #0]
 8004340:	4b08      	ldr	r3, [pc, #32]	; (8004364 <FLASH_FlushCaches+0x88>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a07      	ldr	r2, [pc, #28]	; (8004364 <FLASH_FlushCaches+0x88>)
 8004346:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800434a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800434c:	4b05      	ldr	r3, [pc, #20]	; (8004364 <FLASH_FlushCaches+0x88>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a04      	ldr	r2, [pc, #16]	; (8004364 <FLASH_FlushCaches+0x88>)
 8004352:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004356:	6013      	str	r3, [r2, #0]
  }
}
 8004358:	bf00      	nop
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	40023c00 	.word	0x40023c00

08004368 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004368:	b480      	push	{r7}
 800436a:	b089      	sub	sp, #36	; 0x24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004372:	2300      	movs	r3, #0
 8004374:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004376:	2300      	movs	r3, #0
 8004378:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800437a:	2300      	movs	r3, #0
 800437c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800437e:	2300      	movs	r3, #0
 8004380:	61fb      	str	r3, [r7, #28]
 8004382:	e159      	b.n	8004638 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004384:	2201      	movs	r2, #1
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	4013      	ands	r3, r2
 8004396:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	429a      	cmp	r2, r3
 800439e:	f040 8148 	bne.w	8004632 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f003 0303 	and.w	r3, r3, #3
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d005      	beq.n	80043ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d130      	bne.n	800441c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	2203      	movs	r2, #3
 80043c6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ca:	43db      	mvns	r3, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4013      	ands	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	68da      	ldr	r2, [r3, #12]
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	69ba      	ldr	r2, [r7, #24]
 80043e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043f0:	2201      	movs	r2, #1
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	43db      	mvns	r3, r3
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4013      	ands	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	091b      	lsrs	r3, r3, #4
 8004406:	f003 0201 	and.w	r2, r3, #1
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	fa02 f303 	lsl.w	r3, r2, r3
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	4313      	orrs	r3, r2
 8004414:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f003 0303 	and.w	r3, r3, #3
 8004424:	2b03      	cmp	r3, #3
 8004426:	d017      	beq.n	8004458 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	2203      	movs	r2, #3
 8004434:	fa02 f303 	lsl.w	r3, r2, r3
 8004438:	43db      	mvns	r3, r3
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	4013      	ands	r3, r2
 800443e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	689a      	ldr	r2, [r3, #8]
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	005b      	lsls	r3, r3, #1
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	4313      	orrs	r3, r2
 8004450:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 0303 	and.w	r3, r3, #3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d123      	bne.n	80044ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	08da      	lsrs	r2, r3, #3
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	3208      	adds	r2, #8
 800446c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004470:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	220f      	movs	r2, #15
 800447c:	fa02 f303 	lsl.w	r3, r2, r3
 8004480:	43db      	mvns	r3, r3
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	4013      	ands	r3, r2
 8004486:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	691a      	ldr	r2, [r3, #16]
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	f003 0307 	and.w	r3, r3, #7
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	4313      	orrs	r3, r2
 800449c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	08da      	lsrs	r2, r3, #3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	3208      	adds	r2, #8
 80044a6:	69b9      	ldr	r1, [r7, #24]
 80044a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	2203      	movs	r2, #3
 80044b8:	fa02 f303 	lsl.w	r3, r2, r3
 80044bc:	43db      	mvns	r3, r3
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	4013      	ands	r3, r2
 80044c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f003 0203 	and.w	r2, r3, #3
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	005b      	lsls	r3, r3, #1
 80044d0:	fa02 f303 	lsl.w	r3, r2, r3
 80044d4:	69ba      	ldr	r2, [r7, #24]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	f000 80a2 	beq.w	8004632 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ee:	2300      	movs	r3, #0
 80044f0:	60fb      	str	r3, [r7, #12]
 80044f2:	4b57      	ldr	r3, [pc, #348]	; (8004650 <HAL_GPIO_Init+0x2e8>)
 80044f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f6:	4a56      	ldr	r2, [pc, #344]	; (8004650 <HAL_GPIO_Init+0x2e8>)
 80044f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044fc:	6453      	str	r3, [r2, #68]	; 0x44
 80044fe:	4b54      	ldr	r3, [pc, #336]	; (8004650 <HAL_GPIO_Init+0x2e8>)
 8004500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004502:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004506:	60fb      	str	r3, [r7, #12]
 8004508:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800450a:	4a52      	ldr	r2, [pc, #328]	; (8004654 <HAL_GPIO_Init+0x2ec>)
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	089b      	lsrs	r3, r3, #2
 8004510:	3302      	adds	r3, #2
 8004512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004516:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	220f      	movs	r2, #15
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	4013      	ands	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a49      	ldr	r2, [pc, #292]	; (8004658 <HAL_GPIO_Init+0x2f0>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d019      	beq.n	800456a <HAL_GPIO_Init+0x202>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a48      	ldr	r2, [pc, #288]	; (800465c <HAL_GPIO_Init+0x2f4>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d013      	beq.n	8004566 <HAL_GPIO_Init+0x1fe>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a47      	ldr	r2, [pc, #284]	; (8004660 <HAL_GPIO_Init+0x2f8>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d00d      	beq.n	8004562 <HAL_GPIO_Init+0x1fa>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a46      	ldr	r2, [pc, #280]	; (8004664 <HAL_GPIO_Init+0x2fc>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d007      	beq.n	800455e <HAL_GPIO_Init+0x1f6>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a45      	ldr	r2, [pc, #276]	; (8004668 <HAL_GPIO_Init+0x300>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d101      	bne.n	800455a <HAL_GPIO_Init+0x1f2>
 8004556:	2304      	movs	r3, #4
 8004558:	e008      	b.n	800456c <HAL_GPIO_Init+0x204>
 800455a:	2307      	movs	r3, #7
 800455c:	e006      	b.n	800456c <HAL_GPIO_Init+0x204>
 800455e:	2303      	movs	r3, #3
 8004560:	e004      	b.n	800456c <HAL_GPIO_Init+0x204>
 8004562:	2302      	movs	r3, #2
 8004564:	e002      	b.n	800456c <HAL_GPIO_Init+0x204>
 8004566:	2301      	movs	r3, #1
 8004568:	e000      	b.n	800456c <HAL_GPIO_Init+0x204>
 800456a:	2300      	movs	r3, #0
 800456c:	69fa      	ldr	r2, [r7, #28]
 800456e:	f002 0203 	and.w	r2, r2, #3
 8004572:	0092      	lsls	r2, r2, #2
 8004574:	4093      	lsls	r3, r2
 8004576:	69ba      	ldr	r2, [r7, #24]
 8004578:	4313      	orrs	r3, r2
 800457a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800457c:	4935      	ldr	r1, [pc, #212]	; (8004654 <HAL_GPIO_Init+0x2ec>)
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	089b      	lsrs	r3, r3, #2
 8004582:	3302      	adds	r3, #2
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800458a:	4b38      	ldr	r3, [pc, #224]	; (800466c <HAL_GPIO_Init+0x304>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	43db      	mvns	r3, r3
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	4013      	ands	r3, r2
 8004598:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d003      	beq.n	80045ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80045ae:	4a2f      	ldr	r2, [pc, #188]	; (800466c <HAL_GPIO_Init+0x304>)
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80045b4:	4b2d      	ldr	r3, [pc, #180]	; (800466c <HAL_GPIO_Init+0x304>)
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	43db      	mvns	r3, r3
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	4013      	ands	r3, r2
 80045c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045d8:	4a24      	ldr	r2, [pc, #144]	; (800466c <HAL_GPIO_Init+0x304>)
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045de:	4b23      	ldr	r3, [pc, #140]	; (800466c <HAL_GPIO_Init+0x304>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	43db      	mvns	r3, r3
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	4013      	ands	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d003      	beq.n	8004602 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	4313      	orrs	r3, r2
 8004600:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004602:	4a1a      	ldr	r2, [pc, #104]	; (800466c <HAL_GPIO_Init+0x304>)
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004608:	4b18      	ldr	r3, [pc, #96]	; (800466c <HAL_GPIO_Init+0x304>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	43db      	mvns	r3, r3
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	4013      	ands	r3, r2
 8004616:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d003      	beq.n	800462c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	4313      	orrs	r3, r2
 800462a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800462c:	4a0f      	ldr	r2, [pc, #60]	; (800466c <HAL_GPIO_Init+0x304>)
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	3301      	adds	r3, #1
 8004636:	61fb      	str	r3, [r7, #28]
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	2b0f      	cmp	r3, #15
 800463c:	f67f aea2 	bls.w	8004384 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004640:	bf00      	nop
 8004642:	bf00      	nop
 8004644:	3724      	adds	r7, #36	; 0x24
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	40023800 	.word	0x40023800
 8004654:	40013800 	.word	0x40013800
 8004658:	40020000 	.word	0x40020000
 800465c:	40020400 	.word	0x40020400
 8004660:	40020800 	.word	0x40020800
 8004664:	40020c00 	.word	0x40020c00
 8004668:	40021000 	.word	0x40021000
 800466c:	40013c00 	.word	0x40013c00

08004670 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	460b      	mov	r3, r1
 800467a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	691a      	ldr	r2, [r3, #16]
 8004680:	887b      	ldrh	r3, [r7, #2]
 8004682:	4013      	ands	r3, r2
 8004684:	2b00      	cmp	r3, #0
 8004686:	d002      	beq.n	800468e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004688:	2301      	movs	r3, #1
 800468a:	73fb      	strb	r3, [r7, #15]
 800468c:	e001      	b.n	8004692 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800468e:	2300      	movs	r3, #0
 8004690:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004692:	7bfb      	ldrb	r3, [r7, #15]
}
 8004694:	4618      	mov	r0, r3
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	460b      	mov	r3, r1
 80046aa:	807b      	strh	r3, [r7, #2]
 80046ac:	4613      	mov	r3, r2
 80046ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046b0:	787b      	ldrb	r3, [r7, #1]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046b6:	887a      	ldrh	r2, [r7, #2]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80046bc:	e003      	b.n	80046c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80046be:	887b      	ldrh	r3, [r7, #2]
 80046c0:	041a      	lsls	r2, r3, #16
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	619a      	str	r2, [r3, #24]
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
	...

080046d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e12b      	b.n	800493e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d106      	bne.n	8004700 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7fe fac8 	bl	8002c90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2224      	movs	r2, #36	; 0x24
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0201 	bic.w	r2, r2, #1
 8004716:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004726:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004736:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004738:	f001 f976 	bl	8005a28 <HAL_RCC_GetPCLK1Freq>
 800473c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	4a81      	ldr	r2, [pc, #516]	; (8004948 <HAL_I2C_Init+0x274>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d807      	bhi.n	8004758 <HAL_I2C_Init+0x84>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	4a80      	ldr	r2, [pc, #512]	; (800494c <HAL_I2C_Init+0x278>)
 800474c:	4293      	cmp	r3, r2
 800474e:	bf94      	ite	ls
 8004750:	2301      	movls	r3, #1
 8004752:	2300      	movhi	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	e006      	b.n	8004766 <HAL_I2C_Init+0x92>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	4a7d      	ldr	r2, [pc, #500]	; (8004950 <HAL_I2C_Init+0x27c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	bf94      	ite	ls
 8004760:	2301      	movls	r3, #1
 8004762:	2300      	movhi	r3, #0
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d001      	beq.n	800476e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e0e7      	b.n	800493e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	4a78      	ldr	r2, [pc, #480]	; (8004954 <HAL_I2C_Init+0x280>)
 8004772:	fba2 2303 	umull	r2, r3, r2, r3
 8004776:	0c9b      	lsrs	r3, r3, #18
 8004778:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68ba      	ldr	r2, [r7, #8]
 800478a:	430a      	orrs	r2, r1
 800478c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	6a1b      	ldr	r3, [r3, #32]
 8004794:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	4a6a      	ldr	r2, [pc, #424]	; (8004948 <HAL_I2C_Init+0x274>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d802      	bhi.n	80047a8 <HAL_I2C_Init+0xd4>
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	3301      	adds	r3, #1
 80047a6:	e009      	b.n	80047bc <HAL_I2C_Init+0xe8>
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80047ae:	fb02 f303 	mul.w	r3, r2, r3
 80047b2:	4a69      	ldr	r2, [pc, #420]	; (8004958 <HAL_I2C_Init+0x284>)
 80047b4:	fba2 2303 	umull	r2, r3, r2, r3
 80047b8:	099b      	lsrs	r3, r3, #6
 80047ba:	3301      	adds	r3, #1
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	6812      	ldr	r2, [r2, #0]
 80047c0:	430b      	orrs	r3, r1
 80047c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80047ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	495c      	ldr	r1, [pc, #368]	; (8004948 <HAL_I2C_Init+0x274>)
 80047d8:	428b      	cmp	r3, r1
 80047da:	d819      	bhi.n	8004810 <HAL_I2C_Init+0x13c>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	1e59      	subs	r1, r3, #1
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80047ea:	1c59      	adds	r1, r3, #1
 80047ec:	f640 73fc 	movw	r3, #4092	; 0xffc
 80047f0:	400b      	ands	r3, r1
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00a      	beq.n	800480c <HAL_I2C_Init+0x138>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	1e59      	subs	r1, r3, #1
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	005b      	lsls	r3, r3, #1
 8004800:	fbb1 f3f3 	udiv	r3, r1, r3
 8004804:	3301      	adds	r3, #1
 8004806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800480a:	e051      	b.n	80048b0 <HAL_I2C_Init+0x1dc>
 800480c:	2304      	movs	r3, #4
 800480e:	e04f      	b.n	80048b0 <HAL_I2C_Init+0x1dc>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d111      	bne.n	800483c <HAL_I2C_Init+0x168>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	1e58      	subs	r0, r3, #1
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6859      	ldr	r1, [r3, #4]
 8004820:	460b      	mov	r3, r1
 8004822:	005b      	lsls	r3, r3, #1
 8004824:	440b      	add	r3, r1
 8004826:	fbb0 f3f3 	udiv	r3, r0, r3
 800482a:	3301      	adds	r3, #1
 800482c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004830:	2b00      	cmp	r3, #0
 8004832:	bf0c      	ite	eq
 8004834:	2301      	moveq	r3, #1
 8004836:	2300      	movne	r3, #0
 8004838:	b2db      	uxtb	r3, r3
 800483a:	e012      	b.n	8004862 <HAL_I2C_Init+0x18e>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	1e58      	subs	r0, r3, #1
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6859      	ldr	r1, [r3, #4]
 8004844:	460b      	mov	r3, r1
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	440b      	add	r3, r1
 800484a:	0099      	lsls	r1, r3, #2
 800484c:	440b      	add	r3, r1
 800484e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004852:	3301      	adds	r3, #1
 8004854:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004858:	2b00      	cmp	r3, #0
 800485a:	bf0c      	ite	eq
 800485c:	2301      	moveq	r3, #1
 800485e:	2300      	movne	r3, #0
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <HAL_I2C_Init+0x196>
 8004866:	2301      	movs	r3, #1
 8004868:	e022      	b.n	80048b0 <HAL_I2C_Init+0x1dc>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10e      	bne.n	8004890 <HAL_I2C_Init+0x1bc>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	1e58      	subs	r0, r3, #1
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6859      	ldr	r1, [r3, #4]
 800487a:	460b      	mov	r3, r1
 800487c:	005b      	lsls	r3, r3, #1
 800487e:	440b      	add	r3, r1
 8004880:	fbb0 f3f3 	udiv	r3, r0, r3
 8004884:	3301      	adds	r3, #1
 8004886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800488a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800488e:	e00f      	b.n	80048b0 <HAL_I2C_Init+0x1dc>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	1e58      	subs	r0, r3, #1
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6859      	ldr	r1, [r3, #4]
 8004898:	460b      	mov	r3, r1
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	440b      	add	r3, r1
 800489e:	0099      	lsls	r1, r3, #2
 80048a0:	440b      	add	r3, r1
 80048a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80048a6:	3301      	adds	r3, #1
 80048a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80048b0:	6879      	ldr	r1, [r7, #4]
 80048b2:	6809      	ldr	r1, [r1, #0]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	69da      	ldr	r2, [r3, #28]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	431a      	orrs	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80048de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	6911      	ldr	r1, [r2, #16]
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	68d2      	ldr	r2, [r2, #12]
 80048ea:	4311      	orrs	r1, r2
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	6812      	ldr	r2, [r2, #0]
 80048f0:	430b      	orrs	r3, r1
 80048f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	695a      	ldr	r2, [r3, #20]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	699b      	ldr	r3, [r3, #24]
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	430a      	orrs	r2, r1
 800490e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2220      	movs	r2, #32
 800492a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	000186a0 	.word	0x000186a0
 800494c:	001e847f 	.word	0x001e847f
 8004950:	003d08ff 	.word	0x003d08ff
 8004954:	431bde83 	.word	0x431bde83
 8004958:	10624dd3 	.word	0x10624dd3

0800495c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b088      	sub	sp, #32
 8004960:	af02      	add	r7, sp, #8
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	607a      	str	r2, [r7, #4]
 8004966:	461a      	mov	r2, r3
 8004968:	460b      	mov	r3, r1
 800496a:	817b      	strh	r3, [r7, #10]
 800496c:	4613      	mov	r3, r2
 800496e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004970:	f7fe fcee 	bl	8003350 <HAL_GetTick>
 8004974:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b20      	cmp	r3, #32
 8004980:	f040 80e0 	bne.w	8004b44 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	9300      	str	r3, [sp, #0]
 8004988:	2319      	movs	r3, #25
 800498a:	2201      	movs	r2, #1
 800498c:	4970      	ldr	r1, [pc, #448]	; (8004b50 <HAL_I2C_Master_Transmit+0x1f4>)
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f000 fa92 	bl	8004eb8 <I2C_WaitOnFlagUntilTimeout>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800499a:	2302      	movs	r3, #2
 800499c:	e0d3      	b.n	8004b46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d101      	bne.n	80049ac <HAL_I2C_Master_Transmit+0x50>
 80049a8:	2302      	movs	r3, #2
 80049aa:	e0cc      	b.n	8004b46 <HAL_I2C_Master_Transmit+0x1ea>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d007      	beq.n	80049d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f042 0201 	orr.w	r2, r2, #1
 80049d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2221      	movs	r2, #33	; 0x21
 80049e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2210      	movs	r2, #16
 80049ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	893a      	ldrh	r2, [r7, #8]
 8004a02:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	4a50      	ldr	r2, [pc, #320]	; (8004b54 <HAL_I2C_Master_Transmit+0x1f8>)
 8004a12:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a14:	8979      	ldrh	r1, [r7, #10]
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	6a3a      	ldr	r2, [r7, #32]
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f000 f9ca 	bl	8004db4 <I2C_MasterRequestWrite>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e08d      	b.n	8004b46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	613b      	str	r3, [r7, #16]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	613b      	str	r3, [r7, #16]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	613b      	str	r3, [r7, #16]
 8004a3e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004a40:	e066      	b.n	8004b10 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	6a39      	ldr	r1, [r7, #32]
 8004a46:	68f8      	ldr	r0, [r7, #12]
 8004a48:	f000 fb0c 	bl	8005064 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00d      	beq.n	8004a6e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	2b04      	cmp	r3, #4
 8004a58:	d107      	bne.n	8004a6a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e06b      	b.n	8004b46 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a72:	781a      	ldrb	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a96:	3b01      	subs	r3, #1
 8004a98:	b29a      	uxth	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b04      	cmp	r3, #4
 8004aaa:	d11b      	bne.n	8004ae4 <HAL_I2C_Master_Transmit+0x188>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d017      	beq.n	8004ae4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab8:	781a      	ldrb	r2, [r3, #0]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	b29a      	uxth	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004adc:	3b01      	subs	r3, #1
 8004ade:	b29a      	uxth	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	6a39      	ldr	r1, [r7, #32]
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f000 fafc 	bl	80050e6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00d      	beq.n	8004b10 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af8:	2b04      	cmp	r3, #4
 8004afa:	d107      	bne.n	8004b0c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b0a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e01a      	b.n	8004b46 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d194      	bne.n	8004a42 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b40:	2300      	movs	r3, #0
 8004b42:	e000      	b.n	8004b46 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004b44:	2302      	movs	r3, #2
  }
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3718      	adds	r7, #24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	00100002 	.word	0x00100002
 8004b54:	ffff0000 	.word	0xffff0000

08004b58 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b08a      	sub	sp, #40	; 0x28
 8004b5c:	af02      	add	r7, sp, #8
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	607a      	str	r2, [r7, #4]
 8004b62:	603b      	str	r3, [r7, #0]
 8004b64:	460b      	mov	r3, r1
 8004b66:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004b68:	f7fe fbf2 	bl	8003350 <HAL_GetTick>
 8004b6c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b20      	cmp	r3, #32
 8004b7c:	f040 8111 	bne.w	8004da2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	9300      	str	r3, [sp, #0]
 8004b84:	2319      	movs	r3, #25
 8004b86:	2201      	movs	r2, #1
 8004b88:	4988      	ldr	r1, [pc, #544]	; (8004dac <HAL_I2C_IsDeviceReady+0x254>)
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f000 f994 	bl	8004eb8 <I2C_WaitOnFlagUntilTimeout>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004b96:	2302      	movs	r3, #2
 8004b98:	e104      	b.n	8004da4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_I2C_IsDeviceReady+0x50>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e0fd      	b.n	8004da4 <HAL_I2C_IsDeviceReady+0x24c>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d007      	beq.n	8004bce <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f042 0201 	orr.w	r2, r2, #1
 8004bcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bdc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2224      	movs	r2, #36	; 0x24
 8004be2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2200      	movs	r2, #0
 8004bea:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	4a70      	ldr	r2, [pc, #448]	; (8004db0 <HAL_I2C_IsDeviceReady+0x258>)
 8004bf0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c00:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	9300      	str	r3, [sp, #0]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 f952 	bl	8004eb8 <I2C_WaitOnFlagUntilTimeout>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00d      	beq.n	8004c36 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c28:	d103      	bne.n	8004c32 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c30:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e0b6      	b.n	8004da4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c36:	897b      	ldrh	r3, [r7, #10]
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c44:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004c46:	f7fe fb83 	bl	8003350 <HAL_GetTick>
 8004c4a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	bf0c      	ite	eq
 8004c5a:	2301      	moveq	r3, #1
 8004c5c:	2300      	movne	r3, #0
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c70:	bf0c      	ite	eq
 8004c72:	2301      	moveq	r3, #1
 8004c74:	2300      	movne	r3, #0
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004c7a:	e025      	b.n	8004cc8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c7c:	f7fe fb68 	bl	8003350 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d302      	bcc.n	8004c92 <HAL_I2C_IsDeviceReady+0x13a>
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d103      	bne.n	8004c9a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	22a0      	movs	r2, #160	; 0xa0
 8004c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	bf0c      	ite	eq
 8004ca8:	2301      	moveq	r3, #1
 8004caa:	2300      	movne	r3, #0
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cbe:	bf0c      	ite	eq
 8004cc0:	2301      	moveq	r3, #1
 8004cc2:	2300      	movne	r3, #0
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	2ba0      	cmp	r3, #160	; 0xa0
 8004cd2:	d005      	beq.n	8004ce0 <HAL_I2C_IsDeviceReady+0x188>
 8004cd4:	7dfb      	ldrb	r3, [r7, #23]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d102      	bne.n	8004ce0 <HAL_I2C_IsDeviceReady+0x188>
 8004cda:	7dbb      	ldrb	r3, [r7, #22]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d0cd      	beq.n	8004c7c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d129      	bne.n	8004d4a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d04:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d06:	2300      	movs	r3, #0
 8004d08:	613b      	str	r3, [r7, #16]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	613b      	str	r3, [r7, #16]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	613b      	str	r3, [r7, #16]
 8004d1a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	2319      	movs	r3, #25
 8004d22:	2201      	movs	r2, #1
 8004d24:	4921      	ldr	r1, [pc, #132]	; (8004dac <HAL_I2C_IsDeviceReady+0x254>)
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f000 f8c6 	bl	8004eb8 <I2C_WaitOnFlagUntilTimeout>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e036      	b.n	8004da4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2220      	movs	r2, #32
 8004d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004d46:	2300      	movs	r3, #0
 8004d48:	e02c      	b.n	8004da4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d58:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d62:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	2319      	movs	r3, #25
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	490f      	ldr	r1, [pc, #60]	; (8004dac <HAL_I2C_IsDeviceReady+0x254>)
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f000 f8a2 	bl	8004eb8 <I2C_WaitOnFlagUntilTimeout>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d001      	beq.n	8004d7e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e012      	b.n	8004da4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	3301      	adds	r3, #1
 8004d82:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	f4ff af32 	bcc.w	8004bf2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2220      	movs	r2, #32
 8004d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e000      	b.n	8004da4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004da2:	2302      	movs	r3, #2
  }
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3720      	adds	r7, #32
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	00100002 	.word	0x00100002
 8004db0:	ffff0000 	.word	0xffff0000

08004db4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b088      	sub	sp, #32
 8004db8:	af02      	add	r7, sp, #8
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	607a      	str	r2, [r7, #4]
 8004dbe:	603b      	str	r3, [r7, #0]
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	2b08      	cmp	r3, #8
 8004dce:	d006      	beq.n	8004dde <I2C_MasterRequestWrite+0x2a>
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d003      	beq.n	8004dde <I2C_MasterRequestWrite+0x2a>
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ddc:	d108      	bne.n	8004df0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	e00b      	b.n	8004e08 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df4:	2b12      	cmp	r3, #18
 8004df6:	d107      	bne.n	8004e08 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e06:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	9300      	str	r3, [sp, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 f84f 	bl	8004eb8 <I2C_WaitOnFlagUntilTimeout>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00d      	beq.n	8004e3c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e2e:	d103      	bne.n	8004e38 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e36:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e035      	b.n	8004ea8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e44:	d108      	bne.n	8004e58 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e46:	897b      	ldrh	r3, [r7, #10]
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e54:	611a      	str	r2, [r3, #16]
 8004e56:	e01b      	b.n	8004e90 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004e58:	897b      	ldrh	r3, [r7, #10]
 8004e5a:	11db      	asrs	r3, r3, #7
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	f003 0306 	and.w	r3, r3, #6
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	f063 030f 	orn	r3, r3, #15
 8004e68:	b2da      	uxtb	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	490e      	ldr	r1, [pc, #56]	; (8004eb0 <I2C_MasterRequestWrite+0xfc>)
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 f875 	bl	8004f66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d001      	beq.n	8004e86 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e010      	b.n	8004ea8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004e86:	897b      	ldrh	r3, [r7, #10]
 8004e88:	b2da      	uxtb	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	4907      	ldr	r1, [pc, #28]	; (8004eb4 <I2C_MasterRequestWrite+0x100>)
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 f865 	bl	8004f66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d001      	beq.n	8004ea6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e000      	b.n	8004ea8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	00010008 	.word	0x00010008
 8004eb4:	00010002 	.word	0x00010002

08004eb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	603b      	str	r3, [r7, #0]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ec8:	e025      	b.n	8004f16 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed0:	d021      	beq.n	8004f16 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ed2:	f7fe fa3d 	bl	8003350 <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d302      	bcc.n	8004ee8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d116      	bne.n	8004f16 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2220      	movs	r2, #32
 8004ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f02:	f043 0220 	orr.w	r2, r3, #32
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e023      	b.n	8004f5e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	0c1b      	lsrs	r3, r3, #16
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d10d      	bne.n	8004f3c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	43da      	mvns	r2, r3
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	bf0c      	ite	eq
 8004f32:	2301      	moveq	r3, #1
 8004f34:	2300      	movne	r3, #0
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	461a      	mov	r2, r3
 8004f3a:	e00c      	b.n	8004f56 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	43da      	mvns	r2, r3
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	4013      	ands	r3, r2
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	bf0c      	ite	eq
 8004f4e:	2301      	moveq	r3, #1
 8004f50:	2300      	movne	r3, #0
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	461a      	mov	r2, r3
 8004f56:	79fb      	ldrb	r3, [r7, #7]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d0b6      	beq.n	8004eca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b084      	sub	sp, #16
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	60f8      	str	r0, [r7, #12]
 8004f6e:	60b9      	str	r1, [r7, #8]
 8004f70:	607a      	str	r2, [r7, #4]
 8004f72:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f74:	e051      	b.n	800501a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	695b      	ldr	r3, [r3, #20]
 8004f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f84:	d123      	bne.n	8004fce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f94:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f9e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2220      	movs	r2, #32
 8004faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fba:	f043 0204 	orr.w	r2, r3, #4
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e046      	b.n	800505c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fd4:	d021      	beq.n	800501a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fd6:	f7fe f9bb 	bl	8003350 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d302      	bcc.n	8004fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d116      	bne.n	800501a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2220      	movs	r2, #32
 8004ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005006:	f043 0220 	orr.w	r2, r3, #32
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e020      	b.n	800505c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	0c1b      	lsrs	r3, r3, #16
 800501e:	b2db      	uxtb	r3, r3
 8005020:	2b01      	cmp	r3, #1
 8005022:	d10c      	bne.n	800503e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	43da      	mvns	r2, r3
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	4013      	ands	r3, r2
 8005030:	b29b      	uxth	r3, r3
 8005032:	2b00      	cmp	r3, #0
 8005034:	bf14      	ite	ne
 8005036:	2301      	movne	r3, #1
 8005038:	2300      	moveq	r3, #0
 800503a:	b2db      	uxtb	r3, r3
 800503c:	e00b      	b.n	8005056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	43da      	mvns	r2, r3
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	4013      	ands	r3, r2
 800504a:	b29b      	uxth	r3, r3
 800504c:	2b00      	cmp	r3, #0
 800504e:	bf14      	ite	ne
 8005050:	2301      	movne	r3, #1
 8005052:	2300      	moveq	r3, #0
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d18d      	bne.n	8004f76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005070:	e02d      	b.n	80050ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f000 f878 	bl	8005168 <I2C_IsAcknowledgeFailed>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e02d      	b.n	80050de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005088:	d021      	beq.n	80050ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800508a:	f7fe f961 	bl	8003350 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	68ba      	ldr	r2, [r7, #8]
 8005096:	429a      	cmp	r2, r3
 8005098:	d302      	bcc.n	80050a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d116      	bne.n	80050ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2220      	movs	r2, #32
 80050aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ba:	f043 0220 	orr.w	r2, r3, #32
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e007      	b.n	80050de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	695b      	ldr	r3, [r3, #20]
 80050d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050d8:	2b80      	cmp	r3, #128	; 0x80
 80050da:	d1ca      	bne.n	8005072 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3710      	adds	r7, #16
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}

080050e6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050e6:	b580      	push	{r7, lr}
 80050e8:	b084      	sub	sp, #16
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	60f8      	str	r0, [r7, #12]
 80050ee:	60b9      	str	r1, [r7, #8]
 80050f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050f2:	e02d      	b.n	8005150 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050f4:	68f8      	ldr	r0, [r7, #12]
 80050f6:	f000 f837 	bl	8005168 <I2C_IsAcknowledgeFailed>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d001      	beq.n	8005104 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e02d      	b.n	8005160 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510a:	d021      	beq.n	8005150 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800510c:	f7fe f920 	bl	8003350 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	68ba      	ldr	r2, [r7, #8]
 8005118:	429a      	cmp	r2, r3
 800511a:	d302      	bcc.n	8005122 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d116      	bne.n	8005150 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2200      	movs	r2, #0
 8005126:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2220      	movs	r2, #32
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513c:	f043 0220 	orr.w	r2, r3, #32
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e007      	b.n	8005160 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	f003 0304 	and.w	r3, r3, #4
 800515a:	2b04      	cmp	r3, #4
 800515c:	d1ca      	bne.n	80050f4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	4618      	mov	r0, r3
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	695b      	ldr	r3, [r3, #20]
 8005176:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800517a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800517e:	d11b      	bne.n	80051b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005188:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2220      	movs	r2, #32
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a4:	f043 0204 	orr.w	r2, r3, #4
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e000      	b.n	80051ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	370c      	adds	r7, #12
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
	...

080051c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d101      	bne.n	80051da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e267      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0301 	and.w	r3, r3, #1
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d075      	beq.n	80052d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051e6:	4b88      	ldr	r3, [pc, #544]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f003 030c 	and.w	r3, r3, #12
 80051ee:	2b04      	cmp	r3, #4
 80051f0:	d00c      	beq.n	800520c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051f2:	4b85      	ldr	r3, [pc, #532]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051fa:	2b08      	cmp	r3, #8
 80051fc:	d112      	bne.n	8005224 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051fe:	4b82      	ldr	r3, [pc, #520]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005206:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800520a:	d10b      	bne.n	8005224 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800520c:	4b7e      	ldr	r3, [pc, #504]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d05b      	beq.n	80052d0 <HAL_RCC_OscConfig+0x108>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d157      	bne.n	80052d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e242      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800522c:	d106      	bne.n	800523c <HAL_RCC_OscConfig+0x74>
 800522e:	4b76      	ldr	r3, [pc, #472]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a75      	ldr	r2, [pc, #468]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005238:	6013      	str	r3, [r2, #0]
 800523a:	e01d      	b.n	8005278 <HAL_RCC_OscConfig+0xb0>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005244:	d10c      	bne.n	8005260 <HAL_RCC_OscConfig+0x98>
 8005246:	4b70      	ldr	r3, [pc, #448]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a6f      	ldr	r2, [pc, #444]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 800524c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005250:	6013      	str	r3, [r2, #0]
 8005252:	4b6d      	ldr	r3, [pc, #436]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a6c      	ldr	r2, [pc, #432]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800525c:	6013      	str	r3, [r2, #0]
 800525e:	e00b      	b.n	8005278 <HAL_RCC_OscConfig+0xb0>
 8005260:	4b69      	ldr	r3, [pc, #420]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a68      	ldr	r2, [pc, #416]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005266:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800526a:	6013      	str	r3, [r2, #0]
 800526c:	4b66      	ldr	r3, [pc, #408]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a65      	ldr	r2, [pc, #404]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005272:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005276:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d013      	beq.n	80052a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005280:	f7fe f866 	bl	8003350 <HAL_GetTick>
 8005284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005286:	e008      	b.n	800529a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005288:	f7fe f862 	bl	8003350 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	2b64      	cmp	r3, #100	; 0x64
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e207      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800529a:	4b5b      	ldr	r3, [pc, #364]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d0f0      	beq.n	8005288 <HAL_RCC_OscConfig+0xc0>
 80052a6:	e014      	b.n	80052d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a8:	f7fe f852 	bl	8003350 <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052b0:	f7fe f84e 	bl	8003350 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b64      	cmp	r3, #100	; 0x64
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e1f3      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052c2:	4b51      	ldr	r3, [pc, #324]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1f0      	bne.n	80052b0 <HAL_RCC_OscConfig+0xe8>
 80052ce:	e000      	b.n	80052d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0302 	and.w	r3, r3, #2
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d063      	beq.n	80053a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052de:	4b4a      	ldr	r3, [pc, #296]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f003 030c 	and.w	r3, r3, #12
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00b      	beq.n	8005302 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052ea:	4b47      	ldr	r3, [pc, #284]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052f2:	2b08      	cmp	r3, #8
 80052f4:	d11c      	bne.n	8005330 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052f6:	4b44      	ldr	r3, [pc, #272]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d116      	bne.n	8005330 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005302:	4b41      	ldr	r3, [pc, #260]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d005      	beq.n	800531a <HAL_RCC_OscConfig+0x152>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	2b01      	cmp	r3, #1
 8005314:	d001      	beq.n	800531a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e1c7      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800531a:	4b3b      	ldr	r3, [pc, #236]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	00db      	lsls	r3, r3, #3
 8005328:	4937      	ldr	r1, [pc, #220]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 800532a:	4313      	orrs	r3, r2
 800532c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800532e:	e03a      	b.n	80053a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d020      	beq.n	800537a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005338:	4b34      	ldr	r3, [pc, #208]	; (800540c <HAL_RCC_OscConfig+0x244>)
 800533a:	2201      	movs	r2, #1
 800533c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800533e:	f7fe f807 	bl	8003350 <HAL_GetTick>
 8005342:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005344:	e008      	b.n	8005358 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005346:	f7fe f803 	bl	8003350 <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	2b02      	cmp	r3, #2
 8005352:	d901      	bls.n	8005358 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e1a8      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005358:	4b2b      	ldr	r3, [pc, #172]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0302 	and.w	r3, r3, #2
 8005360:	2b00      	cmp	r3, #0
 8005362:	d0f0      	beq.n	8005346 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005364:	4b28      	ldr	r3, [pc, #160]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	00db      	lsls	r3, r3, #3
 8005372:	4925      	ldr	r1, [pc, #148]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 8005374:	4313      	orrs	r3, r2
 8005376:	600b      	str	r3, [r1, #0]
 8005378:	e015      	b.n	80053a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800537a:	4b24      	ldr	r3, [pc, #144]	; (800540c <HAL_RCC_OscConfig+0x244>)
 800537c:	2200      	movs	r2, #0
 800537e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005380:	f7fd ffe6 	bl	8003350 <HAL_GetTick>
 8005384:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005386:	e008      	b.n	800539a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005388:	f7fd ffe2 	bl	8003350 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e187      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800539a:	4b1b      	ldr	r3, [pc, #108]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1f0      	bne.n	8005388 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0308 	and.w	r3, r3, #8
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d036      	beq.n	8005420 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d016      	beq.n	80053e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053ba:	4b15      	ldr	r3, [pc, #84]	; (8005410 <HAL_RCC_OscConfig+0x248>)
 80053bc:	2201      	movs	r2, #1
 80053be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053c0:	f7fd ffc6 	bl	8003350 <HAL_GetTick>
 80053c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053c6:	e008      	b.n	80053da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053c8:	f7fd ffc2 	bl	8003350 <HAL_GetTick>
 80053cc:	4602      	mov	r2, r0
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d901      	bls.n	80053da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e167      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053da:	4b0b      	ldr	r3, [pc, #44]	; (8005408 <HAL_RCC_OscConfig+0x240>)
 80053dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d0f0      	beq.n	80053c8 <HAL_RCC_OscConfig+0x200>
 80053e6:	e01b      	b.n	8005420 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053e8:	4b09      	ldr	r3, [pc, #36]	; (8005410 <HAL_RCC_OscConfig+0x248>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053ee:	f7fd ffaf 	bl	8003350 <HAL_GetTick>
 80053f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053f4:	e00e      	b.n	8005414 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053f6:	f7fd ffab 	bl	8003350 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	2b02      	cmp	r3, #2
 8005402:	d907      	bls.n	8005414 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	e150      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
 8005408:	40023800 	.word	0x40023800
 800540c:	42470000 	.word	0x42470000
 8005410:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005414:	4b88      	ldr	r3, [pc, #544]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005416:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1ea      	bne.n	80053f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b00      	cmp	r3, #0
 800542a:	f000 8097 	beq.w	800555c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800542e:	2300      	movs	r3, #0
 8005430:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005432:	4b81      	ldr	r3, [pc, #516]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d10f      	bne.n	800545e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800543e:	2300      	movs	r3, #0
 8005440:	60bb      	str	r3, [r7, #8]
 8005442:	4b7d      	ldr	r3, [pc, #500]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005446:	4a7c      	ldr	r2, [pc, #496]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005448:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800544c:	6413      	str	r3, [r2, #64]	; 0x40
 800544e:	4b7a      	ldr	r3, [pc, #488]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005456:	60bb      	str	r3, [r7, #8]
 8005458:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800545a:	2301      	movs	r3, #1
 800545c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800545e:	4b77      	ldr	r3, [pc, #476]	; (800563c <HAL_RCC_OscConfig+0x474>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005466:	2b00      	cmp	r3, #0
 8005468:	d118      	bne.n	800549c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800546a:	4b74      	ldr	r3, [pc, #464]	; (800563c <HAL_RCC_OscConfig+0x474>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a73      	ldr	r2, [pc, #460]	; (800563c <HAL_RCC_OscConfig+0x474>)
 8005470:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005474:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005476:	f7fd ff6b 	bl	8003350 <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800547c:	e008      	b.n	8005490 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800547e:	f7fd ff67 	bl	8003350 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	2b02      	cmp	r3, #2
 800548a:	d901      	bls.n	8005490 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e10c      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005490:	4b6a      	ldr	r3, [pc, #424]	; (800563c <HAL_RCC_OscConfig+0x474>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005498:	2b00      	cmp	r3, #0
 800549a:	d0f0      	beq.n	800547e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d106      	bne.n	80054b2 <HAL_RCC_OscConfig+0x2ea>
 80054a4:	4b64      	ldr	r3, [pc, #400]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a8:	4a63      	ldr	r2, [pc, #396]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054aa:	f043 0301 	orr.w	r3, r3, #1
 80054ae:	6713      	str	r3, [r2, #112]	; 0x70
 80054b0:	e01c      	b.n	80054ec <HAL_RCC_OscConfig+0x324>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	2b05      	cmp	r3, #5
 80054b8:	d10c      	bne.n	80054d4 <HAL_RCC_OscConfig+0x30c>
 80054ba:	4b5f      	ldr	r3, [pc, #380]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054be:	4a5e      	ldr	r2, [pc, #376]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054c0:	f043 0304 	orr.w	r3, r3, #4
 80054c4:	6713      	str	r3, [r2, #112]	; 0x70
 80054c6:	4b5c      	ldr	r3, [pc, #368]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ca:	4a5b      	ldr	r2, [pc, #364]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054cc:	f043 0301 	orr.w	r3, r3, #1
 80054d0:	6713      	str	r3, [r2, #112]	; 0x70
 80054d2:	e00b      	b.n	80054ec <HAL_RCC_OscConfig+0x324>
 80054d4:	4b58      	ldr	r3, [pc, #352]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d8:	4a57      	ldr	r2, [pc, #348]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054da:	f023 0301 	bic.w	r3, r3, #1
 80054de:	6713      	str	r3, [r2, #112]	; 0x70
 80054e0:	4b55      	ldr	r3, [pc, #340]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e4:	4a54      	ldr	r2, [pc, #336]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80054e6:	f023 0304 	bic.w	r3, r3, #4
 80054ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d015      	beq.n	8005520 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054f4:	f7fd ff2c 	bl	8003350 <HAL_GetTick>
 80054f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054fa:	e00a      	b.n	8005512 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054fc:	f7fd ff28 	bl	8003350 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	f241 3288 	movw	r2, #5000	; 0x1388
 800550a:	4293      	cmp	r3, r2
 800550c:	d901      	bls.n	8005512 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e0cb      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005512:	4b49      	ldr	r3, [pc, #292]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d0ee      	beq.n	80054fc <HAL_RCC_OscConfig+0x334>
 800551e:	e014      	b.n	800554a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005520:	f7fd ff16 	bl	8003350 <HAL_GetTick>
 8005524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005526:	e00a      	b.n	800553e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005528:	f7fd ff12 	bl	8003350 <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	f241 3288 	movw	r2, #5000	; 0x1388
 8005536:	4293      	cmp	r3, r2
 8005538:	d901      	bls.n	800553e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e0b5      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800553e:	4b3e      	ldr	r3, [pc, #248]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1ee      	bne.n	8005528 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800554a:	7dfb      	ldrb	r3, [r7, #23]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d105      	bne.n	800555c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005550:	4b39      	ldr	r3, [pc, #228]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	4a38      	ldr	r2, [pc, #224]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005556:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800555a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	2b00      	cmp	r3, #0
 8005562:	f000 80a1 	beq.w	80056a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005566:	4b34      	ldr	r3, [pc, #208]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f003 030c 	and.w	r3, r3, #12
 800556e:	2b08      	cmp	r3, #8
 8005570:	d05c      	beq.n	800562c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	2b02      	cmp	r3, #2
 8005578:	d141      	bne.n	80055fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800557a:	4b31      	ldr	r3, [pc, #196]	; (8005640 <HAL_RCC_OscConfig+0x478>)
 800557c:	2200      	movs	r2, #0
 800557e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005580:	f7fd fee6 	bl	8003350 <HAL_GetTick>
 8005584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005586:	e008      	b.n	800559a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005588:	f7fd fee2 	bl	8003350 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	2b02      	cmp	r3, #2
 8005594:	d901      	bls.n	800559a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e087      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800559a:	4b27      	ldr	r3, [pc, #156]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1f0      	bne.n	8005588 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	69da      	ldr	r2, [r3, #28]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	431a      	orrs	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b4:	019b      	lsls	r3, r3, #6
 80055b6:	431a      	orrs	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055bc:	085b      	lsrs	r3, r3, #1
 80055be:	3b01      	subs	r3, #1
 80055c0:	041b      	lsls	r3, r3, #16
 80055c2:	431a      	orrs	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c8:	061b      	lsls	r3, r3, #24
 80055ca:	491b      	ldr	r1, [pc, #108]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055d0:	4b1b      	ldr	r3, [pc, #108]	; (8005640 <HAL_RCC_OscConfig+0x478>)
 80055d2:	2201      	movs	r2, #1
 80055d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d6:	f7fd febb 	bl	8003350 <HAL_GetTick>
 80055da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055dc:	e008      	b.n	80055f0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055de:	f7fd feb7 	bl	8003350 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d901      	bls.n	80055f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e05c      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055f0:	4b11      	ldr	r3, [pc, #68]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0f0      	beq.n	80055de <HAL_RCC_OscConfig+0x416>
 80055fc:	e054      	b.n	80056a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055fe:	4b10      	ldr	r3, [pc, #64]	; (8005640 <HAL_RCC_OscConfig+0x478>)
 8005600:	2200      	movs	r2, #0
 8005602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005604:	f7fd fea4 	bl	8003350 <HAL_GetTick>
 8005608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800560a:	e008      	b.n	800561e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800560c:	f7fd fea0 	bl	8003350 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	2b02      	cmp	r3, #2
 8005618:	d901      	bls.n	800561e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e045      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800561e:	4b06      	ldr	r3, [pc, #24]	; (8005638 <HAL_RCC_OscConfig+0x470>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1f0      	bne.n	800560c <HAL_RCC_OscConfig+0x444>
 800562a:	e03d      	b.n	80056a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d107      	bne.n	8005644 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e038      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
 8005638:	40023800 	.word	0x40023800
 800563c:	40007000 	.word	0x40007000
 8005640:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005644:	4b1b      	ldr	r3, [pc, #108]	; (80056b4 <HAL_RCC_OscConfig+0x4ec>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d028      	beq.n	80056a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800565c:	429a      	cmp	r2, r3
 800565e:	d121      	bne.n	80056a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800566a:	429a      	cmp	r2, r3
 800566c:	d11a      	bne.n	80056a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005674:	4013      	ands	r3, r2
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800567a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800567c:	4293      	cmp	r3, r2
 800567e:	d111      	bne.n	80056a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800568a:	085b      	lsrs	r3, r3, #1
 800568c:	3b01      	subs	r3, #1
 800568e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005690:	429a      	cmp	r2, r3
 8005692:	d107      	bne.n	80056a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800569e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d001      	beq.n	80056a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e000      	b.n	80056aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3718      	adds	r7, #24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	40023800 	.word	0x40023800

080056b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e0cc      	b.n	8005866 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056cc:	4b68      	ldr	r3, [pc, #416]	; (8005870 <HAL_RCC_ClockConfig+0x1b8>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0307 	and.w	r3, r3, #7
 80056d4:	683a      	ldr	r2, [r7, #0]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d90c      	bls.n	80056f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056da:	4b65      	ldr	r3, [pc, #404]	; (8005870 <HAL_RCC_ClockConfig+0x1b8>)
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	b2d2      	uxtb	r2, r2
 80056e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056e2:	4b63      	ldr	r3, [pc, #396]	; (8005870 <HAL_RCC_ClockConfig+0x1b8>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0307 	and.w	r3, r3, #7
 80056ea:	683a      	ldr	r2, [r7, #0]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d001      	beq.n	80056f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e0b8      	b.n	8005866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0302 	and.w	r3, r3, #2
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d020      	beq.n	8005742 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0304 	and.w	r3, r3, #4
 8005708:	2b00      	cmp	r3, #0
 800570a:	d005      	beq.n	8005718 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800570c:	4b59      	ldr	r3, [pc, #356]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	4a58      	ldr	r2, [pc, #352]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 8005712:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005716:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0308 	and.w	r3, r3, #8
 8005720:	2b00      	cmp	r3, #0
 8005722:	d005      	beq.n	8005730 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005724:	4b53      	ldr	r3, [pc, #332]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	4a52      	ldr	r2, [pc, #328]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 800572a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800572e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005730:	4b50      	ldr	r3, [pc, #320]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	494d      	ldr	r1, [pc, #308]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 800573e:	4313      	orrs	r3, r2
 8005740:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d044      	beq.n	80057d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d107      	bne.n	8005766 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005756:	4b47      	ldr	r3, [pc, #284]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d119      	bne.n	8005796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e07f      	b.n	8005866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	2b02      	cmp	r3, #2
 800576c:	d003      	beq.n	8005776 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005772:	2b03      	cmp	r3, #3
 8005774:	d107      	bne.n	8005786 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005776:	4b3f      	ldr	r3, [pc, #252]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d109      	bne.n	8005796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e06f      	b.n	8005866 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005786:	4b3b      	ldr	r3, [pc, #236]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e067      	b.n	8005866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005796:	4b37      	ldr	r3, [pc, #220]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	f023 0203 	bic.w	r2, r3, #3
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	4934      	ldr	r1, [pc, #208]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057a8:	f7fd fdd2 	bl	8003350 <HAL_GetTick>
 80057ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ae:	e00a      	b.n	80057c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057b0:	f7fd fdce 	bl	8003350 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80057be:	4293      	cmp	r3, r2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e04f      	b.n	8005866 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057c6:	4b2b      	ldr	r3, [pc, #172]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	f003 020c 	and.w	r2, r3, #12
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d1eb      	bne.n	80057b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057d8:	4b25      	ldr	r3, [pc, #148]	; (8005870 <HAL_RCC_ClockConfig+0x1b8>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0307 	and.w	r3, r3, #7
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d20c      	bcs.n	8005800 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057e6:	4b22      	ldr	r3, [pc, #136]	; (8005870 <HAL_RCC_ClockConfig+0x1b8>)
 80057e8:	683a      	ldr	r2, [r7, #0]
 80057ea:	b2d2      	uxtb	r2, r2
 80057ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ee:	4b20      	ldr	r3, [pc, #128]	; (8005870 <HAL_RCC_ClockConfig+0x1b8>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0307 	and.w	r3, r3, #7
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d001      	beq.n	8005800 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e032      	b.n	8005866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0304 	and.w	r3, r3, #4
 8005808:	2b00      	cmp	r3, #0
 800580a:	d008      	beq.n	800581e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800580c:	4b19      	ldr	r3, [pc, #100]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	4916      	ldr	r1, [pc, #88]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 800581a:	4313      	orrs	r3, r2
 800581c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0308 	and.w	r3, r3, #8
 8005826:	2b00      	cmp	r3, #0
 8005828:	d009      	beq.n	800583e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800582a:	4b12      	ldr	r3, [pc, #72]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	00db      	lsls	r3, r3, #3
 8005838:	490e      	ldr	r1, [pc, #56]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 800583a:	4313      	orrs	r3, r2
 800583c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800583e:	f000 f821 	bl	8005884 <HAL_RCC_GetSysClockFreq>
 8005842:	4602      	mov	r2, r0
 8005844:	4b0b      	ldr	r3, [pc, #44]	; (8005874 <HAL_RCC_ClockConfig+0x1bc>)
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	091b      	lsrs	r3, r3, #4
 800584a:	f003 030f 	and.w	r3, r3, #15
 800584e:	490a      	ldr	r1, [pc, #40]	; (8005878 <HAL_RCC_ClockConfig+0x1c0>)
 8005850:	5ccb      	ldrb	r3, [r1, r3]
 8005852:	fa22 f303 	lsr.w	r3, r2, r3
 8005856:	4a09      	ldr	r2, [pc, #36]	; (800587c <HAL_RCC_ClockConfig+0x1c4>)
 8005858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800585a:	4b09      	ldr	r3, [pc, #36]	; (8005880 <HAL_RCC_ClockConfig+0x1c8>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4618      	mov	r0, r3
 8005860:	f7fd fd32 	bl	80032c8 <HAL_InitTick>

  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	40023c00 	.word	0x40023c00
 8005874:	40023800 	.word	0x40023800
 8005878:	08007144 	.word	0x08007144
 800587c:	20000004 	.word	0x20000004
 8005880:	20000008 	.word	0x20000008

08005884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005884:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005888:	b090      	sub	sp, #64	; 0x40
 800588a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800588c:	2300      	movs	r3, #0
 800588e:	637b      	str	r3, [r7, #52]	; 0x34
 8005890:	2300      	movs	r3, #0
 8005892:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005894:	2300      	movs	r3, #0
 8005896:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005898:	2300      	movs	r3, #0
 800589a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800589c:	4b59      	ldr	r3, [pc, #356]	; (8005a04 <HAL_RCC_GetSysClockFreq+0x180>)
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f003 030c 	and.w	r3, r3, #12
 80058a4:	2b08      	cmp	r3, #8
 80058a6:	d00d      	beq.n	80058c4 <HAL_RCC_GetSysClockFreq+0x40>
 80058a8:	2b08      	cmp	r3, #8
 80058aa:	f200 80a1 	bhi.w	80059f0 <HAL_RCC_GetSysClockFreq+0x16c>
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d002      	beq.n	80058b8 <HAL_RCC_GetSysClockFreq+0x34>
 80058b2:	2b04      	cmp	r3, #4
 80058b4:	d003      	beq.n	80058be <HAL_RCC_GetSysClockFreq+0x3a>
 80058b6:	e09b      	b.n	80059f0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058b8:	4b53      	ldr	r3, [pc, #332]	; (8005a08 <HAL_RCC_GetSysClockFreq+0x184>)
 80058ba:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80058bc:	e09b      	b.n	80059f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058be:	4b53      	ldr	r3, [pc, #332]	; (8005a0c <HAL_RCC_GetSysClockFreq+0x188>)
 80058c0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80058c2:	e098      	b.n	80059f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058c4:	4b4f      	ldr	r3, [pc, #316]	; (8005a04 <HAL_RCC_GetSysClockFreq+0x180>)
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058cc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058ce:	4b4d      	ldr	r3, [pc, #308]	; (8005a04 <HAL_RCC_GetSysClockFreq+0x180>)
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d028      	beq.n	800592c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058da:	4b4a      	ldr	r3, [pc, #296]	; (8005a04 <HAL_RCC_GetSysClockFreq+0x180>)
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	099b      	lsrs	r3, r3, #6
 80058e0:	2200      	movs	r2, #0
 80058e2:	623b      	str	r3, [r7, #32]
 80058e4:	627a      	str	r2, [r7, #36]	; 0x24
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80058ec:	2100      	movs	r1, #0
 80058ee:	4b47      	ldr	r3, [pc, #284]	; (8005a0c <HAL_RCC_GetSysClockFreq+0x188>)
 80058f0:	fb03 f201 	mul.w	r2, r3, r1
 80058f4:	2300      	movs	r3, #0
 80058f6:	fb00 f303 	mul.w	r3, r0, r3
 80058fa:	4413      	add	r3, r2
 80058fc:	4a43      	ldr	r2, [pc, #268]	; (8005a0c <HAL_RCC_GetSysClockFreq+0x188>)
 80058fe:	fba0 1202 	umull	r1, r2, r0, r2
 8005902:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005904:	460a      	mov	r2, r1
 8005906:	62ba      	str	r2, [r7, #40]	; 0x28
 8005908:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800590a:	4413      	add	r3, r2
 800590c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800590e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005910:	2200      	movs	r2, #0
 8005912:	61bb      	str	r3, [r7, #24]
 8005914:	61fa      	str	r2, [r7, #28]
 8005916:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800591a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800591e:	f7fa fcaf 	bl	8000280 <__aeabi_uldivmod>
 8005922:	4602      	mov	r2, r0
 8005924:	460b      	mov	r3, r1
 8005926:	4613      	mov	r3, r2
 8005928:	63fb      	str	r3, [r7, #60]	; 0x3c
 800592a:	e053      	b.n	80059d4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800592c:	4b35      	ldr	r3, [pc, #212]	; (8005a04 <HAL_RCC_GetSysClockFreq+0x180>)
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	099b      	lsrs	r3, r3, #6
 8005932:	2200      	movs	r2, #0
 8005934:	613b      	str	r3, [r7, #16]
 8005936:	617a      	str	r2, [r7, #20]
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800593e:	f04f 0b00 	mov.w	fp, #0
 8005942:	4652      	mov	r2, sl
 8005944:	465b      	mov	r3, fp
 8005946:	f04f 0000 	mov.w	r0, #0
 800594a:	f04f 0100 	mov.w	r1, #0
 800594e:	0159      	lsls	r1, r3, #5
 8005950:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005954:	0150      	lsls	r0, r2, #5
 8005956:	4602      	mov	r2, r0
 8005958:	460b      	mov	r3, r1
 800595a:	ebb2 080a 	subs.w	r8, r2, sl
 800595e:	eb63 090b 	sbc.w	r9, r3, fp
 8005962:	f04f 0200 	mov.w	r2, #0
 8005966:	f04f 0300 	mov.w	r3, #0
 800596a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800596e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005972:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005976:	ebb2 0408 	subs.w	r4, r2, r8
 800597a:	eb63 0509 	sbc.w	r5, r3, r9
 800597e:	f04f 0200 	mov.w	r2, #0
 8005982:	f04f 0300 	mov.w	r3, #0
 8005986:	00eb      	lsls	r3, r5, #3
 8005988:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800598c:	00e2      	lsls	r2, r4, #3
 800598e:	4614      	mov	r4, r2
 8005990:	461d      	mov	r5, r3
 8005992:	eb14 030a 	adds.w	r3, r4, sl
 8005996:	603b      	str	r3, [r7, #0]
 8005998:	eb45 030b 	adc.w	r3, r5, fp
 800599c:	607b      	str	r3, [r7, #4]
 800599e:	f04f 0200 	mov.w	r2, #0
 80059a2:	f04f 0300 	mov.w	r3, #0
 80059a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80059aa:	4629      	mov	r1, r5
 80059ac:	028b      	lsls	r3, r1, #10
 80059ae:	4621      	mov	r1, r4
 80059b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80059b4:	4621      	mov	r1, r4
 80059b6:	028a      	lsls	r2, r1, #10
 80059b8:	4610      	mov	r0, r2
 80059ba:	4619      	mov	r1, r3
 80059bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059be:	2200      	movs	r2, #0
 80059c0:	60bb      	str	r3, [r7, #8]
 80059c2:	60fa      	str	r2, [r7, #12]
 80059c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059c8:	f7fa fc5a 	bl	8000280 <__aeabi_uldivmod>
 80059cc:	4602      	mov	r2, r0
 80059ce:	460b      	mov	r3, r1
 80059d0:	4613      	mov	r3, r2
 80059d2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059d4:	4b0b      	ldr	r3, [pc, #44]	; (8005a04 <HAL_RCC_GetSysClockFreq+0x180>)
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	0c1b      	lsrs	r3, r3, #16
 80059da:	f003 0303 	and.w	r3, r3, #3
 80059de:	3301      	adds	r3, #1
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80059e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ec:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80059ee:	e002      	b.n	80059f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059f0:	4b05      	ldr	r3, [pc, #20]	; (8005a08 <HAL_RCC_GetSysClockFreq+0x184>)
 80059f2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80059f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3740      	adds	r7, #64	; 0x40
 80059fc:	46bd      	mov	sp, r7
 80059fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a02:	bf00      	nop
 8005a04:	40023800 	.word	0x40023800
 8005a08:	00f42400 	.word	0x00f42400
 8005a0c:	017d7840 	.word	0x017d7840

08005a10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a10:	b480      	push	{r7}
 8005a12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a14:	4b03      	ldr	r3, [pc, #12]	; (8005a24 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a16:	681b      	ldr	r3, [r3, #0]
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	20000004 	.word	0x20000004

08005a28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a2c:	f7ff fff0 	bl	8005a10 <HAL_RCC_GetHCLKFreq>
 8005a30:	4602      	mov	r2, r0
 8005a32:	4b05      	ldr	r3, [pc, #20]	; (8005a48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	0a9b      	lsrs	r3, r3, #10
 8005a38:	f003 0307 	and.w	r3, r3, #7
 8005a3c:	4903      	ldr	r1, [pc, #12]	; (8005a4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a3e:	5ccb      	ldrb	r3, [r1, r3]
 8005a40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	40023800 	.word	0x40023800
 8005a4c:	08007154 	.word	0x08007154

08005a50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d101      	bne.n	8005a62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e041      	b.n	8005ae6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d106      	bne.n	8005a7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7fd f952 	bl	8002d20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2202      	movs	r2, #2
 8005a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	3304      	adds	r3, #4
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	4610      	mov	r0, r2
 8005a90:	f000 f9ca 	bl	8005e28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3708      	adds	r7, #8
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
	...

08005af0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d001      	beq.n	8005b08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e044      	b.n	8005b92 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68da      	ldr	r2, [r3, #12]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f042 0201 	orr.w	r2, r2, #1
 8005b1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a1e      	ldr	r2, [pc, #120]	; (8005ba0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d018      	beq.n	8005b5c <HAL_TIM_Base_Start_IT+0x6c>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b32:	d013      	beq.n	8005b5c <HAL_TIM_Base_Start_IT+0x6c>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a1a      	ldr	r2, [pc, #104]	; (8005ba4 <HAL_TIM_Base_Start_IT+0xb4>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d00e      	beq.n	8005b5c <HAL_TIM_Base_Start_IT+0x6c>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a19      	ldr	r2, [pc, #100]	; (8005ba8 <HAL_TIM_Base_Start_IT+0xb8>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d009      	beq.n	8005b5c <HAL_TIM_Base_Start_IT+0x6c>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a17      	ldr	r2, [pc, #92]	; (8005bac <HAL_TIM_Base_Start_IT+0xbc>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d004      	beq.n	8005b5c <HAL_TIM_Base_Start_IT+0x6c>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a16      	ldr	r2, [pc, #88]	; (8005bb0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d111      	bne.n	8005b80 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f003 0307 	and.w	r3, r3, #7
 8005b66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2b06      	cmp	r3, #6
 8005b6c:	d010      	beq.n	8005b90 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f042 0201 	orr.w	r2, r2, #1
 8005b7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b7e:	e007      	b.n	8005b90 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f042 0201 	orr.w	r2, r2, #1
 8005b8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3714      	adds	r7, #20
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	40010000 	.word	0x40010000
 8005ba4:	40000400 	.word	0x40000400
 8005ba8:	40000800 	.word	0x40000800
 8005bac:	40000c00 	.word	0x40000c00
 8005bb0:	40014000 	.word	0x40014000

08005bb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b02      	cmp	r3, #2
 8005bc8:	d122      	bne.n	8005c10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d11b      	bne.n	8005c10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f06f 0202 	mvn.w	r2, #2
 8005be0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	f003 0303 	and.w	r3, r3, #3
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f8f8 	bl	8005dec <HAL_TIM_IC_CaptureCallback>
 8005bfc:	e005      	b.n	8005c0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f8ea 	bl	8005dd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f8fb 	bl	8005e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	f003 0304 	and.w	r3, r3, #4
 8005c1a:	2b04      	cmp	r3, #4
 8005c1c:	d122      	bne.n	8005c64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	f003 0304 	and.w	r3, r3, #4
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d11b      	bne.n	8005c64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f06f 0204 	mvn.w	r2, #4
 8005c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2202      	movs	r2, #2
 8005c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d003      	beq.n	8005c52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f8ce 	bl	8005dec <HAL_TIM_IC_CaptureCallback>
 8005c50:	e005      	b.n	8005c5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f8c0 	bl	8005dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f8d1 	bl	8005e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	f003 0308 	and.w	r3, r3, #8
 8005c6e:	2b08      	cmp	r3, #8
 8005c70:	d122      	bne.n	8005cb8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	f003 0308 	and.w	r3, r3, #8
 8005c7c:	2b08      	cmp	r3, #8
 8005c7e:	d11b      	bne.n	8005cb8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f06f 0208 	mvn.w	r2, #8
 8005c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2204      	movs	r2, #4
 8005c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	69db      	ldr	r3, [r3, #28]
 8005c96:	f003 0303 	and.w	r3, r3, #3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 f8a4 	bl	8005dec <HAL_TIM_IC_CaptureCallback>
 8005ca4:	e005      	b.n	8005cb2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 f896 	bl	8005dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 f8a7 	bl	8005e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	f003 0310 	and.w	r3, r3, #16
 8005cc2:	2b10      	cmp	r3, #16
 8005cc4:	d122      	bne.n	8005d0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	f003 0310 	and.w	r3, r3, #16
 8005cd0:	2b10      	cmp	r3, #16
 8005cd2:	d11b      	bne.n	8005d0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f06f 0210 	mvn.w	r2, #16
 8005cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2208      	movs	r2, #8
 8005ce2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f87a 	bl	8005dec <HAL_TIM_IC_CaptureCallback>
 8005cf8:	e005      	b.n	8005d06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 f86c 	bl	8005dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f87d 	bl	8005e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d10e      	bne.n	8005d38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f003 0301 	and.w	r3, r3, #1
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d107      	bne.n	8005d38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f06f 0201 	mvn.w	r2, #1
 8005d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 f846 	bl	8005dc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	691b      	ldr	r3, [r3, #16]
 8005d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d42:	2b80      	cmp	r3, #128	; 0x80
 8005d44:	d10e      	bne.n	8005d64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d50:	2b80      	cmp	r3, #128	; 0x80
 8005d52:	d107      	bne.n	8005d64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 f8ec 	bl	8005f3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d6e:	2b40      	cmp	r3, #64	; 0x40
 8005d70:	d10e      	bne.n	8005d90 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d7c:	2b40      	cmp	r3, #64	; 0x40
 8005d7e:	d107      	bne.n	8005d90 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f842 	bl	8005e14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	f003 0320 	and.w	r3, r3, #32
 8005d9a:	2b20      	cmp	r3, #32
 8005d9c:	d10e      	bne.n	8005dbc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f003 0320 	and.w	r3, r3, #32
 8005da8:	2b20      	cmp	r3, #32
 8005daa:	d107      	bne.n	8005dbc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f06f 0220 	mvn.w	r2, #32
 8005db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f8b6 	bl	8005f28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dbc:	bf00      	nop
 8005dbe:	3708      	adds	r7, #8
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005de0:	bf00      	nop
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e08:	bf00      	nop
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e1c:	bf00      	nop
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a34      	ldr	r2, [pc, #208]	; (8005f0c <TIM_Base_SetConfig+0xe4>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d00f      	beq.n	8005e60 <TIM_Base_SetConfig+0x38>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e46:	d00b      	beq.n	8005e60 <TIM_Base_SetConfig+0x38>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a31      	ldr	r2, [pc, #196]	; (8005f10 <TIM_Base_SetConfig+0xe8>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d007      	beq.n	8005e60 <TIM_Base_SetConfig+0x38>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a30      	ldr	r2, [pc, #192]	; (8005f14 <TIM_Base_SetConfig+0xec>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d003      	beq.n	8005e60 <TIM_Base_SetConfig+0x38>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a2f      	ldr	r2, [pc, #188]	; (8005f18 <TIM_Base_SetConfig+0xf0>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d108      	bne.n	8005e72 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a25      	ldr	r2, [pc, #148]	; (8005f0c <TIM_Base_SetConfig+0xe4>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d01b      	beq.n	8005eb2 <TIM_Base_SetConfig+0x8a>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e80:	d017      	beq.n	8005eb2 <TIM_Base_SetConfig+0x8a>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a22      	ldr	r2, [pc, #136]	; (8005f10 <TIM_Base_SetConfig+0xe8>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d013      	beq.n	8005eb2 <TIM_Base_SetConfig+0x8a>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a21      	ldr	r2, [pc, #132]	; (8005f14 <TIM_Base_SetConfig+0xec>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d00f      	beq.n	8005eb2 <TIM_Base_SetConfig+0x8a>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a20      	ldr	r2, [pc, #128]	; (8005f18 <TIM_Base_SetConfig+0xf0>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d00b      	beq.n	8005eb2 <TIM_Base_SetConfig+0x8a>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a1f      	ldr	r2, [pc, #124]	; (8005f1c <TIM_Base_SetConfig+0xf4>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d007      	beq.n	8005eb2 <TIM_Base_SetConfig+0x8a>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a1e      	ldr	r2, [pc, #120]	; (8005f20 <TIM_Base_SetConfig+0xf8>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d003      	beq.n	8005eb2 <TIM_Base_SetConfig+0x8a>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a1d      	ldr	r2, [pc, #116]	; (8005f24 <TIM_Base_SetConfig+0xfc>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d108      	bne.n	8005ec4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005eb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	689a      	ldr	r2, [r3, #8]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a08      	ldr	r2, [pc, #32]	; (8005f0c <TIM_Base_SetConfig+0xe4>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d103      	bne.n	8005ef8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	691a      	ldr	r2, [r3, #16]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	615a      	str	r2, [r3, #20]
}
 8005efe:	bf00      	nop
 8005f00:	3714      	adds	r7, #20
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	40010000 	.word	0x40010000
 8005f10:	40000400 	.word	0x40000400
 8005f14:	40000800 	.word	0x40000800
 8005f18:	40000c00 	.word	0x40000c00
 8005f1c:	40014000 	.word	0x40014000
 8005f20:	40014400 	.word	0x40014400
 8005f24:	40014800 	.word	0x40014800

08005f28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <__errno>:
 8005f50:	4b01      	ldr	r3, [pc, #4]	; (8005f58 <__errno+0x8>)
 8005f52:	6818      	ldr	r0, [r3, #0]
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	20000010 	.word	0x20000010

08005f5c <__libc_init_array>:
 8005f5c:	b570      	push	{r4, r5, r6, lr}
 8005f5e:	4d0d      	ldr	r5, [pc, #52]	; (8005f94 <__libc_init_array+0x38>)
 8005f60:	4c0d      	ldr	r4, [pc, #52]	; (8005f98 <__libc_init_array+0x3c>)
 8005f62:	1b64      	subs	r4, r4, r5
 8005f64:	10a4      	asrs	r4, r4, #2
 8005f66:	2600      	movs	r6, #0
 8005f68:	42a6      	cmp	r6, r4
 8005f6a:	d109      	bne.n	8005f80 <__libc_init_array+0x24>
 8005f6c:	4d0b      	ldr	r5, [pc, #44]	; (8005f9c <__libc_init_array+0x40>)
 8005f6e:	4c0c      	ldr	r4, [pc, #48]	; (8005fa0 <__libc_init_array+0x44>)
 8005f70:	f001 f886 	bl	8007080 <_init>
 8005f74:	1b64      	subs	r4, r4, r5
 8005f76:	10a4      	asrs	r4, r4, #2
 8005f78:	2600      	movs	r6, #0
 8005f7a:	42a6      	cmp	r6, r4
 8005f7c:	d105      	bne.n	8005f8a <__libc_init_array+0x2e>
 8005f7e:	bd70      	pop	{r4, r5, r6, pc}
 8005f80:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f84:	4798      	blx	r3
 8005f86:	3601      	adds	r6, #1
 8005f88:	e7ee      	b.n	8005f68 <__libc_init_array+0xc>
 8005f8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f8e:	4798      	blx	r3
 8005f90:	3601      	adds	r6, #1
 8005f92:	e7f2      	b.n	8005f7a <__libc_init_array+0x1e>
 8005f94:	080072ac 	.word	0x080072ac
 8005f98:	080072ac 	.word	0x080072ac
 8005f9c:	080072ac 	.word	0x080072ac
 8005fa0:	080072b0 	.word	0x080072b0

08005fa4 <memset>:
 8005fa4:	4402      	add	r2, r0
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d100      	bne.n	8005fae <memset+0xa>
 8005fac:	4770      	bx	lr
 8005fae:	f803 1b01 	strb.w	r1, [r3], #1
 8005fb2:	e7f9      	b.n	8005fa8 <memset+0x4>

08005fb4 <srand>:
 8005fb4:	b538      	push	{r3, r4, r5, lr}
 8005fb6:	4b10      	ldr	r3, [pc, #64]	; (8005ff8 <srand+0x44>)
 8005fb8:	681d      	ldr	r5, [r3, #0]
 8005fba:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005fbc:	4604      	mov	r4, r0
 8005fbe:	b9b3      	cbnz	r3, 8005fee <srand+0x3a>
 8005fc0:	2018      	movs	r0, #24
 8005fc2:	f000 f893 	bl	80060ec <malloc>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	63a8      	str	r0, [r5, #56]	; 0x38
 8005fca:	b920      	cbnz	r0, 8005fd6 <srand+0x22>
 8005fcc:	4b0b      	ldr	r3, [pc, #44]	; (8005ffc <srand+0x48>)
 8005fce:	480c      	ldr	r0, [pc, #48]	; (8006000 <srand+0x4c>)
 8005fd0:	2142      	movs	r1, #66	; 0x42
 8005fd2:	f000 f85b 	bl	800608c <__assert_func>
 8005fd6:	490b      	ldr	r1, [pc, #44]	; (8006004 <srand+0x50>)
 8005fd8:	4b0b      	ldr	r3, [pc, #44]	; (8006008 <srand+0x54>)
 8005fda:	e9c0 1300 	strd	r1, r3, [r0]
 8005fde:	4b0b      	ldr	r3, [pc, #44]	; (800600c <srand+0x58>)
 8005fe0:	6083      	str	r3, [r0, #8]
 8005fe2:	230b      	movs	r3, #11
 8005fe4:	8183      	strh	r3, [r0, #12]
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	2001      	movs	r0, #1
 8005fea:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005fee:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	611c      	str	r4, [r3, #16]
 8005ff4:	615a      	str	r2, [r3, #20]
 8005ff6:	bd38      	pop	{r3, r4, r5, pc}
 8005ff8:	20000010 	.word	0x20000010
 8005ffc:	08007160 	.word	0x08007160
 8006000:	08007177 	.word	0x08007177
 8006004:	abcd330e 	.word	0xabcd330e
 8006008:	e66d1234 	.word	0xe66d1234
 800600c:	0005deec 	.word	0x0005deec

08006010 <rand>:
 8006010:	4b16      	ldr	r3, [pc, #88]	; (800606c <rand+0x5c>)
 8006012:	b510      	push	{r4, lr}
 8006014:	681c      	ldr	r4, [r3, #0]
 8006016:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006018:	b9b3      	cbnz	r3, 8006048 <rand+0x38>
 800601a:	2018      	movs	r0, #24
 800601c:	f000 f866 	bl	80060ec <malloc>
 8006020:	63a0      	str	r0, [r4, #56]	; 0x38
 8006022:	b928      	cbnz	r0, 8006030 <rand+0x20>
 8006024:	4602      	mov	r2, r0
 8006026:	4b12      	ldr	r3, [pc, #72]	; (8006070 <rand+0x60>)
 8006028:	4812      	ldr	r0, [pc, #72]	; (8006074 <rand+0x64>)
 800602a:	214e      	movs	r1, #78	; 0x4e
 800602c:	f000 f82e 	bl	800608c <__assert_func>
 8006030:	4a11      	ldr	r2, [pc, #68]	; (8006078 <rand+0x68>)
 8006032:	4b12      	ldr	r3, [pc, #72]	; (800607c <rand+0x6c>)
 8006034:	e9c0 2300 	strd	r2, r3, [r0]
 8006038:	4b11      	ldr	r3, [pc, #68]	; (8006080 <rand+0x70>)
 800603a:	6083      	str	r3, [r0, #8]
 800603c:	230b      	movs	r3, #11
 800603e:	8183      	strh	r3, [r0, #12]
 8006040:	2201      	movs	r2, #1
 8006042:	2300      	movs	r3, #0
 8006044:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8006048:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800604a:	4a0e      	ldr	r2, [pc, #56]	; (8006084 <rand+0x74>)
 800604c:	6920      	ldr	r0, [r4, #16]
 800604e:	6963      	ldr	r3, [r4, #20]
 8006050:	490d      	ldr	r1, [pc, #52]	; (8006088 <rand+0x78>)
 8006052:	4342      	muls	r2, r0
 8006054:	fb01 2203 	mla	r2, r1, r3, r2
 8006058:	fba0 0101 	umull	r0, r1, r0, r1
 800605c:	1c43      	adds	r3, r0, #1
 800605e:	eb42 0001 	adc.w	r0, r2, r1
 8006062:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8006066:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800606a:	bd10      	pop	{r4, pc}
 800606c:	20000010 	.word	0x20000010
 8006070:	08007160 	.word	0x08007160
 8006074:	08007177 	.word	0x08007177
 8006078:	abcd330e 	.word	0xabcd330e
 800607c:	e66d1234 	.word	0xe66d1234
 8006080:	0005deec 	.word	0x0005deec
 8006084:	5851f42d 	.word	0x5851f42d
 8006088:	4c957f2d 	.word	0x4c957f2d

0800608c <__assert_func>:
 800608c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800608e:	4614      	mov	r4, r2
 8006090:	461a      	mov	r2, r3
 8006092:	4b09      	ldr	r3, [pc, #36]	; (80060b8 <__assert_func+0x2c>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4605      	mov	r5, r0
 8006098:	68d8      	ldr	r0, [r3, #12]
 800609a:	b14c      	cbz	r4, 80060b0 <__assert_func+0x24>
 800609c:	4b07      	ldr	r3, [pc, #28]	; (80060bc <__assert_func+0x30>)
 800609e:	9100      	str	r1, [sp, #0]
 80060a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80060a4:	4906      	ldr	r1, [pc, #24]	; (80060c0 <__assert_func+0x34>)
 80060a6:	462b      	mov	r3, r5
 80060a8:	f000 f80e 	bl	80060c8 <fiprintf>
 80060ac:	f000 fcc4 	bl	8006a38 <abort>
 80060b0:	4b04      	ldr	r3, [pc, #16]	; (80060c4 <__assert_func+0x38>)
 80060b2:	461c      	mov	r4, r3
 80060b4:	e7f3      	b.n	800609e <__assert_func+0x12>
 80060b6:	bf00      	nop
 80060b8:	20000010 	.word	0x20000010
 80060bc:	080071d2 	.word	0x080071d2
 80060c0:	080071df 	.word	0x080071df
 80060c4:	0800720d 	.word	0x0800720d

080060c8 <fiprintf>:
 80060c8:	b40e      	push	{r1, r2, r3}
 80060ca:	b503      	push	{r0, r1, lr}
 80060cc:	4601      	mov	r1, r0
 80060ce:	ab03      	add	r3, sp, #12
 80060d0:	4805      	ldr	r0, [pc, #20]	; (80060e8 <fiprintf+0x20>)
 80060d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80060d6:	6800      	ldr	r0, [r0, #0]
 80060d8:	9301      	str	r3, [sp, #4]
 80060da:	f000 f919 	bl	8006310 <_vfiprintf_r>
 80060de:	b002      	add	sp, #8
 80060e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80060e4:	b003      	add	sp, #12
 80060e6:	4770      	bx	lr
 80060e8:	20000010 	.word	0x20000010

080060ec <malloc>:
 80060ec:	4b02      	ldr	r3, [pc, #8]	; (80060f8 <malloc+0xc>)
 80060ee:	4601      	mov	r1, r0
 80060f0:	6818      	ldr	r0, [r3, #0]
 80060f2:	f000 b86f 	b.w	80061d4 <_malloc_r>
 80060f6:	bf00      	nop
 80060f8:	20000010 	.word	0x20000010

080060fc <_free_r>:
 80060fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060fe:	2900      	cmp	r1, #0
 8006100:	d044      	beq.n	800618c <_free_r+0x90>
 8006102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006106:	9001      	str	r0, [sp, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	f1a1 0404 	sub.w	r4, r1, #4
 800610e:	bfb8      	it	lt
 8006110:	18e4      	addlt	r4, r4, r3
 8006112:	f000 feb9 	bl	8006e88 <__malloc_lock>
 8006116:	4a1e      	ldr	r2, [pc, #120]	; (8006190 <_free_r+0x94>)
 8006118:	9801      	ldr	r0, [sp, #4]
 800611a:	6813      	ldr	r3, [r2, #0]
 800611c:	b933      	cbnz	r3, 800612c <_free_r+0x30>
 800611e:	6063      	str	r3, [r4, #4]
 8006120:	6014      	str	r4, [r2, #0]
 8006122:	b003      	add	sp, #12
 8006124:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006128:	f000 beb4 	b.w	8006e94 <__malloc_unlock>
 800612c:	42a3      	cmp	r3, r4
 800612e:	d908      	bls.n	8006142 <_free_r+0x46>
 8006130:	6825      	ldr	r5, [r4, #0]
 8006132:	1961      	adds	r1, r4, r5
 8006134:	428b      	cmp	r3, r1
 8006136:	bf01      	itttt	eq
 8006138:	6819      	ldreq	r1, [r3, #0]
 800613a:	685b      	ldreq	r3, [r3, #4]
 800613c:	1949      	addeq	r1, r1, r5
 800613e:	6021      	streq	r1, [r4, #0]
 8006140:	e7ed      	b.n	800611e <_free_r+0x22>
 8006142:	461a      	mov	r2, r3
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	b10b      	cbz	r3, 800614c <_free_r+0x50>
 8006148:	42a3      	cmp	r3, r4
 800614a:	d9fa      	bls.n	8006142 <_free_r+0x46>
 800614c:	6811      	ldr	r1, [r2, #0]
 800614e:	1855      	adds	r5, r2, r1
 8006150:	42a5      	cmp	r5, r4
 8006152:	d10b      	bne.n	800616c <_free_r+0x70>
 8006154:	6824      	ldr	r4, [r4, #0]
 8006156:	4421      	add	r1, r4
 8006158:	1854      	adds	r4, r2, r1
 800615a:	42a3      	cmp	r3, r4
 800615c:	6011      	str	r1, [r2, #0]
 800615e:	d1e0      	bne.n	8006122 <_free_r+0x26>
 8006160:	681c      	ldr	r4, [r3, #0]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	6053      	str	r3, [r2, #4]
 8006166:	4421      	add	r1, r4
 8006168:	6011      	str	r1, [r2, #0]
 800616a:	e7da      	b.n	8006122 <_free_r+0x26>
 800616c:	d902      	bls.n	8006174 <_free_r+0x78>
 800616e:	230c      	movs	r3, #12
 8006170:	6003      	str	r3, [r0, #0]
 8006172:	e7d6      	b.n	8006122 <_free_r+0x26>
 8006174:	6825      	ldr	r5, [r4, #0]
 8006176:	1961      	adds	r1, r4, r5
 8006178:	428b      	cmp	r3, r1
 800617a:	bf04      	itt	eq
 800617c:	6819      	ldreq	r1, [r3, #0]
 800617e:	685b      	ldreq	r3, [r3, #4]
 8006180:	6063      	str	r3, [r4, #4]
 8006182:	bf04      	itt	eq
 8006184:	1949      	addeq	r1, r1, r5
 8006186:	6021      	streq	r1, [r4, #0]
 8006188:	6054      	str	r4, [r2, #4]
 800618a:	e7ca      	b.n	8006122 <_free_r+0x26>
 800618c:	b003      	add	sp, #12
 800618e:	bd30      	pop	{r4, r5, pc}
 8006190:	2000026c 	.word	0x2000026c

08006194 <sbrk_aligned>:
 8006194:	b570      	push	{r4, r5, r6, lr}
 8006196:	4e0e      	ldr	r6, [pc, #56]	; (80061d0 <sbrk_aligned+0x3c>)
 8006198:	460c      	mov	r4, r1
 800619a:	6831      	ldr	r1, [r6, #0]
 800619c:	4605      	mov	r5, r0
 800619e:	b911      	cbnz	r1, 80061a6 <sbrk_aligned+0x12>
 80061a0:	f000 fb7a 	bl	8006898 <_sbrk_r>
 80061a4:	6030      	str	r0, [r6, #0]
 80061a6:	4621      	mov	r1, r4
 80061a8:	4628      	mov	r0, r5
 80061aa:	f000 fb75 	bl	8006898 <_sbrk_r>
 80061ae:	1c43      	adds	r3, r0, #1
 80061b0:	d00a      	beq.n	80061c8 <sbrk_aligned+0x34>
 80061b2:	1cc4      	adds	r4, r0, #3
 80061b4:	f024 0403 	bic.w	r4, r4, #3
 80061b8:	42a0      	cmp	r0, r4
 80061ba:	d007      	beq.n	80061cc <sbrk_aligned+0x38>
 80061bc:	1a21      	subs	r1, r4, r0
 80061be:	4628      	mov	r0, r5
 80061c0:	f000 fb6a 	bl	8006898 <_sbrk_r>
 80061c4:	3001      	adds	r0, #1
 80061c6:	d101      	bne.n	80061cc <sbrk_aligned+0x38>
 80061c8:	f04f 34ff 	mov.w	r4, #4294967295
 80061cc:	4620      	mov	r0, r4
 80061ce:	bd70      	pop	{r4, r5, r6, pc}
 80061d0:	20000270 	.word	0x20000270

080061d4 <_malloc_r>:
 80061d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061d8:	1ccd      	adds	r5, r1, #3
 80061da:	f025 0503 	bic.w	r5, r5, #3
 80061de:	3508      	adds	r5, #8
 80061e0:	2d0c      	cmp	r5, #12
 80061e2:	bf38      	it	cc
 80061e4:	250c      	movcc	r5, #12
 80061e6:	2d00      	cmp	r5, #0
 80061e8:	4607      	mov	r7, r0
 80061ea:	db01      	blt.n	80061f0 <_malloc_r+0x1c>
 80061ec:	42a9      	cmp	r1, r5
 80061ee:	d905      	bls.n	80061fc <_malloc_r+0x28>
 80061f0:	230c      	movs	r3, #12
 80061f2:	603b      	str	r3, [r7, #0]
 80061f4:	2600      	movs	r6, #0
 80061f6:	4630      	mov	r0, r6
 80061f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061fc:	4e2e      	ldr	r6, [pc, #184]	; (80062b8 <_malloc_r+0xe4>)
 80061fe:	f000 fe43 	bl	8006e88 <__malloc_lock>
 8006202:	6833      	ldr	r3, [r6, #0]
 8006204:	461c      	mov	r4, r3
 8006206:	bb34      	cbnz	r4, 8006256 <_malloc_r+0x82>
 8006208:	4629      	mov	r1, r5
 800620a:	4638      	mov	r0, r7
 800620c:	f7ff ffc2 	bl	8006194 <sbrk_aligned>
 8006210:	1c43      	adds	r3, r0, #1
 8006212:	4604      	mov	r4, r0
 8006214:	d14d      	bne.n	80062b2 <_malloc_r+0xde>
 8006216:	6834      	ldr	r4, [r6, #0]
 8006218:	4626      	mov	r6, r4
 800621a:	2e00      	cmp	r6, #0
 800621c:	d140      	bne.n	80062a0 <_malloc_r+0xcc>
 800621e:	6823      	ldr	r3, [r4, #0]
 8006220:	4631      	mov	r1, r6
 8006222:	4638      	mov	r0, r7
 8006224:	eb04 0803 	add.w	r8, r4, r3
 8006228:	f000 fb36 	bl	8006898 <_sbrk_r>
 800622c:	4580      	cmp	r8, r0
 800622e:	d13a      	bne.n	80062a6 <_malloc_r+0xd2>
 8006230:	6821      	ldr	r1, [r4, #0]
 8006232:	3503      	adds	r5, #3
 8006234:	1a6d      	subs	r5, r5, r1
 8006236:	f025 0503 	bic.w	r5, r5, #3
 800623a:	3508      	adds	r5, #8
 800623c:	2d0c      	cmp	r5, #12
 800623e:	bf38      	it	cc
 8006240:	250c      	movcc	r5, #12
 8006242:	4629      	mov	r1, r5
 8006244:	4638      	mov	r0, r7
 8006246:	f7ff ffa5 	bl	8006194 <sbrk_aligned>
 800624a:	3001      	adds	r0, #1
 800624c:	d02b      	beq.n	80062a6 <_malloc_r+0xd2>
 800624e:	6823      	ldr	r3, [r4, #0]
 8006250:	442b      	add	r3, r5
 8006252:	6023      	str	r3, [r4, #0]
 8006254:	e00e      	b.n	8006274 <_malloc_r+0xa0>
 8006256:	6822      	ldr	r2, [r4, #0]
 8006258:	1b52      	subs	r2, r2, r5
 800625a:	d41e      	bmi.n	800629a <_malloc_r+0xc6>
 800625c:	2a0b      	cmp	r2, #11
 800625e:	d916      	bls.n	800628e <_malloc_r+0xba>
 8006260:	1961      	adds	r1, r4, r5
 8006262:	42a3      	cmp	r3, r4
 8006264:	6025      	str	r5, [r4, #0]
 8006266:	bf18      	it	ne
 8006268:	6059      	strne	r1, [r3, #4]
 800626a:	6863      	ldr	r3, [r4, #4]
 800626c:	bf08      	it	eq
 800626e:	6031      	streq	r1, [r6, #0]
 8006270:	5162      	str	r2, [r4, r5]
 8006272:	604b      	str	r3, [r1, #4]
 8006274:	4638      	mov	r0, r7
 8006276:	f104 060b 	add.w	r6, r4, #11
 800627a:	f000 fe0b 	bl	8006e94 <__malloc_unlock>
 800627e:	f026 0607 	bic.w	r6, r6, #7
 8006282:	1d23      	adds	r3, r4, #4
 8006284:	1af2      	subs	r2, r6, r3
 8006286:	d0b6      	beq.n	80061f6 <_malloc_r+0x22>
 8006288:	1b9b      	subs	r3, r3, r6
 800628a:	50a3      	str	r3, [r4, r2]
 800628c:	e7b3      	b.n	80061f6 <_malloc_r+0x22>
 800628e:	6862      	ldr	r2, [r4, #4]
 8006290:	42a3      	cmp	r3, r4
 8006292:	bf0c      	ite	eq
 8006294:	6032      	streq	r2, [r6, #0]
 8006296:	605a      	strne	r2, [r3, #4]
 8006298:	e7ec      	b.n	8006274 <_malloc_r+0xa0>
 800629a:	4623      	mov	r3, r4
 800629c:	6864      	ldr	r4, [r4, #4]
 800629e:	e7b2      	b.n	8006206 <_malloc_r+0x32>
 80062a0:	4634      	mov	r4, r6
 80062a2:	6876      	ldr	r6, [r6, #4]
 80062a4:	e7b9      	b.n	800621a <_malloc_r+0x46>
 80062a6:	230c      	movs	r3, #12
 80062a8:	603b      	str	r3, [r7, #0]
 80062aa:	4638      	mov	r0, r7
 80062ac:	f000 fdf2 	bl	8006e94 <__malloc_unlock>
 80062b0:	e7a1      	b.n	80061f6 <_malloc_r+0x22>
 80062b2:	6025      	str	r5, [r4, #0]
 80062b4:	e7de      	b.n	8006274 <_malloc_r+0xa0>
 80062b6:	bf00      	nop
 80062b8:	2000026c 	.word	0x2000026c

080062bc <__sfputc_r>:
 80062bc:	6893      	ldr	r3, [r2, #8]
 80062be:	3b01      	subs	r3, #1
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	b410      	push	{r4}
 80062c4:	6093      	str	r3, [r2, #8]
 80062c6:	da08      	bge.n	80062da <__sfputc_r+0x1e>
 80062c8:	6994      	ldr	r4, [r2, #24]
 80062ca:	42a3      	cmp	r3, r4
 80062cc:	db01      	blt.n	80062d2 <__sfputc_r+0x16>
 80062ce:	290a      	cmp	r1, #10
 80062d0:	d103      	bne.n	80062da <__sfputc_r+0x1e>
 80062d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062d6:	f000 baef 	b.w	80068b8 <__swbuf_r>
 80062da:	6813      	ldr	r3, [r2, #0]
 80062dc:	1c58      	adds	r0, r3, #1
 80062de:	6010      	str	r0, [r2, #0]
 80062e0:	7019      	strb	r1, [r3, #0]
 80062e2:	4608      	mov	r0, r1
 80062e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062e8:	4770      	bx	lr

080062ea <__sfputs_r>:
 80062ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ec:	4606      	mov	r6, r0
 80062ee:	460f      	mov	r7, r1
 80062f0:	4614      	mov	r4, r2
 80062f2:	18d5      	adds	r5, r2, r3
 80062f4:	42ac      	cmp	r4, r5
 80062f6:	d101      	bne.n	80062fc <__sfputs_r+0x12>
 80062f8:	2000      	movs	r0, #0
 80062fa:	e007      	b.n	800630c <__sfputs_r+0x22>
 80062fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006300:	463a      	mov	r2, r7
 8006302:	4630      	mov	r0, r6
 8006304:	f7ff ffda 	bl	80062bc <__sfputc_r>
 8006308:	1c43      	adds	r3, r0, #1
 800630a:	d1f3      	bne.n	80062f4 <__sfputs_r+0xa>
 800630c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006310 <_vfiprintf_r>:
 8006310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006314:	460d      	mov	r5, r1
 8006316:	b09d      	sub	sp, #116	; 0x74
 8006318:	4614      	mov	r4, r2
 800631a:	4698      	mov	r8, r3
 800631c:	4606      	mov	r6, r0
 800631e:	b118      	cbz	r0, 8006328 <_vfiprintf_r+0x18>
 8006320:	6983      	ldr	r3, [r0, #24]
 8006322:	b90b      	cbnz	r3, 8006328 <_vfiprintf_r+0x18>
 8006324:	f000 fcaa 	bl	8006c7c <__sinit>
 8006328:	4b89      	ldr	r3, [pc, #548]	; (8006550 <_vfiprintf_r+0x240>)
 800632a:	429d      	cmp	r5, r3
 800632c:	d11b      	bne.n	8006366 <_vfiprintf_r+0x56>
 800632e:	6875      	ldr	r5, [r6, #4]
 8006330:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006332:	07d9      	lsls	r1, r3, #31
 8006334:	d405      	bmi.n	8006342 <_vfiprintf_r+0x32>
 8006336:	89ab      	ldrh	r3, [r5, #12]
 8006338:	059a      	lsls	r2, r3, #22
 800633a:	d402      	bmi.n	8006342 <_vfiprintf_r+0x32>
 800633c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800633e:	f000 fd3b 	bl	8006db8 <__retarget_lock_acquire_recursive>
 8006342:	89ab      	ldrh	r3, [r5, #12]
 8006344:	071b      	lsls	r3, r3, #28
 8006346:	d501      	bpl.n	800634c <_vfiprintf_r+0x3c>
 8006348:	692b      	ldr	r3, [r5, #16]
 800634a:	b9eb      	cbnz	r3, 8006388 <_vfiprintf_r+0x78>
 800634c:	4629      	mov	r1, r5
 800634e:	4630      	mov	r0, r6
 8006350:	f000 fb04 	bl	800695c <__swsetup_r>
 8006354:	b1c0      	cbz	r0, 8006388 <_vfiprintf_r+0x78>
 8006356:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006358:	07dc      	lsls	r4, r3, #31
 800635a:	d50e      	bpl.n	800637a <_vfiprintf_r+0x6a>
 800635c:	f04f 30ff 	mov.w	r0, #4294967295
 8006360:	b01d      	add	sp, #116	; 0x74
 8006362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006366:	4b7b      	ldr	r3, [pc, #492]	; (8006554 <_vfiprintf_r+0x244>)
 8006368:	429d      	cmp	r5, r3
 800636a:	d101      	bne.n	8006370 <_vfiprintf_r+0x60>
 800636c:	68b5      	ldr	r5, [r6, #8]
 800636e:	e7df      	b.n	8006330 <_vfiprintf_r+0x20>
 8006370:	4b79      	ldr	r3, [pc, #484]	; (8006558 <_vfiprintf_r+0x248>)
 8006372:	429d      	cmp	r5, r3
 8006374:	bf08      	it	eq
 8006376:	68f5      	ldreq	r5, [r6, #12]
 8006378:	e7da      	b.n	8006330 <_vfiprintf_r+0x20>
 800637a:	89ab      	ldrh	r3, [r5, #12]
 800637c:	0598      	lsls	r0, r3, #22
 800637e:	d4ed      	bmi.n	800635c <_vfiprintf_r+0x4c>
 8006380:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006382:	f000 fd1a 	bl	8006dba <__retarget_lock_release_recursive>
 8006386:	e7e9      	b.n	800635c <_vfiprintf_r+0x4c>
 8006388:	2300      	movs	r3, #0
 800638a:	9309      	str	r3, [sp, #36]	; 0x24
 800638c:	2320      	movs	r3, #32
 800638e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006392:	f8cd 800c 	str.w	r8, [sp, #12]
 8006396:	2330      	movs	r3, #48	; 0x30
 8006398:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800655c <_vfiprintf_r+0x24c>
 800639c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80063a0:	f04f 0901 	mov.w	r9, #1
 80063a4:	4623      	mov	r3, r4
 80063a6:	469a      	mov	sl, r3
 80063a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063ac:	b10a      	cbz	r2, 80063b2 <_vfiprintf_r+0xa2>
 80063ae:	2a25      	cmp	r2, #37	; 0x25
 80063b0:	d1f9      	bne.n	80063a6 <_vfiprintf_r+0x96>
 80063b2:	ebba 0b04 	subs.w	fp, sl, r4
 80063b6:	d00b      	beq.n	80063d0 <_vfiprintf_r+0xc0>
 80063b8:	465b      	mov	r3, fp
 80063ba:	4622      	mov	r2, r4
 80063bc:	4629      	mov	r1, r5
 80063be:	4630      	mov	r0, r6
 80063c0:	f7ff ff93 	bl	80062ea <__sfputs_r>
 80063c4:	3001      	adds	r0, #1
 80063c6:	f000 80aa 	beq.w	800651e <_vfiprintf_r+0x20e>
 80063ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063cc:	445a      	add	r2, fp
 80063ce:	9209      	str	r2, [sp, #36]	; 0x24
 80063d0:	f89a 3000 	ldrb.w	r3, [sl]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f000 80a2 	beq.w	800651e <_vfiprintf_r+0x20e>
 80063da:	2300      	movs	r3, #0
 80063dc:	f04f 32ff 	mov.w	r2, #4294967295
 80063e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063e4:	f10a 0a01 	add.w	sl, sl, #1
 80063e8:	9304      	str	r3, [sp, #16]
 80063ea:	9307      	str	r3, [sp, #28]
 80063ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063f0:	931a      	str	r3, [sp, #104]	; 0x68
 80063f2:	4654      	mov	r4, sl
 80063f4:	2205      	movs	r2, #5
 80063f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063fa:	4858      	ldr	r0, [pc, #352]	; (800655c <_vfiprintf_r+0x24c>)
 80063fc:	f7f9 fef0 	bl	80001e0 <memchr>
 8006400:	9a04      	ldr	r2, [sp, #16]
 8006402:	b9d8      	cbnz	r0, 800643c <_vfiprintf_r+0x12c>
 8006404:	06d1      	lsls	r1, r2, #27
 8006406:	bf44      	itt	mi
 8006408:	2320      	movmi	r3, #32
 800640a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800640e:	0713      	lsls	r3, r2, #28
 8006410:	bf44      	itt	mi
 8006412:	232b      	movmi	r3, #43	; 0x2b
 8006414:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006418:	f89a 3000 	ldrb.w	r3, [sl]
 800641c:	2b2a      	cmp	r3, #42	; 0x2a
 800641e:	d015      	beq.n	800644c <_vfiprintf_r+0x13c>
 8006420:	9a07      	ldr	r2, [sp, #28]
 8006422:	4654      	mov	r4, sl
 8006424:	2000      	movs	r0, #0
 8006426:	f04f 0c0a 	mov.w	ip, #10
 800642a:	4621      	mov	r1, r4
 800642c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006430:	3b30      	subs	r3, #48	; 0x30
 8006432:	2b09      	cmp	r3, #9
 8006434:	d94e      	bls.n	80064d4 <_vfiprintf_r+0x1c4>
 8006436:	b1b0      	cbz	r0, 8006466 <_vfiprintf_r+0x156>
 8006438:	9207      	str	r2, [sp, #28]
 800643a:	e014      	b.n	8006466 <_vfiprintf_r+0x156>
 800643c:	eba0 0308 	sub.w	r3, r0, r8
 8006440:	fa09 f303 	lsl.w	r3, r9, r3
 8006444:	4313      	orrs	r3, r2
 8006446:	9304      	str	r3, [sp, #16]
 8006448:	46a2      	mov	sl, r4
 800644a:	e7d2      	b.n	80063f2 <_vfiprintf_r+0xe2>
 800644c:	9b03      	ldr	r3, [sp, #12]
 800644e:	1d19      	adds	r1, r3, #4
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	9103      	str	r1, [sp, #12]
 8006454:	2b00      	cmp	r3, #0
 8006456:	bfbb      	ittet	lt
 8006458:	425b      	neglt	r3, r3
 800645a:	f042 0202 	orrlt.w	r2, r2, #2
 800645e:	9307      	strge	r3, [sp, #28]
 8006460:	9307      	strlt	r3, [sp, #28]
 8006462:	bfb8      	it	lt
 8006464:	9204      	strlt	r2, [sp, #16]
 8006466:	7823      	ldrb	r3, [r4, #0]
 8006468:	2b2e      	cmp	r3, #46	; 0x2e
 800646a:	d10c      	bne.n	8006486 <_vfiprintf_r+0x176>
 800646c:	7863      	ldrb	r3, [r4, #1]
 800646e:	2b2a      	cmp	r3, #42	; 0x2a
 8006470:	d135      	bne.n	80064de <_vfiprintf_r+0x1ce>
 8006472:	9b03      	ldr	r3, [sp, #12]
 8006474:	1d1a      	adds	r2, r3, #4
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	9203      	str	r2, [sp, #12]
 800647a:	2b00      	cmp	r3, #0
 800647c:	bfb8      	it	lt
 800647e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006482:	3402      	adds	r4, #2
 8006484:	9305      	str	r3, [sp, #20]
 8006486:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800656c <_vfiprintf_r+0x25c>
 800648a:	7821      	ldrb	r1, [r4, #0]
 800648c:	2203      	movs	r2, #3
 800648e:	4650      	mov	r0, sl
 8006490:	f7f9 fea6 	bl	80001e0 <memchr>
 8006494:	b140      	cbz	r0, 80064a8 <_vfiprintf_r+0x198>
 8006496:	2340      	movs	r3, #64	; 0x40
 8006498:	eba0 000a 	sub.w	r0, r0, sl
 800649c:	fa03 f000 	lsl.w	r0, r3, r0
 80064a0:	9b04      	ldr	r3, [sp, #16]
 80064a2:	4303      	orrs	r3, r0
 80064a4:	3401      	adds	r4, #1
 80064a6:	9304      	str	r3, [sp, #16]
 80064a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064ac:	482c      	ldr	r0, [pc, #176]	; (8006560 <_vfiprintf_r+0x250>)
 80064ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80064b2:	2206      	movs	r2, #6
 80064b4:	f7f9 fe94 	bl	80001e0 <memchr>
 80064b8:	2800      	cmp	r0, #0
 80064ba:	d03f      	beq.n	800653c <_vfiprintf_r+0x22c>
 80064bc:	4b29      	ldr	r3, [pc, #164]	; (8006564 <_vfiprintf_r+0x254>)
 80064be:	bb1b      	cbnz	r3, 8006508 <_vfiprintf_r+0x1f8>
 80064c0:	9b03      	ldr	r3, [sp, #12]
 80064c2:	3307      	adds	r3, #7
 80064c4:	f023 0307 	bic.w	r3, r3, #7
 80064c8:	3308      	adds	r3, #8
 80064ca:	9303      	str	r3, [sp, #12]
 80064cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ce:	443b      	add	r3, r7
 80064d0:	9309      	str	r3, [sp, #36]	; 0x24
 80064d2:	e767      	b.n	80063a4 <_vfiprintf_r+0x94>
 80064d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80064d8:	460c      	mov	r4, r1
 80064da:	2001      	movs	r0, #1
 80064dc:	e7a5      	b.n	800642a <_vfiprintf_r+0x11a>
 80064de:	2300      	movs	r3, #0
 80064e0:	3401      	adds	r4, #1
 80064e2:	9305      	str	r3, [sp, #20]
 80064e4:	4619      	mov	r1, r3
 80064e6:	f04f 0c0a 	mov.w	ip, #10
 80064ea:	4620      	mov	r0, r4
 80064ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064f0:	3a30      	subs	r2, #48	; 0x30
 80064f2:	2a09      	cmp	r2, #9
 80064f4:	d903      	bls.n	80064fe <_vfiprintf_r+0x1ee>
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d0c5      	beq.n	8006486 <_vfiprintf_r+0x176>
 80064fa:	9105      	str	r1, [sp, #20]
 80064fc:	e7c3      	b.n	8006486 <_vfiprintf_r+0x176>
 80064fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8006502:	4604      	mov	r4, r0
 8006504:	2301      	movs	r3, #1
 8006506:	e7f0      	b.n	80064ea <_vfiprintf_r+0x1da>
 8006508:	ab03      	add	r3, sp, #12
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	462a      	mov	r2, r5
 800650e:	4b16      	ldr	r3, [pc, #88]	; (8006568 <_vfiprintf_r+0x258>)
 8006510:	a904      	add	r1, sp, #16
 8006512:	4630      	mov	r0, r6
 8006514:	f3af 8000 	nop.w
 8006518:	4607      	mov	r7, r0
 800651a:	1c78      	adds	r0, r7, #1
 800651c:	d1d6      	bne.n	80064cc <_vfiprintf_r+0x1bc>
 800651e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006520:	07d9      	lsls	r1, r3, #31
 8006522:	d405      	bmi.n	8006530 <_vfiprintf_r+0x220>
 8006524:	89ab      	ldrh	r3, [r5, #12]
 8006526:	059a      	lsls	r2, r3, #22
 8006528:	d402      	bmi.n	8006530 <_vfiprintf_r+0x220>
 800652a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800652c:	f000 fc45 	bl	8006dba <__retarget_lock_release_recursive>
 8006530:	89ab      	ldrh	r3, [r5, #12]
 8006532:	065b      	lsls	r3, r3, #25
 8006534:	f53f af12 	bmi.w	800635c <_vfiprintf_r+0x4c>
 8006538:	9809      	ldr	r0, [sp, #36]	; 0x24
 800653a:	e711      	b.n	8006360 <_vfiprintf_r+0x50>
 800653c:	ab03      	add	r3, sp, #12
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	462a      	mov	r2, r5
 8006542:	4b09      	ldr	r3, [pc, #36]	; (8006568 <_vfiprintf_r+0x258>)
 8006544:	a904      	add	r1, sp, #16
 8006546:	4630      	mov	r0, r6
 8006548:	f000 f880 	bl	800664c <_printf_i>
 800654c:	e7e4      	b.n	8006518 <_vfiprintf_r+0x208>
 800654e:	bf00      	nop
 8006550:	08007264 	.word	0x08007264
 8006554:	08007284 	.word	0x08007284
 8006558:	08007244 	.word	0x08007244
 800655c:	0800720e 	.word	0x0800720e
 8006560:	08007218 	.word	0x08007218
 8006564:	00000000 	.word	0x00000000
 8006568:	080062eb 	.word	0x080062eb
 800656c:	08007214 	.word	0x08007214

08006570 <_printf_common>:
 8006570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006574:	4616      	mov	r6, r2
 8006576:	4699      	mov	r9, r3
 8006578:	688a      	ldr	r2, [r1, #8]
 800657a:	690b      	ldr	r3, [r1, #16]
 800657c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006580:	4293      	cmp	r3, r2
 8006582:	bfb8      	it	lt
 8006584:	4613      	movlt	r3, r2
 8006586:	6033      	str	r3, [r6, #0]
 8006588:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800658c:	4607      	mov	r7, r0
 800658e:	460c      	mov	r4, r1
 8006590:	b10a      	cbz	r2, 8006596 <_printf_common+0x26>
 8006592:	3301      	adds	r3, #1
 8006594:	6033      	str	r3, [r6, #0]
 8006596:	6823      	ldr	r3, [r4, #0]
 8006598:	0699      	lsls	r1, r3, #26
 800659a:	bf42      	ittt	mi
 800659c:	6833      	ldrmi	r3, [r6, #0]
 800659e:	3302      	addmi	r3, #2
 80065a0:	6033      	strmi	r3, [r6, #0]
 80065a2:	6825      	ldr	r5, [r4, #0]
 80065a4:	f015 0506 	ands.w	r5, r5, #6
 80065a8:	d106      	bne.n	80065b8 <_printf_common+0x48>
 80065aa:	f104 0a19 	add.w	sl, r4, #25
 80065ae:	68e3      	ldr	r3, [r4, #12]
 80065b0:	6832      	ldr	r2, [r6, #0]
 80065b2:	1a9b      	subs	r3, r3, r2
 80065b4:	42ab      	cmp	r3, r5
 80065b6:	dc26      	bgt.n	8006606 <_printf_common+0x96>
 80065b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065bc:	1e13      	subs	r3, r2, #0
 80065be:	6822      	ldr	r2, [r4, #0]
 80065c0:	bf18      	it	ne
 80065c2:	2301      	movne	r3, #1
 80065c4:	0692      	lsls	r2, r2, #26
 80065c6:	d42b      	bmi.n	8006620 <_printf_common+0xb0>
 80065c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065cc:	4649      	mov	r1, r9
 80065ce:	4638      	mov	r0, r7
 80065d0:	47c0      	blx	r8
 80065d2:	3001      	adds	r0, #1
 80065d4:	d01e      	beq.n	8006614 <_printf_common+0xa4>
 80065d6:	6823      	ldr	r3, [r4, #0]
 80065d8:	68e5      	ldr	r5, [r4, #12]
 80065da:	6832      	ldr	r2, [r6, #0]
 80065dc:	f003 0306 	and.w	r3, r3, #6
 80065e0:	2b04      	cmp	r3, #4
 80065e2:	bf08      	it	eq
 80065e4:	1aad      	subeq	r5, r5, r2
 80065e6:	68a3      	ldr	r3, [r4, #8]
 80065e8:	6922      	ldr	r2, [r4, #16]
 80065ea:	bf0c      	ite	eq
 80065ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065f0:	2500      	movne	r5, #0
 80065f2:	4293      	cmp	r3, r2
 80065f4:	bfc4      	itt	gt
 80065f6:	1a9b      	subgt	r3, r3, r2
 80065f8:	18ed      	addgt	r5, r5, r3
 80065fa:	2600      	movs	r6, #0
 80065fc:	341a      	adds	r4, #26
 80065fe:	42b5      	cmp	r5, r6
 8006600:	d11a      	bne.n	8006638 <_printf_common+0xc8>
 8006602:	2000      	movs	r0, #0
 8006604:	e008      	b.n	8006618 <_printf_common+0xa8>
 8006606:	2301      	movs	r3, #1
 8006608:	4652      	mov	r2, sl
 800660a:	4649      	mov	r1, r9
 800660c:	4638      	mov	r0, r7
 800660e:	47c0      	blx	r8
 8006610:	3001      	adds	r0, #1
 8006612:	d103      	bne.n	800661c <_printf_common+0xac>
 8006614:	f04f 30ff 	mov.w	r0, #4294967295
 8006618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800661c:	3501      	adds	r5, #1
 800661e:	e7c6      	b.n	80065ae <_printf_common+0x3e>
 8006620:	18e1      	adds	r1, r4, r3
 8006622:	1c5a      	adds	r2, r3, #1
 8006624:	2030      	movs	r0, #48	; 0x30
 8006626:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800662a:	4422      	add	r2, r4
 800662c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006630:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006634:	3302      	adds	r3, #2
 8006636:	e7c7      	b.n	80065c8 <_printf_common+0x58>
 8006638:	2301      	movs	r3, #1
 800663a:	4622      	mov	r2, r4
 800663c:	4649      	mov	r1, r9
 800663e:	4638      	mov	r0, r7
 8006640:	47c0      	blx	r8
 8006642:	3001      	adds	r0, #1
 8006644:	d0e6      	beq.n	8006614 <_printf_common+0xa4>
 8006646:	3601      	adds	r6, #1
 8006648:	e7d9      	b.n	80065fe <_printf_common+0x8e>
	...

0800664c <_printf_i>:
 800664c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006650:	7e0f      	ldrb	r7, [r1, #24]
 8006652:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006654:	2f78      	cmp	r7, #120	; 0x78
 8006656:	4691      	mov	r9, r2
 8006658:	4680      	mov	r8, r0
 800665a:	460c      	mov	r4, r1
 800665c:	469a      	mov	sl, r3
 800665e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006662:	d807      	bhi.n	8006674 <_printf_i+0x28>
 8006664:	2f62      	cmp	r7, #98	; 0x62
 8006666:	d80a      	bhi.n	800667e <_printf_i+0x32>
 8006668:	2f00      	cmp	r7, #0
 800666a:	f000 80d8 	beq.w	800681e <_printf_i+0x1d2>
 800666e:	2f58      	cmp	r7, #88	; 0x58
 8006670:	f000 80a3 	beq.w	80067ba <_printf_i+0x16e>
 8006674:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006678:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800667c:	e03a      	b.n	80066f4 <_printf_i+0xa8>
 800667e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006682:	2b15      	cmp	r3, #21
 8006684:	d8f6      	bhi.n	8006674 <_printf_i+0x28>
 8006686:	a101      	add	r1, pc, #4	; (adr r1, 800668c <_printf_i+0x40>)
 8006688:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800668c:	080066e5 	.word	0x080066e5
 8006690:	080066f9 	.word	0x080066f9
 8006694:	08006675 	.word	0x08006675
 8006698:	08006675 	.word	0x08006675
 800669c:	08006675 	.word	0x08006675
 80066a0:	08006675 	.word	0x08006675
 80066a4:	080066f9 	.word	0x080066f9
 80066a8:	08006675 	.word	0x08006675
 80066ac:	08006675 	.word	0x08006675
 80066b0:	08006675 	.word	0x08006675
 80066b4:	08006675 	.word	0x08006675
 80066b8:	08006805 	.word	0x08006805
 80066bc:	08006729 	.word	0x08006729
 80066c0:	080067e7 	.word	0x080067e7
 80066c4:	08006675 	.word	0x08006675
 80066c8:	08006675 	.word	0x08006675
 80066cc:	08006827 	.word	0x08006827
 80066d0:	08006675 	.word	0x08006675
 80066d4:	08006729 	.word	0x08006729
 80066d8:	08006675 	.word	0x08006675
 80066dc:	08006675 	.word	0x08006675
 80066e0:	080067ef 	.word	0x080067ef
 80066e4:	682b      	ldr	r3, [r5, #0]
 80066e6:	1d1a      	adds	r2, r3, #4
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	602a      	str	r2, [r5, #0]
 80066ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066f4:	2301      	movs	r3, #1
 80066f6:	e0a3      	b.n	8006840 <_printf_i+0x1f4>
 80066f8:	6820      	ldr	r0, [r4, #0]
 80066fa:	6829      	ldr	r1, [r5, #0]
 80066fc:	0606      	lsls	r6, r0, #24
 80066fe:	f101 0304 	add.w	r3, r1, #4
 8006702:	d50a      	bpl.n	800671a <_printf_i+0xce>
 8006704:	680e      	ldr	r6, [r1, #0]
 8006706:	602b      	str	r3, [r5, #0]
 8006708:	2e00      	cmp	r6, #0
 800670a:	da03      	bge.n	8006714 <_printf_i+0xc8>
 800670c:	232d      	movs	r3, #45	; 0x2d
 800670e:	4276      	negs	r6, r6
 8006710:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006714:	485e      	ldr	r0, [pc, #376]	; (8006890 <_printf_i+0x244>)
 8006716:	230a      	movs	r3, #10
 8006718:	e019      	b.n	800674e <_printf_i+0x102>
 800671a:	680e      	ldr	r6, [r1, #0]
 800671c:	602b      	str	r3, [r5, #0]
 800671e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006722:	bf18      	it	ne
 8006724:	b236      	sxthne	r6, r6
 8006726:	e7ef      	b.n	8006708 <_printf_i+0xbc>
 8006728:	682b      	ldr	r3, [r5, #0]
 800672a:	6820      	ldr	r0, [r4, #0]
 800672c:	1d19      	adds	r1, r3, #4
 800672e:	6029      	str	r1, [r5, #0]
 8006730:	0601      	lsls	r1, r0, #24
 8006732:	d501      	bpl.n	8006738 <_printf_i+0xec>
 8006734:	681e      	ldr	r6, [r3, #0]
 8006736:	e002      	b.n	800673e <_printf_i+0xf2>
 8006738:	0646      	lsls	r6, r0, #25
 800673a:	d5fb      	bpl.n	8006734 <_printf_i+0xe8>
 800673c:	881e      	ldrh	r6, [r3, #0]
 800673e:	4854      	ldr	r0, [pc, #336]	; (8006890 <_printf_i+0x244>)
 8006740:	2f6f      	cmp	r7, #111	; 0x6f
 8006742:	bf0c      	ite	eq
 8006744:	2308      	moveq	r3, #8
 8006746:	230a      	movne	r3, #10
 8006748:	2100      	movs	r1, #0
 800674a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800674e:	6865      	ldr	r5, [r4, #4]
 8006750:	60a5      	str	r5, [r4, #8]
 8006752:	2d00      	cmp	r5, #0
 8006754:	bfa2      	ittt	ge
 8006756:	6821      	ldrge	r1, [r4, #0]
 8006758:	f021 0104 	bicge.w	r1, r1, #4
 800675c:	6021      	strge	r1, [r4, #0]
 800675e:	b90e      	cbnz	r6, 8006764 <_printf_i+0x118>
 8006760:	2d00      	cmp	r5, #0
 8006762:	d04d      	beq.n	8006800 <_printf_i+0x1b4>
 8006764:	4615      	mov	r5, r2
 8006766:	fbb6 f1f3 	udiv	r1, r6, r3
 800676a:	fb03 6711 	mls	r7, r3, r1, r6
 800676e:	5dc7      	ldrb	r7, [r0, r7]
 8006770:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006774:	4637      	mov	r7, r6
 8006776:	42bb      	cmp	r3, r7
 8006778:	460e      	mov	r6, r1
 800677a:	d9f4      	bls.n	8006766 <_printf_i+0x11a>
 800677c:	2b08      	cmp	r3, #8
 800677e:	d10b      	bne.n	8006798 <_printf_i+0x14c>
 8006780:	6823      	ldr	r3, [r4, #0]
 8006782:	07de      	lsls	r6, r3, #31
 8006784:	d508      	bpl.n	8006798 <_printf_i+0x14c>
 8006786:	6923      	ldr	r3, [r4, #16]
 8006788:	6861      	ldr	r1, [r4, #4]
 800678a:	4299      	cmp	r1, r3
 800678c:	bfde      	ittt	le
 800678e:	2330      	movle	r3, #48	; 0x30
 8006790:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006794:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006798:	1b52      	subs	r2, r2, r5
 800679a:	6122      	str	r2, [r4, #16]
 800679c:	f8cd a000 	str.w	sl, [sp]
 80067a0:	464b      	mov	r3, r9
 80067a2:	aa03      	add	r2, sp, #12
 80067a4:	4621      	mov	r1, r4
 80067a6:	4640      	mov	r0, r8
 80067a8:	f7ff fee2 	bl	8006570 <_printf_common>
 80067ac:	3001      	adds	r0, #1
 80067ae:	d14c      	bne.n	800684a <_printf_i+0x1fe>
 80067b0:	f04f 30ff 	mov.w	r0, #4294967295
 80067b4:	b004      	add	sp, #16
 80067b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ba:	4835      	ldr	r0, [pc, #212]	; (8006890 <_printf_i+0x244>)
 80067bc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80067c0:	6829      	ldr	r1, [r5, #0]
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	f851 6b04 	ldr.w	r6, [r1], #4
 80067c8:	6029      	str	r1, [r5, #0]
 80067ca:	061d      	lsls	r5, r3, #24
 80067cc:	d514      	bpl.n	80067f8 <_printf_i+0x1ac>
 80067ce:	07df      	lsls	r7, r3, #31
 80067d0:	bf44      	itt	mi
 80067d2:	f043 0320 	orrmi.w	r3, r3, #32
 80067d6:	6023      	strmi	r3, [r4, #0]
 80067d8:	b91e      	cbnz	r6, 80067e2 <_printf_i+0x196>
 80067da:	6823      	ldr	r3, [r4, #0]
 80067dc:	f023 0320 	bic.w	r3, r3, #32
 80067e0:	6023      	str	r3, [r4, #0]
 80067e2:	2310      	movs	r3, #16
 80067e4:	e7b0      	b.n	8006748 <_printf_i+0xfc>
 80067e6:	6823      	ldr	r3, [r4, #0]
 80067e8:	f043 0320 	orr.w	r3, r3, #32
 80067ec:	6023      	str	r3, [r4, #0]
 80067ee:	2378      	movs	r3, #120	; 0x78
 80067f0:	4828      	ldr	r0, [pc, #160]	; (8006894 <_printf_i+0x248>)
 80067f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80067f6:	e7e3      	b.n	80067c0 <_printf_i+0x174>
 80067f8:	0659      	lsls	r1, r3, #25
 80067fa:	bf48      	it	mi
 80067fc:	b2b6      	uxthmi	r6, r6
 80067fe:	e7e6      	b.n	80067ce <_printf_i+0x182>
 8006800:	4615      	mov	r5, r2
 8006802:	e7bb      	b.n	800677c <_printf_i+0x130>
 8006804:	682b      	ldr	r3, [r5, #0]
 8006806:	6826      	ldr	r6, [r4, #0]
 8006808:	6961      	ldr	r1, [r4, #20]
 800680a:	1d18      	adds	r0, r3, #4
 800680c:	6028      	str	r0, [r5, #0]
 800680e:	0635      	lsls	r5, r6, #24
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	d501      	bpl.n	8006818 <_printf_i+0x1cc>
 8006814:	6019      	str	r1, [r3, #0]
 8006816:	e002      	b.n	800681e <_printf_i+0x1d2>
 8006818:	0670      	lsls	r0, r6, #25
 800681a:	d5fb      	bpl.n	8006814 <_printf_i+0x1c8>
 800681c:	8019      	strh	r1, [r3, #0]
 800681e:	2300      	movs	r3, #0
 8006820:	6123      	str	r3, [r4, #16]
 8006822:	4615      	mov	r5, r2
 8006824:	e7ba      	b.n	800679c <_printf_i+0x150>
 8006826:	682b      	ldr	r3, [r5, #0]
 8006828:	1d1a      	adds	r2, r3, #4
 800682a:	602a      	str	r2, [r5, #0]
 800682c:	681d      	ldr	r5, [r3, #0]
 800682e:	6862      	ldr	r2, [r4, #4]
 8006830:	2100      	movs	r1, #0
 8006832:	4628      	mov	r0, r5
 8006834:	f7f9 fcd4 	bl	80001e0 <memchr>
 8006838:	b108      	cbz	r0, 800683e <_printf_i+0x1f2>
 800683a:	1b40      	subs	r0, r0, r5
 800683c:	6060      	str	r0, [r4, #4]
 800683e:	6863      	ldr	r3, [r4, #4]
 8006840:	6123      	str	r3, [r4, #16]
 8006842:	2300      	movs	r3, #0
 8006844:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006848:	e7a8      	b.n	800679c <_printf_i+0x150>
 800684a:	6923      	ldr	r3, [r4, #16]
 800684c:	462a      	mov	r2, r5
 800684e:	4649      	mov	r1, r9
 8006850:	4640      	mov	r0, r8
 8006852:	47d0      	blx	sl
 8006854:	3001      	adds	r0, #1
 8006856:	d0ab      	beq.n	80067b0 <_printf_i+0x164>
 8006858:	6823      	ldr	r3, [r4, #0]
 800685a:	079b      	lsls	r3, r3, #30
 800685c:	d413      	bmi.n	8006886 <_printf_i+0x23a>
 800685e:	68e0      	ldr	r0, [r4, #12]
 8006860:	9b03      	ldr	r3, [sp, #12]
 8006862:	4298      	cmp	r0, r3
 8006864:	bfb8      	it	lt
 8006866:	4618      	movlt	r0, r3
 8006868:	e7a4      	b.n	80067b4 <_printf_i+0x168>
 800686a:	2301      	movs	r3, #1
 800686c:	4632      	mov	r2, r6
 800686e:	4649      	mov	r1, r9
 8006870:	4640      	mov	r0, r8
 8006872:	47d0      	blx	sl
 8006874:	3001      	adds	r0, #1
 8006876:	d09b      	beq.n	80067b0 <_printf_i+0x164>
 8006878:	3501      	adds	r5, #1
 800687a:	68e3      	ldr	r3, [r4, #12]
 800687c:	9903      	ldr	r1, [sp, #12]
 800687e:	1a5b      	subs	r3, r3, r1
 8006880:	42ab      	cmp	r3, r5
 8006882:	dcf2      	bgt.n	800686a <_printf_i+0x21e>
 8006884:	e7eb      	b.n	800685e <_printf_i+0x212>
 8006886:	2500      	movs	r5, #0
 8006888:	f104 0619 	add.w	r6, r4, #25
 800688c:	e7f5      	b.n	800687a <_printf_i+0x22e>
 800688e:	bf00      	nop
 8006890:	0800721f 	.word	0x0800721f
 8006894:	08007230 	.word	0x08007230

08006898 <_sbrk_r>:
 8006898:	b538      	push	{r3, r4, r5, lr}
 800689a:	4d06      	ldr	r5, [pc, #24]	; (80068b4 <_sbrk_r+0x1c>)
 800689c:	2300      	movs	r3, #0
 800689e:	4604      	mov	r4, r0
 80068a0:	4608      	mov	r0, r1
 80068a2:	602b      	str	r3, [r5, #0]
 80068a4:	f7fc fb66 	bl	8002f74 <_sbrk>
 80068a8:	1c43      	adds	r3, r0, #1
 80068aa:	d102      	bne.n	80068b2 <_sbrk_r+0x1a>
 80068ac:	682b      	ldr	r3, [r5, #0]
 80068ae:	b103      	cbz	r3, 80068b2 <_sbrk_r+0x1a>
 80068b0:	6023      	str	r3, [r4, #0]
 80068b2:	bd38      	pop	{r3, r4, r5, pc}
 80068b4:	20000278 	.word	0x20000278

080068b8 <__swbuf_r>:
 80068b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ba:	460e      	mov	r6, r1
 80068bc:	4614      	mov	r4, r2
 80068be:	4605      	mov	r5, r0
 80068c0:	b118      	cbz	r0, 80068ca <__swbuf_r+0x12>
 80068c2:	6983      	ldr	r3, [r0, #24]
 80068c4:	b90b      	cbnz	r3, 80068ca <__swbuf_r+0x12>
 80068c6:	f000 f9d9 	bl	8006c7c <__sinit>
 80068ca:	4b21      	ldr	r3, [pc, #132]	; (8006950 <__swbuf_r+0x98>)
 80068cc:	429c      	cmp	r4, r3
 80068ce:	d12b      	bne.n	8006928 <__swbuf_r+0x70>
 80068d0:	686c      	ldr	r4, [r5, #4]
 80068d2:	69a3      	ldr	r3, [r4, #24]
 80068d4:	60a3      	str	r3, [r4, #8]
 80068d6:	89a3      	ldrh	r3, [r4, #12]
 80068d8:	071a      	lsls	r2, r3, #28
 80068da:	d52f      	bpl.n	800693c <__swbuf_r+0x84>
 80068dc:	6923      	ldr	r3, [r4, #16]
 80068de:	b36b      	cbz	r3, 800693c <__swbuf_r+0x84>
 80068e0:	6923      	ldr	r3, [r4, #16]
 80068e2:	6820      	ldr	r0, [r4, #0]
 80068e4:	1ac0      	subs	r0, r0, r3
 80068e6:	6963      	ldr	r3, [r4, #20]
 80068e8:	b2f6      	uxtb	r6, r6
 80068ea:	4283      	cmp	r3, r0
 80068ec:	4637      	mov	r7, r6
 80068ee:	dc04      	bgt.n	80068fa <__swbuf_r+0x42>
 80068f0:	4621      	mov	r1, r4
 80068f2:	4628      	mov	r0, r5
 80068f4:	f000 f92e 	bl	8006b54 <_fflush_r>
 80068f8:	bb30      	cbnz	r0, 8006948 <__swbuf_r+0x90>
 80068fa:	68a3      	ldr	r3, [r4, #8]
 80068fc:	3b01      	subs	r3, #1
 80068fe:	60a3      	str	r3, [r4, #8]
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	6022      	str	r2, [r4, #0]
 8006906:	701e      	strb	r6, [r3, #0]
 8006908:	6963      	ldr	r3, [r4, #20]
 800690a:	3001      	adds	r0, #1
 800690c:	4283      	cmp	r3, r0
 800690e:	d004      	beq.n	800691a <__swbuf_r+0x62>
 8006910:	89a3      	ldrh	r3, [r4, #12]
 8006912:	07db      	lsls	r3, r3, #31
 8006914:	d506      	bpl.n	8006924 <__swbuf_r+0x6c>
 8006916:	2e0a      	cmp	r6, #10
 8006918:	d104      	bne.n	8006924 <__swbuf_r+0x6c>
 800691a:	4621      	mov	r1, r4
 800691c:	4628      	mov	r0, r5
 800691e:	f000 f919 	bl	8006b54 <_fflush_r>
 8006922:	b988      	cbnz	r0, 8006948 <__swbuf_r+0x90>
 8006924:	4638      	mov	r0, r7
 8006926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006928:	4b0a      	ldr	r3, [pc, #40]	; (8006954 <__swbuf_r+0x9c>)
 800692a:	429c      	cmp	r4, r3
 800692c:	d101      	bne.n	8006932 <__swbuf_r+0x7a>
 800692e:	68ac      	ldr	r4, [r5, #8]
 8006930:	e7cf      	b.n	80068d2 <__swbuf_r+0x1a>
 8006932:	4b09      	ldr	r3, [pc, #36]	; (8006958 <__swbuf_r+0xa0>)
 8006934:	429c      	cmp	r4, r3
 8006936:	bf08      	it	eq
 8006938:	68ec      	ldreq	r4, [r5, #12]
 800693a:	e7ca      	b.n	80068d2 <__swbuf_r+0x1a>
 800693c:	4621      	mov	r1, r4
 800693e:	4628      	mov	r0, r5
 8006940:	f000 f80c 	bl	800695c <__swsetup_r>
 8006944:	2800      	cmp	r0, #0
 8006946:	d0cb      	beq.n	80068e0 <__swbuf_r+0x28>
 8006948:	f04f 37ff 	mov.w	r7, #4294967295
 800694c:	e7ea      	b.n	8006924 <__swbuf_r+0x6c>
 800694e:	bf00      	nop
 8006950:	08007264 	.word	0x08007264
 8006954:	08007284 	.word	0x08007284
 8006958:	08007244 	.word	0x08007244

0800695c <__swsetup_r>:
 800695c:	4b32      	ldr	r3, [pc, #200]	; (8006a28 <__swsetup_r+0xcc>)
 800695e:	b570      	push	{r4, r5, r6, lr}
 8006960:	681d      	ldr	r5, [r3, #0]
 8006962:	4606      	mov	r6, r0
 8006964:	460c      	mov	r4, r1
 8006966:	b125      	cbz	r5, 8006972 <__swsetup_r+0x16>
 8006968:	69ab      	ldr	r3, [r5, #24]
 800696a:	b913      	cbnz	r3, 8006972 <__swsetup_r+0x16>
 800696c:	4628      	mov	r0, r5
 800696e:	f000 f985 	bl	8006c7c <__sinit>
 8006972:	4b2e      	ldr	r3, [pc, #184]	; (8006a2c <__swsetup_r+0xd0>)
 8006974:	429c      	cmp	r4, r3
 8006976:	d10f      	bne.n	8006998 <__swsetup_r+0x3c>
 8006978:	686c      	ldr	r4, [r5, #4]
 800697a:	89a3      	ldrh	r3, [r4, #12]
 800697c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006980:	0719      	lsls	r1, r3, #28
 8006982:	d42c      	bmi.n	80069de <__swsetup_r+0x82>
 8006984:	06dd      	lsls	r5, r3, #27
 8006986:	d411      	bmi.n	80069ac <__swsetup_r+0x50>
 8006988:	2309      	movs	r3, #9
 800698a:	6033      	str	r3, [r6, #0]
 800698c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006990:	81a3      	strh	r3, [r4, #12]
 8006992:	f04f 30ff 	mov.w	r0, #4294967295
 8006996:	e03e      	b.n	8006a16 <__swsetup_r+0xba>
 8006998:	4b25      	ldr	r3, [pc, #148]	; (8006a30 <__swsetup_r+0xd4>)
 800699a:	429c      	cmp	r4, r3
 800699c:	d101      	bne.n	80069a2 <__swsetup_r+0x46>
 800699e:	68ac      	ldr	r4, [r5, #8]
 80069a0:	e7eb      	b.n	800697a <__swsetup_r+0x1e>
 80069a2:	4b24      	ldr	r3, [pc, #144]	; (8006a34 <__swsetup_r+0xd8>)
 80069a4:	429c      	cmp	r4, r3
 80069a6:	bf08      	it	eq
 80069a8:	68ec      	ldreq	r4, [r5, #12]
 80069aa:	e7e6      	b.n	800697a <__swsetup_r+0x1e>
 80069ac:	0758      	lsls	r0, r3, #29
 80069ae:	d512      	bpl.n	80069d6 <__swsetup_r+0x7a>
 80069b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069b2:	b141      	cbz	r1, 80069c6 <__swsetup_r+0x6a>
 80069b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069b8:	4299      	cmp	r1, r3
 80069ba:	d002      	beq.n	80069c2 <__swsetup_r+0x66>
 80069bc:	4630      	mov	r0, r6
 80069be:	f7ff fb9d 	bl	80060fc <_free_r>
 80069c2:	2300      	movs	r3, #0
 80069c4:	6363      	str	r3, [r4, #52]	; 0x34
 80069c6:	89a3      	ldrh	r3, [r4, #12]
 80069c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80069cc:	81a3      	strh	r3, [r4, #12]
 80069ce:	2300      	movs	r3, #0
 80069d0:	6063      	str	r3, [r4, #4]
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	6023      	str	r3, [r4, #0]
 80069d6:	89a3      	ldrh	r3, [r4, #12]
 80069d8:	f043 0308 	orr.w	r3, r3, #8
 80069dc:	81a3      	strh	r3, [r4, #12]
 80069de:	6923      	ldr	r3, [r4, #16]
 80069e0:	b94b      	cbnz	r3, 80069f6 <__swsetup_r+0x9a>
 80069e2:	89a3      	ldrh	r3, [r4, #12]
 80069e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80069e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069ec:	d003      	beq.n	80069f6 <__swsetup_r+0x9a>
 80069ee:	4621      	mov	r1, r4
 80069f0:	4630      	mov	r0, r6
 80069f2:	f000 fa09 	bl	8006e08 <__smakebuf_r>
 80069f6:	89a0      	ldrh	r0, [r4, #12]
 80069f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069fc:	f010 0301 	ands.w	r3, r0, #1
 8006a00:	d00a      	beq.n	8006a18 <__swsetup_r+0xbc>
 8006a02:	2300      	movs	r3, #0
 8006a04:	60a3      	str	r3, [r4, #8]
 8006a06:	6963      	ldr	r3, [r4, #20]
 8006a08:	425b      	negs	r3, r3
 8006a0a:	61a3      	str	r3, [r4, #24]
 8006a0c:	6923      	ldr	r3, [r4, #16]
 8006a0e:	b943      	cbnz	r3, 8006a22 <__swsetup_r+0xc6>
 8006a10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a14:	d1ba      	bne.n	800698c <__swsetup_r+0x30>
 8006a16:	bd70      	pop	{r4, r5, r6, pc}
 8006a18:	0781      	lsls	r1, r0, #30
 8006a1a:	bf58      	it	pl
 8006a1c:	6963      	ldrpl	r3, [r4, #20]
 8006a1e:	60a3      	str	r3, [r4, #8]
 8006a20:	e7f4      	b.n	8006a0c <__swsetup_r+0xb0>
 8006a22:	2000      	movs	r0, #0
 8006a24:	e7f7      	b.n	8006a16 <__swsetup_r+0xba>
 8006a26:	bf00      	nop
 8006a28:	20000010 	.word	0x20000010
 8006a2c:	08007264 	.word	0x08007264
 8006a30:	08007284 	.word	0x08007284
 8006a34:	08007244 	.word	0x08007244

08006a38 <abort>:
 8006a38:	b508      	push	{r3, lr}
 8006a3a:	2006      	movs	r0, #6
 8006a3c:	f000 fa58 	bl	8006ef0 <raise>
 8006a40:	2001      	movs	r0, #1
 8006a42:	f7fc fa1f 	bl	8002e84 <_exit>
	...

08006a48 <__sflush_r>:
 8006a48:	898a      	ldrh	r2, [r1, #12]
 8006a4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a4e:	4605      	mov	r5, r0
 8006a50:	0710      	lsls	r0, r2, #28
 8006a52:	460c      	mov	r4, r1
 8006a54:	d458      	bmi.n	8006b08 <__sflush_r+0xc0>
 8006a56:	684b      	ldr	r3, [r1, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	dc05      	bgt.n	8006a68 <__sflush_r+0x20>
 8006a5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	dc02      	bgt.n	8006a68 <__sflush_r+0x20>
 8006a62:	2000      	movs	r0, #0
 8006a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a6a:	2e00      	cmp	r6, #0
 8006a6c:	d0f9      	beq.n	8006a62 <__sflush_r+0x1a>
 8006a6e:	2300      	movs	r3, #0
 8006a70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a74:	682f      	ldr	r7, [r5, #0]
 8006a76:	602b      	str	r3, [r5, #0]
 8006a78:	d032      	beq.n	8006ae0 <__sflush_r+0x98>
 8006a7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a7c:	89a3      	ldrh	r3, [r4, #12]
 8006a7e:	075a      	lsls	r2, r3, #29
 8006a80:	d505      	bpl.n	8006a8e <__sflush_r+0x46>
 8006a82:	6863      	ldr	r3, [r4, #4]
 8006a84:	1ac0      	subs	r0, r0, r3
 8006a86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a88:	b10b      	cbz	r3, 8006a8e <__sflush_r+0x46>
 8006a8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a8c:	1ac0      	subs	r0, r0, r3
 8006a8e:	2300      	movs	r3, #0
 8006a90:	4602      	mov	r2, r0
 8006a92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a94:	6a21      	ldr	r1, [r4, #32]
 8006a96:	4628      	mov	r0, r5
 8006a98:	47b0      	blx	r6
 8006a9a:	1c43      	adds	r3, r0, #1
 8006a9c:	89a3      	ldrh	r3, [r4, #12]
 8006a9e:	d106      	bne.n	8006aae <__sflush_r+0x66>
 8006aa0:	6829      	ldr	r1, [r5, #0]
 8006aa2:	291d      	cmp	r1, #29
 8006aa4:	d82c      	bhi.n	8006b00 <__sflush_r+0xb8>
 8006aa6:	4a2a      	ldr	r2, [pc, #168]	; (8006b50 <__sflush_r+0x108>)
 8006aa8:	40ca      	lsrs	r2, r1
 8006aaa:	07d6      	lsls	r6, r2, #31
 8006aac:	d528      	bpl.n	8006b00 <__sflush_r+0xb8>
 8006aae:	2200      	movs	r2, #0
 8006ab0:	6062      	str	r2, [r4, #4]
 8006ab2:	04d9      	lsls	r1, r3, #19
 8006ab4:	6922      	ldr	r2, [r4, #16]
 8006ab6:	6022      	str	r2, [r4, #0]
 8006ab8:	d504      	bpl.n	8006ac4 <__sflush_r+0x7c>
 8006aba:	1c42      	adds	r2, r0, #1
 8006abc:	d101      	bne.n	8006ac2 <__sflush_r+0x7a>
 8006abe:	682b      	ldr	r3, [r5, #0]
 8006ac0:	b903      	cbnz	r3, 8006ac4 <__sflush_r+0x7c>
 8006ac2:	6560      	str	r0, [r4, #84]	; 0x54
 8006ac4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ac6:	602f      	str	r7, [r5, #0]
 8006ac8:	2900      	cmp	r1, #0
 8006aca:	d0ca      	beq.n	8006a62 <__sflush_r+0x1a>
 8006acc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ad0:	4299      	cmp	r1, r3
 8006ad2:	d002      	beq.n	8006ada <__sflush_r+0x92>
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	f7ff fb11 	bl	80060fc <_free_r>
 8006ada:	2000      	movs	r0, #0
 8006adc:	6360      	str	r0, [r4, #52]	; 0x34
 8006ade:	e7c1      	b.n	8006a64 <__sflush_r+0x1c>
 8006ae0:	6a21      	ldr	r1, [r4, #32]
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	47b0      	blx	r6
 8006ae8:	1c41      	adds	r1, r0, #1
 8006aea:	d1c7      	bne.n	8006a7c <__sflush_r+0x34>
 8006aec:	682b      	ldr	r3, [r5, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d0c4      	beq.n	8006a7c <__sflush_r+0x34>
 8006af2:	2b1d      	cmp	r3, #29
 8006af4:	d001      	beq.n	8006afa <__sflush_r+0xb2>
 8006af6:	2b16      	cmp	r3, #22
 8006af8:	d101      	bne.n	8006afe <__sflush_r+0xb6>
 8006afa:	602f      	str	r7, [r5, #0]
 8006afc:	e7b1      	b.n	8006a62 <__sflush_r+0x1a>
 8006afe:	89a3      	ldrh	r3, [r4, #12]
 8006b00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b04:	81a3      	strh	r3, [r4, #12]
 8006b06:	e7ad      	b.n	8006a64 <__sflush_r+0x1c>
 8006b08:	690f      	ldr	r7, [r1, #16]
 8006b0a:	2f00      	cmp	r7, #0
 8006b0c:	d0a9      	beq.n	8006a62 <__sflush_r+0x1a>
 8006b0e:	0793      	lsls	r3, r2, #30
 8006b10:	680e      	ldr	r6, [r1, #0]
 8006b12:	bf08      	it	eq
 8006b14:	694b      	ldreq	r3, [r1, #20]
 8006b16:	600f      	str	r7, [r1, #0]
 8006b18:	bf18      	it	ne
 8006b1a:	2300      	movne	r3, #0
 8006b1c:	eba6 0807 	sub.w	r8, r6, r7
 8006b20:	608b      	str	r3, [r1, #8]
 8006b22:	f1b8 0f00 	cmp.w	r8, #0
 8006b26:	dd9c      	ble.n	8006a62 <__sflush_r+0x1a>
 8006b28:	6a21      	ldr	r1, [r4, #32]
 8006b2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b2c:	4643      	mov	r3, r8
 8006b2e:	463a      	mov	r2, r7
 8006b30:	4628      	mov	r0, r5
 8006b32:	47b0      	blx	r6
 8006b34:	2800      	cmp	r0, #0
 8006b36:	dc06      	bgt.n	8006b46 <__sflush_r+0xfe>
 8006b38:	89a3      	ldrh	r3, [r4, #12]
 8006b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b3e:	81a3      	strh	r3, [r4, #12]
 8006b40:	f04f 30ff 	mov.w	r0, #4294967295
 8006b44:	e78e      	b.n	8006a64 <__sflush_r+0x1c>
 8006b46:	4407      	add	r7, r0
 8006b48:	eba8 0800 	sub.w	r8, r8, r0
 8006b4c:	e7e9      	b.n	8006b22 <__sflush_r+0xda>
 8006b4e:	bf00      	nop
 8006b50:	20400001 	.word	0x20400001

08006b54 <_fflush_r>:
 8006b54:	b538      	push	{r3, r4, r5, lr}
 8006b56:	690b      	ldr	r3, [r1, #16]
 8006b58:	4605      	mov	r5, r0
 8006b5a:	460c      	mov	r4, r1
 8006b5c:	b913      	cbnz	r3, 8006b64 <_fflush_r+0x10>
 8006b5e:	2500      	movs	r5, #0
 8006b60:	4628      	mov	r0, r5
 8006b62:	bd38      	pop	{r3, r4, r5, pc}
 8006b64:	b118      	cbz	r0, 8006b6e <_fflush_r+0x1a>
 8006b66:	6983      	ldr	r3, [r0, #24]
 8006b68:	b90b      	cbnz	r3, 8006b6e <_fflush_r+0x1a>
 8006b6a:	f000 f887 	bl	8006c7c <__sinit>
 8006b6e:	4b14      	ldr	r3, [pc, #80]	; (8006bc0 <_fflush_r+0x6c>)
 8006b70:	429c      	cmp	r4, r3
 8006b72:	d11b      	bne.n	8006bac <_fflush_r+0x58>
 8006b74:	686c      	ldr	r4, [r5, #4]
 8006b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d0ef      	beq.n	8006b5e <_fflush_r+0xa>
 8006b7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b80:	07d0      	lsls	r0, r2, #31
 8006b82:	d404      	bmi.n	8006b8e <_fflush_r+0x3a>
 8006b84:	0599      	lsls	r1, r3, #22
 8006b86:	d402      	bmi.n	8006b8e <_fflush_r+0x3a>
 8006b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b8a:	f000 f915 	bl	8006db8 <__retarget_lock_acquire_recursive>
 8006b8e:	4628      	mov	r0, r5
 8006b90:	4621      	mov	r1, r4
 8006b92:	f7ff ff59 	bl	8006a48 <__sflush_r>
 8006b96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b98:	07da      	lsls	r2, r3, #31
 8006b9a:	4605      	mov	r5, r0
 8006b9c:	d4e0      	bmi.n	8006b60 <_fflush_r+0xc>
 8006b9e:	89a3      	ldrh	r3, [r4, #12]
 8006ba0:	059b      	lsls	r3, r3, #22
 8006ba2:	d4dd      	bmi.n	8006b60 <_fflush_r+0xc>
 8006ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ba6:	f000 f908 	bl	8006dba <__retarget_lock_release_recursive>
 8006baa:	e7d9      	b.n	8006b60 <_fflush_r+0xc>
 8006bac:	4b05      	ldr	r3, [pc, #20]	; (8006bc4 <_fflush_r+0x70>)
 8006bae:	429c      	cmp	r4, r3
 8006bb0:	d101      	bne.n	8006bb6 <_fflush_r+0x62>
 8006bb2:	68ac      	ldr	r4, [r5, #8]
 8006bb4:	e7df      	b.n	8006b76 <_fflush_r+0x22>
 8006bb6:	4b04      	ldr	r3, [pc, #16]	; (8006bc8 <_fflush_r+0x74>)
 8006bb8:	429c      	cmp	r4, r3
 8006bba:	bf08      	it	eq
 8006bbc:	68ec      	ldreq	r4, [r5, #12]
 8006bbe:	e7da      	b.n	8006b76 <_fflush_r+0x22>
 8006bc0:	08007264 	.word	0x08007264
 8006bc4:	08007284 	.word	0x08007284
 8006bc8:	08007244 	.word	0x08007244

08006bcc <std>:
 8006bcc:	2300      	movs	r3, #0
 8006bce:	b510      	push	{r4, lr}
 8006bd0:	4604      	mov	r4, r0
 8006bd2:	e9c0 3300 	strd	r3, r3, [r0]
 8006bd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bda:	6083      	str	r3, [r0, #8]
 8006bdc:	8181      	strh	r1, [r0, #12]
 8006bde:	6643      	str	r3, [r0, #100]	; 0x64
 8006be0:	81c2      	strh	r2, [r0, #14]
 8006be2:	6183      	str	r3, [r0, #24]
 8006be4:	4619      	mov	r1, r3
 8006be6:	2208      	movs	r2, #8
 8006be8:	305c      	adds	r0, #92	; 0x5c
 8006bea:	f7ff f9db 	bl	8005fa4 <memset>
 8006bee:	4b05      	ldr	r3, [pc, #20]	; (8006c04 <std+0x38>)
 8006bf0:	6263      	str	r3, [r4, #36]	; 0x24
 8006bf2:	4b05      	ldr	r3, [pc, #20]	; (8006c08 <std+0x3c>)
 8006bf4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006bf6:	4b05      	ldr	r3, [pc, #20]	; (8006c0c <std+0x40>)
 8006bf8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006bfa:	4b05      	ldr	r3, [pc, #20]	; (8006c10 <std+0x44>)
 8006bfc:	6224      	str	r4, [r4, #32]
 8006bfe:	6323      	str	r3, [r4, #48]	; 0x30
 8006c00:	bd10      	pop	{r4, pc}
 8006c02:	bf00      	nop
 8006c04:	08006f29 	.word	0x08006f29
 8006c08:	08006f4b 	.word	0x08006f4b
 8006c0c:	08006f83 	.word	0x08006f83
 8006c10:	08006fa7 	.word	0x08006fa7

08006c14 <_cleanup_r>:
 8006c14:	4901      	ldr	r1, [pc, #4]	; (8006c1c <_cleanup_r+0x8>)
 8006c16:	f000 b8af 	b.w	8006d78 <_fwalk_reent>
 8006c1a:	bf00      	nop
 8006c1c:	08006b55 	.word	0x08006b55

08006c20 <__sfmoreglue>:
 8006c20:	b570      	push	{r4, r5, r6, lr}
 8006c22:	2268      	movs	r2, #104	; 0x68
 8006c24:	1e4d      	subs	r5, r1, #1
 8006c26:	4355      	muls	r5, r2
 8006c28:	460e      	mov	r6, r1
 8006c2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c2e:	f7ff fad1 	bl	80061d4 <_malloc_r>
 8006c32:	4604      	mov	r4, r0
 8006c34:	b140      	cbz	r0, 8006c48 <__sfmoreglue+0x28>
 8006c36:	2100      	movs	r1, #0
 8006c38:	e9c0 1600 	strd	r1, r6, [r0]
 8006c3c:	300c      	adds	r0, #12
 8006c3e:	60a0      	str	r0, [r4, #8]
 8006c40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c44:	f7ff f9ae 	bl	8005fa4 <memset>
 8006c48:	4620      	mov	r0, r4
 8006c4a:	bd70      	pop	{r4, r5, r6, pc}

08006c4c <__sfp_lock_acquire>:
 8006c4c:	4801      	ldr	r0, [pc, #4]	; (8006c54 <__sfp_lock_acquire+0x8>)
 8006c4e:	f000 b8b3 	b.w	8006db8 <__retarget_lock_acquire_recursive>
 8006c52:	bf00      	nop
 8006c54:	20000275 	.word	0x20000275

08006c58 <__sfp_lock_release>:
 8006c58:	4801      	ldr	r0, [pc, #4]	; (8006c60 <__sfp_lock_release+0x8>)
 8006c5a:	f000 b8ae 	b.w	8006dba <__retarget_lock_release_recursive>
 8006c5e:	bf00      	nop
 8006c60:	20000275 	.word	0x20000275

08006c64 <__sinit_lock_acquire>:
 8006c64:	4801      	ldr	r0, [pc, #4]	; (8006c6c <__sinit_lock_acquire+0x8>)
 8006c66:	f000 b8a7 	b.w	8006db8 <__retarget_lock_acquire_recursive>
 8006c6a:	bf00      	nop
 8006c6c:	20000276 	.word	0x20000276

08006c70 <__sinit_lock_release>:
 8006c70:	4801      	ldr	r0, [pc, #4]	; (8006c78 <__sinit_lock_release+0x8>)
 8006c72:	f000 b8a2 	b.w	8006dba <__retarget_lock_release_recursive>
 8006c76:	bf00      	nop
 8006c78:	20000276 	.word	0x20000276

08006c7c <__sinit>:
 8006c7c:	b510      	push	{r4, lr}
 8006c7e:	4604      	mov	r4, r0
 8006c80:	f7ff fff0 	bl	8006c64 <__sinit_lock_acquire>
 8006c84:	69a3      	ldr	r3, [r4, #24]
 8006c86:	b11b      	cbz	r3, 8006c90 <__sinit+0x14>
 8006c88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c8c:	f7ff bff0 	b.w	8006c70 <__sinit_lock_release>
 8006c90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c94:	6523      	str	r3, [r4, #80]	; 0x50
 8006c96:	4b13      	ldr	r3, [pc, #76]	; (8006ce4 <__sinit+0x68>)
 8006c98:	4a13      	ldr	r2, [pc, #76]	; (8006ce8 <__sinit+0x6c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006c9e:	42a3      	cmp	r3, r4
 8006ca0:	bf04      	itt	eq
 8006ca2:	2301      	moveq	r3, #1
 8006ca4:	61a3      	streq	r3, [r4, #24]
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	f000 f820 	bl	8006cec <__sfp>
 8006cac:	6060      	str	r0, [r4, #4]
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f000 f81c 	bl	8006cec <__sfp>
 8006cb4:	60a0      	str	r0, [r4, #8]
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f000 f818 	bl	8006cec <__sfp>
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	60e0      	str	r0, [r4, #12]
 8006cc0:	2104      	movs	r1, #4
 8006cc2:	6860      	ldr	r0, [r4, #4]
 8006cc4:	f7ff ff82 	bl	8006bcc <std>
 8006cc8:	68a0      	ldr	r0, [r4, #8]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	2109      	movs	r1, #9
 8006cce:	f7ff ff7d 	bl	8006bcc <std>
 8006cd2:	68e0      	ldr	r0, [r4, #12]
 8006cd4:	2202      	movs	r2, #2
 8006cd6:	2112      	movs	r1, #18
 8006cd8:	f7ff ff78 	bl	8006bcc <std>
 8006cdc:	2301      	movs	r3, #1
 8006cde:	61a3      	str	r3, [r4, #24]
 8006ce0:	e7d2      	b.n	8006c88 <__sinit+0xc>
 8006ce2:	bf00      	nop
 8006ce4:	0800715c 	.word	0x0800715c
 8006ce8:	08006c15 	.word	0x08006c15

08006cec <__sfp>:
 8006cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cee:	4607      	mov	r7, r0
 8006cf0:	f7ff ffac 	bl	8006c4c <__sfp_lock_acquire>
 8006cf4:	4b1e      	ldr	r3, [pc, #120]	; (8006d70 <__sfp+0x84>)
 8006cf6:	681e      	ldr	r6, [r3, #0]
 8006cf8:	69b3      	ldr	r3, [r6, #24]
 8006cfa:	b913      	cbnz	r3, 8006d02 <__sfp+0x16>
 8006cfc:	4630      	mov	r0, r6
 8006cfe:	f7ff ffbd 	bl	8006c7c <__sinit>
 8006d02:	3648      	adds	r6, #72	; 0x48
 8006d04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	d503      	bpl.n	8006d14 <__sfp+0x28>
 8006d0c:	6833      	ldr	r3, [r6, #0]
 8006d0e:	b30b      	cbz	r3, 8006d54 <__sfp+0x68>
 8006d10:	6836      	ldr	r6, [r6, #0]
 8006d12:	e7f7      	b.n	8006d04 <__sfp+0x18>
 8006d14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006d18:	b9d5      	cbnz	r5, 8006d50 <__sfp+0x64>
 8006d1a:	4b16      	ldr	r3, [pc, #88]	; (8006d74 <__sfp+0x88>)
 8006d1c:	60e3      	str	r3, [r4, #12]
 8006d1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d22:	6665      	str	r5, [r4, #100]	; 0x64
 8006d24:	f000 f847 	bl	8006db6 <__retarget_lock_init_recursive>
 8006d28:	f7ff ff96 	bl	8006c58 <__sfp_lock_release>
 8006d2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006d30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006d34:	6025      	str	r5, [r4, #0]
 8006d36:	61a5      	str	r5, [r4, #24]
 8006d38:	2208      	movs	r2, #8
 8006d3a:	4629      	mov	r1, r5
 8006d3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d40:	f7ff f930 	bl	8005fa4 <memset>
 8006d44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006d48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006d4c:	4620      	mov	r0, r4
 8006d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d50:	3468      	adds	r4, #104	; 0x68
 8006d52:	e7d9      	b.n	8006d08 <__sfp+0x1c>
 8006d54:	2104      	movs	r1, #4
 8006d56:	4638      	mov	r0, r7
 8006d58:	f7ff ff62 	bl	8006c20 <__sfmoreglue>
 8006d5c:	4604      	mov	r4, r0
 8006d5e:	6030      	str	r0, [r6, #0]
 8006d60:	2800      	cmp	r0, #0
 8006d62:	d1d5      	bne.n	8006d10 <__sfp+0x24>
 8006d64:	f7ff ff78 	bl	8006c58 <__sfp_lock_release>
 8006d68:	230c      	movs	r3, #12
 8006d6a:	603b      	str	r3, [r7, #0]
 8006d6c:	e7ee      	b.n	8006d4c <__sfp+0x60>
 8006d6e:	bf00      	nop
 8006d70:	0800715c 	.word	0x0800715c
 8006d74:	ffff0001 	.word	0xffff0001

08006d78 <_fwalk_reent>:
 8006d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d7c:	4606      	mov	r6, r0
 8006d7e:	4688      	mov	r8, r1
 8006d80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d84:	2700      	movs	r7, #0
 8006d86:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d8a:	f1b9 0901 	subs.w	r9, r9, #1
 8006d8e:	d505      	bpl.n	8006d9c <_fwalk_reent+0x24>
 8006d90:	6824      	ldr	r4, [r4, #0]
 8006d92:	2c00      	cmp	r4, #0
 8006d94:	d1f7      	bne.n	8006d86 <_fwalk_reent+0xe>
 8006d96:	4638      	mov	r0, r7
 8006d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d9c:	89ab      	ldrh	r3, [r5, #12]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d907      	bls.n	8006db2 <_fwalk_reent+0x3a>
 8006da2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006da6:	3301      	adds	r3, #1
 8006da8:	d003      	beq.n	8006db2 <_fwalk_reent+0x3a>
 8006daa:	4629      	mov	r1, r5
 8006dac:	4630      	mov	r0, r6
 8006dae:	47c0      	blx	r8
 8006db0:	4307      	orrs	r7, r0
 8006db2:	3568      	adds	r5, #104	; 0x68
 8006db4:	e7e9      	b.n	8006d8a <_fwalk_reent+0x12>

08006db6 <__retarget_lock_init_recursive>:
 8006db6:	4770      	bx	lr

08006db8 <__retarget_lock_acquire_recursive>:
 8006db8:	4770      	bx	lr

08006dba <__retarget_lock_release_recursive>:
 8006dba:	4770      	bx	lr

08006dbc <__swhatbuf_r>:
 8006dbc:	b570      	push	{r4, r5, r6, lr}
 8006dbe:	460e      	mov	r6, r1
 8006dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc4:	2900      	cmp	r1, #0
 8006dc6:	b096      	sub	sp, #88	; 0x58
 8006dc8:	4614      	mov	r4, r2
 8006dca:	461d      	mov	r5, r3
 8006dcc:	da08      	bge.n	8006de0 <__swhatbuf_r+0x24>
 8006dce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	602a      	str	r2, [r5, #0]
 8006dd6:	061a      	lsls	r2, r3, #24
 8006dd8:	d410      	bmi.n	8006dfc <__swhatbuf_r+0x40>
 8006dda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dde:	e00e      	b.n	8006dfe <__swhatbuf_r+0x42>
 8006de0:	466a      	mov	r2, sp
 8006de2:	f000 f907 	bl	8006ff4 <_fstat_r>
 8006de6:	2800      	cmp	r0, #0
 8006de8:	dbf1      	blt.n	8006dce <__swhatbuf_r+0x12>
 8006dea:	9a01      	ldr	r2, [sp, #4]
 8006dec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006df0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006df4:	425a      	negs	r2, r3
 8006df6:	415a      	adcs	r2, r3
 8006df8:	602a      	str	r2, [r5, #0]
 8006dfa:	e7ee      	b.n	8006dda <__swhatbuf_r+0x1e>
 8006dfc:	2340      	movs	r3, #64	; 0x40
 8006dfe:	2000      	movs	r0, #0
 8006e00:	6023      	str	r3, [r4, #0]
 8006e02:	b016      	add	sp, #88	; 0x58
 8006e04:	bd70      	pop	{r4, r5, r6, pc}
	...

08006e08 <__smakebuf_r>:
 8006e08:	898b      	ldrh	r3, [r1, #12]
 8006e0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e0c:	079d      	lsls	r5, r3, #30
 8006e0e:	4606      	mov	r6, r0
 8006e10:	460c      	mov	r4, r1
 8006e12:	d507      	bpl.n	8006e24 <__smakebuf_r+0x1c>
 8006e14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e18:	6023      	str	r3, [r4, #0]
 8006e1a:	6123      	str	r3, [r4, #16]
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	6163      	str	r3, [r4, #20]
 8006e20:	b002      	add	sp, #8
 8006e22:	bd70      	pop	{r4, r5, r6, pc}
 8006e24:	ab01      	add	r3, sp, #4
 8006e26:	466a      	mov	r2, sp
 8006e28:	f7ff ffc8 	bl	8006dbc <__swhatbuf_r>
 8006e2c:	9900      	ldr	r1, [sp, #0]
 8006e2e:	4605      	mov	r5, r0
 8006e30:	4630      	mov	r0, r6
 8006e32:	f7ff f9cf 	bl	80061d4 <_malloc_r>
 8006e36:	b948      	cbnz	r0, 8006e4c <__smakebuf_r+0x44>
 8006e38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e3c:	059a      	lsls	r2, r3, #22
 8006e3e:	d4ef      	bmi.n	8006e20 <__smakebuf_r+0x18>
 8006e40:	f023 0303 	bic.w	r3, r3, #3
 8006e44:	f043 0302 	orr.w	r3, r3, #2
 8006e48:	81a3      	strh	r3, [r4, #12]
 8006e4a:	e7e3      	b.n	8006e14 <__smakebuf_r+0xc>
 8006e4c:	4b0d      	ldr	r3, [pc, #52]	; (8006e84 <__smakebuf_r+0x7c>)
 8006e4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e50:	89a3      	ldrh	r3, [r4, #12]
 8006e52:	6020      	str	r0, [r4, #0]
 8006e54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e58:	81a3      	strh	r3, [r4, #12]
 8006e5a:	9b00      	ldr	r3, [sp, #0]
 8006e5c:	6163      	str	r3, [r4, #20]
 8006e5e:	9b01      	ldr	r3, [sp, #4]
 8006e60:	6120      	str	r0, [r4, #16]
 8006e62:	b15b      	cbz	r3, 8006e7c <__smakebuf_r+0x74>
 8006e64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e68:	4630      	mov	r0, r6
 8006e6a:	f000 f8d5 	bl	8007018 <_isatty_r>
 8006e6e:	b128      	cbz	r0, 8006e7c <__smakebuf_r+0x74>
 8006e70:	89a3      	ldrh	r3, [r4, #12]
 8006e72:	f023 0303 	bic.w	r3, r3, #3
 8006e76:	f043 0301 	orr.w	r3, r3, #1
 8006e7a:	81a3      	strh	r3, [r4, #12]
 8006e7c:	89a0      	ldrh	r0, [r4, #12]
 8006e7e:	4305      	orrs	r5, r0
 8006e80:	81a5      	strh	r5, [r4, #12]
 8006e82:	e7cd      	b.n	8006e20 <__smakebuf_r+0x18>
 8006e84:	08006c15 	.word	0x08006c15

08006e88 <__malloc_lock>:
 8006e88:	4801      	ldr	r0, [pc, #4]	; (8006e90 <__malloc_lock+0x8>)
 8006e8a:	f7ff bf95 	b.w	8006db8 <__retarget_lock_acquire_recursive>
 8006e8e:	bf00      	nop
 8006e90:	20000274 	.word	0x20000274

08006e94 <__malloc_unlock>:
 8006e94:	4801      	ldr	r0, [pc, #4]	; (8006e9c <__malloc_unlock+0x8>)
 8006e96:	f7ff bf90 	b.w	8006dba <__retarget_lock_release_recursive>
 8006e9a:	bf00      	nop
 8006e9c:	20000274 	.word	0x20000274

08006ea0 <_raise_r>:
 8006ea0:	291f      	cmp	r1, #31
 8006ea2:	b538      	push	{r3, r4, r5, lr}
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	460d      	mov	r5, r1
 8006ea8:	d904      	bls.n	8006eb4 <_raise_r+0x14>
 8006eaa:	2316      	movs	r3, #22
 8006eac:	6003      	str	r3, [r0, #0]
 8006eae:	f04f 30ff 	mov.w	r0, #4294967295
 8006eb2:	bd38      	pop	{r3, r4, r5, pc}
 8006eb4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006eb6:	b112      	cbz	r2, 8006ebe <_raise_r+0x1e>
 8006eb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ebc:	b94b      	cbnz	r3, 8006ed2 <_raise_r+0x32>
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	f000 f830 	bl	8006f24 <_getpid_r>
 8006ec4:	462a      	mov	r2, r5
 8006ec6:	4601      	mov	r1, r0
 8006ec8:	4620      	mov	r0, r4
 8006eca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ece:	f000 b817 	b.w	8006f00 <_kill_r>
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d00a      	beq.n	8006eec <_raise_r+0x4c>
 8006ed6:	1c59      	adds	r1, r3, #1
 8006ed8:	d103      	bne.n	8006ee2 <_raise_r+0x42>
 8006eda:	2316      	movs	r3, #22
 8006edc:	6003      	str	r3, [r0, #0]
 8006ede:	2001      	movs	r0, #1
 8006ee0:	e7e7      	b.n	8006eb2 <_raise_r+0x12>
 8006ee2:	2400      	movs	r4, #0
 8006ee4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ee8:	4628      	mov	r0, r5
 8006eea:	4798      	blx	r3
 8006eec:	2000      	movs	r0, #0
 8006eee:	e7e0      	b.n	8006eb2 <_raise_r+0x12>

08006ef0 <raise>:
 8006ef0:	4b02      	ldr	r3, [pc, #8]	; (8006efc <raise+0xc>)
 8006ef2:	4601      	mov	r1, r0
 8006ef4:	6818      	ldr	r0, [r3, #0]
 8006ef6:	f7ff bfd3 	b.w	8006ea0 <_raise_r>
 8006efa:	bf00      	nop
 8006efc:	20000010 	.word	0x20000010

08006f00 <_kill_r>:
 8006f00:	b538      	push	{r3, r4, r5, lr}
 8006f02:	4d07      	ldr	r5, [pc, #28]	; (8006f20 <_kill_r+0x20>)
 8006f04:	2300      	movs	r3, #0
 8006f06:	4604      	mov	r4, r0
 8006f08:	4608      	mov	r0, r1
 8006f0a:	4611      	mov	r1, r2
 8006f0c:	602b      	str	r3, [r5, #0]
 8006f0e:	f7fb ffa9 	bl	8002e64 <_kill>
 8006f12:	1c43      	adds	r3, r0, #1
 8006f14:	d102      	bne.n	8006f1c <_kill_r+0x1c>
 8006f16:	682b      	ldr	r3, [r5, #0]
 8006f18:	b103      	cbz	r3, 8006f1c <_kill_r+0x1c>
 8006f1a:	6023      	str	r3, [r4, #0]
 8006f1c:	bd38      	pop	{r3, r4, r5, pc}
 8006f1e:	bf00      	nop
 8006f20:	20000278 	.word	0x20000278

08006f24 <_getpid_r>:
 8006f24:	f7fb bf96 	b.w	8002e54 <_getpid>

08006f28 <__sread>:
 8006f28:	b510      	push	{r4, lr}
 8006f2a:	460c      	mov	r4, r1
 8006f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f30:	f000 f894 	bl	800705c <_read_r>
 8006f34:	2800      	cmp	r0, #0
 8006f36:	bfab      	itete	ge
 8006f38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f3a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f3c:	181b      	addge	r3, r3, r0
 8006f3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f42:	bfac      	ite	ge
 8006f44:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f46:	81a3      	strhlt	r3, [r4, #12]
 8006f48:	bd10      	pop	{r4, pc}

08006f4a <__swrite>:
 8006f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f4e:	461f      	mov	r7, r3
 8006f50:	898b      	ldrh	r3, [r1, #12]
 8006f52:	05db      	lsls	r3, r3, #23
 8006f54:	4605      	mov	r5, r0
 8006f56:	460c      	mov	r4, r1
 8006f58:	4616      	mov	r6, r2
 8006f5a:	d505      	bpl.n	8006f68 <__swrite+0x1e>
 8006f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f60:	2302      	movs	r3, #2
 8006f62:	2200      	movs	r2, #0
 8006f64:	f000 f868 	bl	8007038 <_lseek_r>
 8006f68:	89a3      	ldrh	r3, [r4, #12]
 8006f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f72:	81a3      	strh	r3, [r4, #12]
 8006f74:	4632      	mov	r2, r6
 8006f76:	463b      	mov	r3, r7
 8006f78:	4628      	mov	r0, r5
 8006f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f7e:	f000 b817 	b.w	8006fb0 <_write_r>

08006f82 <__sseek>:
 8006f82:	b510      	push	{r4, lr}
 8006f84:	460c      	mov	r4, r1
 8006f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f8a:	f000 f855 	bl	8007038 <_lseek_r>
 8006f8e:	1c43      	adds	r3, r0, #1
 8006f90:	89a3      	ldrh	r3, [r4, #12]
 8006f92:	bf15      	itete	ne
 8006f94:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f9e:	81a3      	strheq	r3, [r4, #12]
 8006fa0:	bf18      	it	ne
 8006fa2:	81a3      	strhne	r3, [r4, #12]
 8006fa4:	bd10      	pop	{r4, pc}

08006fa6 <__sclose>:
 8006fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006faa:	f000 b813 	b.w	8006fd4 <_close_r>
	...

08006fb0 <_write_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d07      	ldr	r5, [pc, #28]	; (8006fd0 <_write_r+0x20>)
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	4608      	mov	r0, r1
 8006fb8:	4611      	mov	r1, r2
 8006fba:	2200      	movs	r2, #0
 8006fbc:	602a      	str	r2, [r5, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f7fb ff87 	bl	8002ed2 <_write>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_write_r+0x1e>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_write_r+0x1e>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	20000278 	.word	0x20000278

08006fd4 <_close_r>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	4d06      	ldr	r5, [pc, #24]	; (8006ff0 <_close_r+0x1c>)
 8006fd8:	2300      	movs	r3, #0
 8006fda:	4604      	mov	r4, r0
 8006fdc:	4608      	mov	r0, r1
 8006fde:	602b      	str	r3, [r5, #0]
 8006fe0:	f7fb ff93 	bl	8002f0a <_close>
 8006fe4:	1c43      	adds	r3, r0, #1
 8006fe6:	d102      	bne.n	8006fee <_close_r+0x1a>
 8006fe8:	682b      	ldr	r3, [r5, #0]
 8006fea:	b103      	cbz	r3, 8006fee <_close_r+0x1a>
 8006fec:	6023      	str	r3, [r4, #0]
 8006fee:	bd38      	pop	{r3, r4, r5, pc}
 8006ff0:	20000278 	.word	0x20000278

08006ff4 <_fstat_r>:
 8006ff4:	b538      	push	{r3, r4, r5, lr}
 8006ff6:	4d07      	ldr	r5, [pc, #28]	; (8007014 <_fstat_r+0x20>)
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	4604      	mov	r4, r0
 8006ffc:	4608      	mov	r0, r1
 8006ffe:	4611      	mov	r1, r2
 8007000:	602b      	str	r3, [r5, #0]
 8007002:	f7fb ff8e 	bl	8002f22 <_fstat>
 8007006:	1c43      	adds	r3, r0, #1
 8007008:	d102      	bne.n	8007010 <_fstat_r+0x1c>
 800700a:	682b      	ldr	r3, [r5, #0]
 800700c:	b103      	cbz	r3, 8007010 <_fstat_r+0x1c>
 800700e:	6023      	str	r3, [r4, #0]
 8007010:	bd38      	pop	{r3, r4, r5, pc}
 8007012:	bf00      	nop
 8007014:	20000278 	.word	0x20000278

08007018 <_isatty_r>:
 8007018:	b538      	push	{r3, r4, r5, lr}
 800701a:	4d06      	ldr	r5, [pc, #24]	; (8007034 <_isatty_r+0x1c>)
 800701c:	2300      	movs	r3, #0
 800701e:	4604      	mov	r4, r0
 8007020:	4608      	mov	r0, r1
 8007022:	602b      	str	r3, [r5, #0]
 8007024:	f7fb ff8d 	bl	8002f42 <_isatty>
 8007028:	1c43      	adds	r3, r0, #1
 800702a:	d102      	bne.n	8007032 <_isatty_r+0x1a>
 800702c:	682b      	ldr	r3, [r5, #0]
 800702e:	b103      	cbz	r3, 8007032 <_isatty_r+0x1a>
 8007030:	6023      	str	r3, [r4, #0]
 8007032:	bd38      	pop	{r3, r4, r5, pc}
 8007034:	20000278 	.word	0x20000278

08007038 <_lseek_r>:
 8007038:	b538      	push	{r3, r4, r5, lr}
 800703a:	4d07      	ldr	r5, [pc, #28]	; (8007058 <_lseek_r+0x20>)
 800703c:	4604      	mov	r4, r0
 800703e:	4608      	mov	r0, r1
 8007040:	4611      	mov	r1, r2
 8007042:	2200      	movs	r2, #0
 8007044:	602a      	str	r2, [r5, #0]
 8007046:	461a      	mov	r2, r3
 8007048:	f7fb ff86 	bl	8002f58 <_lseek>
 800704c:	1c43      	adds	r3, r0, #1
 800704e:	d102      	bne.n	8007056 <_lseek_r+0x1e>
 8007050:	682b      	ldr	r3, [r5, #0]
 8007052:	b103      	cbz	r3, 8007056 <_lseek_r+0x1e>
 8007054:	6023      	str	r3, [r4, #0]
 8007056:	bd38      	pop	{r3, r4, r5, pc}
 8007058:	20000278 	.word	0x20000278

0800705c <_read_r>:
 800705c:	b538      	push	{r3, r4, r5, lr}
 800705e:	4d07      	ldr	r5, [pc, #28]	; (800707c <_read_r+0x20>)
 8007060:	4604      	mov	r4, r0
 8007062:	4608      	mov	r0, r1
 8007064:	4611      	mov	r1, r2
 8007066:	2200      	movs	r2, #0
 8007068:	602a      	str	r2, [r5, #0]
 800706a:	461a      	mov	r2, r3
 800706c:	f7fb ff14 	bl	8002e98 <_read>
 8007070:	1c43      	adds	r3, r0, #1
 8007072:	d102      	bne.n	800707a <_read_r+0x1e>
 8007074:	682b      	ldr	r3, [r5, #0]
 8007076:	b103      	cbz	r3, 800707a <_read_r+0x1e>
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	bd38      	pop	{r3, r4, r5, pc}
 800707c:	20000278 	.word	0x20000278

08007080 <_init>:
 8007080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007082:	bf00      	nop
 8007084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007086:	bc08      	pop	{r3}
 8007088:	469e      	mov	lr, r3
 800708a:	4770      	bx	lr

0800708c <_fini>:
 800708c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800708e:	bf00      	nop
 8007090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007092:	bc08      	pop	{r3}
 8007094:	469e      	mov	lr, r3
 8007096:	4770      	bx	lr
