module data_memory(
    input  logic        clk,
    input  logic        mem_write,
    input  logic [31:0] address,
    input  logic [31:0] write_data,
    output logic [31:0] read_data
);
    logic [31:0] RAM[63:0];  // 64 palabras de 32 bits

    // Lectura asíncrona (combinacional)
    assign read_data = RAM[address[31:2]];  // word aligned

    // Escritura síncrona
    always_ff @(posedge clk)
        if (mem_write)
            RAM[address[31:2]] <= write_data;

endmodule