// Seed: 3448458910
module module_0 ();
  wire [1 'b0 : 1] id_1;
  logic id_2;
  ;
  initial begin : LABEL_0
    id_2[1] <= 1;
  end
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
  assign id_1 = id_3;
  localparam id_5 = (1);
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  inout reg id_3;
  input wire id_2;
  output tri id_1;
  always id_3 = id_3 - id_2;
  wire  id_6;
  logic id_7;
  ;
  assign id_1 = 1;
  and primCall (id_1, id_2, id_3);
  logic id_8;
endmodule
