// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "05/08/2023 19:01:32"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula7 (
	CLOCK_50,
	KEY,
	FPGA_RESET_N,
	LEDR,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	Reg_retorno,
	ENTRADAX_ULA,
	ENTRADAY_ULA,
	SAIDA_ULTA,
	SELE_ULA,
	HABILITASW,
	HABLITAHEX,
	OUT_HEXTESTE,
	WRITETESTE,
	READTESTE);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	FPGA_RESET_N;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] Reg_retorno;
output 	[7:0] ENTRADAX_ULA;
output 	[7:0] ENTRADAY_ULA;
output 	[7:0] SAIDA_ULTA;
output 	[1:0] SELE_ULA;
output 	HABILITASW;
output 	HABLITAHEX;
output 	[3:0] OUT_HEXTESTE;
output 	WRITETESTE;
output 	READTESTE;

// Design Ports Information
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Reg_retorno[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[2]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[3]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[5]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[7]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[1]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[2]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[3]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[5]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[6]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[7]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[1]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[5]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[6]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[7]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[2]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[3]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[6]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SELE_ULA[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SELE_ULA[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HABILITASW	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HABLITAHEX	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[0]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[1]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITETESTE	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READTESTE	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \FPGA_RESET_N~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CPU|PC|DOUT[5]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \CPU|MUX2|saida_MUX[3]~3_combout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \CPU|MUX2|saida_MUX[4]~4_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~18 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|MUX2|saida_MUX[5]~8_combout ;
wire \CPU|PC|DOUT[6]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~34 ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \CPU|MUX2|saida_MUX[6]~7_combout ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|MUX2|saida_MUX[7]~6_combout ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \CPU|MUX2|saida_MUX[8]~5_combout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \ROM1|memROM~0_combout ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|MUX2|saida_MUX[0]~0_combout ;
wire \ROM1|memROM~2_combout ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~4_combout ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~9_combout ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~7_combout ;
wire \CPU|DECODER|saida[9]~5_combout ;
wire \CPU|incrementaPC|Add0~2 ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|MUX2|saida_MUX[1]~1_combout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \CPU|MUX2|saida_MUX[2]~2_combout ;
wire \ROM1|memROM~8_combout ;
wire \CPU|DECODER|saida~0_combout ;
wire \CPU|DECODER|saida[4]~3_combout ;
wire \CPU|MUX1|saida_MUX[6]~8_combout ;
wire \ROM1|memROM~11_combout ;
wire \CPU|DECODER|saida[6]~1_combout ;
wire \ROM1|memROM~10_combout ;
wire \ROM1|memROM~19_combout ;
wire \ROM1|memROM~1_combout ;
wire \ROM1|memROM~20_combout ;
wire \ROM1|memROM~12_combout ;
wire \CPU|DECODER|Equal12~1_combout ;
wire \RAM|ram~558_combout ;
wire \RAM|ram~56_q ;
wire \RAM|ram~555_combout ;
wire \RAM|ram~16_q ;
wire \RAM|ram~557_combout ;
wire \RAM|ram~24_q ;
wire \RAM|ram~556_combout ;
wire \RAM|ram~48_q ;
wire \RAM|ram~532_combout ;
wire \RAM|ram~533_combout ;
wire \CPU|MUX1|saida_MUX[1]~1_combout ;
wire \CPU|DECODER|Equal12~0_combout ;
wire \CPU|ULA1|Add0~34_cout ;
wire \CPU|ULA1|Add0~1_sumout ;
wire \CPU|BANCO_REG|registrador~27feeder_combout ;
wire \CPU|DECODER|saida~4_combout ;
wire \CPU|ULA1|saida[0]~0_combout ;
wire \CPU|DECODER|saida[5]~6_combout ;
wire \ROM1|memROM~17_combout ;
wire \ROM1|memROM~16_combout ;
wire \ROM1|memROM~18_combout ;
wire \ROM1|memROM~13_combout ;
wire \ROM1|memROM~14_combout ;
wire \ROM1|memROM~15_combout ;
wire \CPU|BANCO_REG|registrador~53_combout ;
wire \CPU|BANCO_REG|registrador~27_q ;
wire \CPU|BANCO_REG|registrador~11feeder_combout ;
wire \CPU|BANCO_REG|registrador~51_combout ;
wire \CPU|BANCO_REG|registrador~11_q ;
wire \CPU|BANCO_REG|registrador~19feeder_combout ;
wire \CPU|BANCO_REG|registrador~52_combout ;
wire \CPU|BANCO_REG|registrador~19_q ;
wire \CPU|BANCO_REG|registrador~35feeder_combout ;
wire \CPU|BANCO_REG|registrador~54_combout ;
wire \CPU|BANCO_REG|registrador~35_q ;
wire \CPU|BANCO_REG|registrador~43_combout ;
wire \RAM|ram~15_q ;
wire \RAM|ram~559_combout ;
wire \RAM|ram~527_combout ;
wire \RAM|ram~55_q ;
wire \RAM|ram~530_combout ;
wire \RAM|ram~23_q ;
wire \RAM|ram~529_combout ;
wire \RAM|ram~47_q ;
wire \RAM|ram~528_combout ;
wire \RAM|ram~531_combout ;
wire \CPU|MUX1|saida_MUX[0]~0_combout ;
wire \CPU|ULA1|Add0~2 ;
wire \CPU|ULA1|Add0~5_sumout ;
wire \CPU|BANCO_REG|registrador~12feeder_combout ;
wire \CPU|ULA1|saida[1]~2_combout ;
wire \CPU|BANCO_REG|registrador~12_q ;
wire \CPU|BANCO_REG|registrador~36feeder_combout ;
wire \CPU|BANCO_REG|registrador~36_q ;
wire \CPU|BANCO_REG|registrador~20feeder_combout ;
wire \CPU|BANCO_REG|registrador~20_q ;
wire \CPU|BANCO_REG|registrador~28feeder_combout ;
wire \CPU|BANCO_REG|registrador~28_q ;
wire \CPU|BANCO_REG|registrador~44_combout ;
wire \DECODER2|Equal7~0_combout ;
wire \CPU|DECODER|saida[1]~2_combout ;
wire \RAM|ram~18_q ;
wire \RAM|ram~50_q ;
wire \RAM|ram~58_q ;
wire \RAM|ram~26_q ;
wire \RAM|ram~539_combout ;
wire \LidoRam_CPU[3]~0_combout ;
wire \CPU|ULA1|Add0~6 ;
wire \CPU|ULA1|Add0~9_sumout ;
wire \CPU|BANCO_REG|registrador~13feeder_combout ;
wire \CPU|ULA1|saida[2]~4_combout ;
wire \CPU|BANCO_REG|registrador~13_q ;
wire \CPU|BANCO_REG|registrador~37feeder_combout ;
wire \CPU|BANCO_REG|registrador~37_q ;
wire \CPU|BANCO_REG|registrador~21feeder_combout ;
wire \CPU|BANCO_REG|registrador~21_q ;
wire \CPU|BANCO_REG|registrador~29feeder_combout ;
wire \CPU|BANCO_REG|registrador~29_q ;
wire \CPU|BANCO_REG|registrador~45_combout ;
wire \RAM|ram~49_q ;
wire \RAM|ram~535_combout ;
wire \RAM|ram~57_q ;
wire \RAM|ram~537_combout ;
wire \RAM|ram~25feeder_combout ;
wire \RAM|ram~25_q ;
wire \RAM|ram~536_combout ;
wire \RAM|ram~17feeder_combout ;
wire \RAM|ram~17_q ;
wire \RAM|ram~534_combout ;
wire \RAM|ram~538_combout ;
wire \CPU|MUX1|saida_MUX[2]~2_combout ;
wire \CPU|ULA1|Add0~10 ;
wire \CPU|ULA1|Add0~13_sumout ;
wire \CPU|BANCO_REG|registrador~38feeder_combout ;
wire \RAM|ram~540_combout ;
wire \CPU|ULA1|saida[3]~6_combout ;
wire \CPU|BANCO_REG|registrador~38_q ;
wire \CPU|BANCO_REG|registrador~14feeder_combout ;
wire \CPU|BANCO_REG|registrador~14_q ;
wire \CPU|BANCO_REG|registrador~30feeder_combout ;
wire \CPU|BANCO_REG|registrador~30_q ;
wire \CPU|BANCO_REG|registrador~22feeder_combout ;
wire \CPU|BANCO_REG|registrador~22_q ;
wire \CPU|BANCO_REG|registrador~46_combout ;
wire \CONV_HEX0|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX0|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX0|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX0|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX0|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX0|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX0|rascSaida7seg[6]~6_combout ;
wire \DECODER2|Equal7~1_combout ;
wire \CONV_HEX1|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX1|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX1|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX1|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX1|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX1|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX1|rascSaida7seg[6]~6_combout ;
wire \DECODER2|Equal7~2_combout ;
wire \CONV_HEX2|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX2|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX2|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX2|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX2|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX2|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX2|rascSaida7seg[6]~6_combout ;
wire \DECODER2|Equal7~3_combout ;
wire \CONV_HEX3|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX3|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX3|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX3|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX3|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX3|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX3|rascSaida7seg[6]~6_combout ;
wire \DECODER2|Equal7~4_combout ;
wire \CONV_HEX4|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX4|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX4|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX4|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX4|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX4|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX4|rascSaida7seg[6]~6_combout ;
wire \DECODER2|Equal7~5_combout ;
wire \REG_HEX5|DOUT[0]~feeder_combout ;
wire \REG_HEX5|DOUT[3]~feeder_combout ;
wire \CONV_HEX5|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX5|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX5|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX5|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX5|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX5|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX5|rascSaida7seg[6]~6_combout ;
wire \CPU|MUX1|saida_MUX[3]~3_combout ;
wire \LidoRam_CPU[4]~1_combout ;
wire \CPU|ULA1|Add0~14 ;
wire \CPU|ULA1|Add0~17_sumout ;
wire \CPU|BANCO_REG|registrador~23feeder_combout ;
wire \CPU|ULA1|saida[4]~8_combout ;
wire \CPU|BANCO_REG|registrador~23_q ;
wire \CPU|BANCO_REG|registrador~15feeder_combout ;
wire \CPU|BANCO_REG|registrador~15_q ;
wire \CPU|BANCO_REG|registrador~31feeder_combout ;
wire \CPU|BANCO_REG|registrador~31_q ;
wire \CPU|BANCO_REG|registrador~39feeder_combout ;
wire \CPU|BANCO_REG|registrador~39_q ;
wire \CPU|BANCO_REG|registrador~47_combout ;
wire \RAM|ram~51_q ;
wire \RAM|ram~542_combout ;
wire \RAM|ram~19_q ;
wire \RAM|ram~541_combout ;
wire \RAM|ram~27_q ;
wire \RAM|ram~543_combout ;
wire \RAM|ram~59feeder_combout ;
wire \RAM|ram~59_q ;
wire \RAM|ram~544_combout ;
wire \RAM|ram~545_combout ;
wire \CPU|MUX1|saida_MUX[4]~4_combout ;
wire \CPU|ULA1|Add0~18 ;
wire \CPU|ULA1|Add0~21_sumout ;
wire \CPU|BANCO_REG|registrador~40feeder_combout ;
wire \CPU|ULA1|saida[5]~10_combout ;
wire \CPU|BANCO_REG|registrador~40_q ;
wire \CPU|BANCO_REG|registrador~16feeder_combout ;
wire \CPU|BANCO_REG|registrador~16_q ;
wire \CPU|BANCO_REG|registrador~32feeder_combout ;
wire \CPU|BANCO_REG|registrador~32_q ;
wire \CPU|BANCO_REG|registrador~24feeder_combout ;
wire \CPU|BANCO_REG|registrador~24_q ;
wire \CPU|BANCO_REG|registrador~48_combout ;
wire \RAM|ram~28_q ;
wire \RAM|ram~20_q ;
wire \RAM|ram~60_q ;
wire \RAM|ram~52_q ;
wire \RAM|ram~546_combout ;
wire \RAM|ram~547_combout ;
wire \CPU|MUX1|saida_MUX[5]~5_combout ;
wire \CPU|ULA1|Add0~22 ;
wire \CPU|ULA1|Add0~25_sumout ;
wire \CPU|BANCO_REG|registrador~33feeder_combout ;
wire \CPU|ULA1|saida[6]~12_combout ;
wire \CPU|BANCO_REG|registrador~33_q ;
wire \CPU|BANCO_REG|registrador~41feeder_combout ;
wire \CPU|BANCO_REG|registrador~41_q ;
wire \CPU|BANCO_REG|registrador~17feeder_combout ;
wire \CPU|BANCO_REG|registrador~17_q ;
wire \CPU|BANCO_REG|registrador~25feeder_combout ;
wire \CPU|BANCO_REG|registrador~25_q ;
wire \CPU|BANCO_REG|registrador~49_combout ;
wire \RAM|ram~61_q ;
wire \RAM|ram~551_combout ;
wire \RAM|ram~21_q ;
wire \RAM|ram~548_combout ;
wire \RAM|ram~29_q ;
wire \RAM|ram~550_combout ;
wire \RAM|ram~53feeder_combout ;
wire \RAM|ram~53_q ;
wire \RAM|ram~549_combout ;
wire \RAM|ram~552_combout ;
wire \CPU|MUX1|saida_MUX[6]~6_combout ;
wire \LidoRam_CPU[7]~2_combout ;
wire \CPU|ULA1|Add0~26 ;
wire \CPU|ULA1|Add0~29_sumout ;
wire \CPU|BANCO_REG|registrador~34feeder_combout ;
wire \CPU|ULA1|saida[7]~14_combout ;
wire \CPU|BANCO_REG|registrador~34_q ;
wire \CPU|BANCO_REG|registrador~26feeder_combout ;
wire \CPU|BANCO_REG|registrador~26_q ;
wire \CPU|BANCO_REG|registrador~42feeder_combout ;
wire \CPU|BANCO_REG|registrador~42_q ;
wire \CPU|BANCO_REG|registrador~18feeder_combout ;
wire \CPU|BANCO_REG|registrador~18_q ;
wire \CPU|BANCO_REG|registrador~50_combout ;
wire \RAM|ram~22_q ;
wire \RAM|ram~30_q ;
wire \RAM|ram~62feeder_combout ;
wire \RAM|ram~62_q ;
wire \RAM|ram~54_q ;
wire \RAM|ram~553_combout ;
wire \RAM|ram~554_combout ;
wire \CPU|MUX1|saida_MUX[7]~7_combout ;
wire \CPU|ULA1|saida[0]~1_combout ;
wire \CPU|ULA1|saida[1]~3_combout ;
wire \CPU|ULA1|saida[2]~5_combout ;
wire \CPU|ULA1|saida[3]~7_combout ;
wire \CPU|ULA1|saida[4]~9_combout ;
wire \CPU|ULA1|saida[5]~11_combout ;
wire \CPU|ULA1|saida[6]~13_combout ;
wire \CPU|ULA1|saida[7]~15_combout ;
wire [3:0] \REG_HEX5|DOUT ;
wire [3:0] \REG_HEX4|DOUT ;
wire [3:0] \REG_HEX1|DOUT ;
wire [8:0] \CPU|PC|DOUT ;
wire [3:0] \REG_HEX2|DOUT ;
wire [3:0] \REG_HEX0|DOUT ;
wire [3:0] \REG_HEX3|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\CONV_HEX0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\CONV_HEX0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\CONV_HEX0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\CONV_HEX0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\CONV_HEX0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\CONV_HEX0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\CONV_HEX0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\CONV_HEX1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\CONV_HEX1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\CONV_HEX1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\CONV_HEX1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\CONV_HEX1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\CONV_HEX1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\CONV_HEX1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\CONV_HEX2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\CONV_HEX2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\CONV_HEX2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\CONV_HEX2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\CONV_HEX2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\CONV_HEX2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\CONV_HEX2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\CONV_HEX3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\CONV_HEX3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\CONV_HEX3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\CONV_HEX3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\CONV_HEX3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\CONV_HEX3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\CONV_HEX3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\CONV_HEX4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\CONV_HEX4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\CONV_HEX4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\CONV_HEX4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\CONV_HEX4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\CONV_HEX4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\CONV_HEX4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\CONV_HEX5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\CONV_HEX5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\CONV_HEX5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\CONV_HEX5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\CONV_HEX5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\CONV_HEX5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\CONV_HEX5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N36
cyclonev_io_obuf \Reg_retorno[0]~output (
	.i(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[0]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[0]~output .bus_hold = "false";
defparam \Reg_retorno[0]~output .open_drain_output = "false";
defparam \Reg_retorno[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N76
cyclonev_io_obuf \Reg_retorno[1]~output (
	.i(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[1]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[1]~output .bus_hold = "false";
defparam \Reg_retorno[1]~output .open_drain_output = "false";
defparam \Reg_retorno[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \Reg_retorno[2]~output (
	.i(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[2]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[2]~output .bus_hold = "false";
defparam \Reg_retorno[2]~output .open_drain_output = "false";
defparam \Reg_retorno[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N36
cyclonev_io_obuf \Reg_retorno[3]~output (
	.i(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[3]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[3]~output .bus_hold = "false";
defparam \Reg_retorno[3]~output .open_drain_output = "false";
defparam \Reg_retorno[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N19
cyclonev_io_obuf \Reg_retorno[4]~output (
	.i(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[4]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[4]~output .bus_hold = "false";
defparam \Reg_retorno[4]~output .open_drain_output = "false";
defparam \Reg_retorno[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \Reg_retorno[5]~output (
	.i(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[5]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[5]~output .bus_hold = "false";
defparam \Reg_retorno[5]~output .open_drain_output = "false";
defparam \Reg_retorno[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \Reg_retorno[6]~output (
	.i(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[6]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[6]~output .bus_hold = "false";
defparam \Reg_retorno[6]~output .open_drain_output = "false";
defparam \Reg_retorno[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \Reg_retorno[7]~output (
	.i(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[7]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[7]~output .bus_hold = "false";
defparam \Reg_retorno[7]~output .open_drain_output = "false";
defparam \Reg_retorno[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N59
cyclonev_io_obuf \ENTRADAX_ULA[0]~output (
	.i(\CPU|BANCO_REG|registrador~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[0]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[0]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[0]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \ENTRADAX_ULA[1]~output (
	.i(\CPU|BANCO_REG|registrador~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[1]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[1]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[1]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \ENTRADAX_ULA[2]~output (
	.i(\CPU|BANCO_REG|registrador~45_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[2]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[2]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[2]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \ENTRADAX_ULA[3]~output (
	.i(\CPU|BANCO_REG|registrador~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[3]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[3]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[3]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \ENTRADAX_ULA[4]~output (
	.i(\CPU|BANCO_REG|registrador~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[4]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[4]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[4]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \ENTRADAX_ULA[5]~output (
	.i(\CPU|BANCO_REG|registrador~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[5]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[5]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[5]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \ENTRADAX_ULA[6]~output (
	.i(\CPU|BANCO_REG|registrador~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[6]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[6]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[6]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \ENTRADAX_ULA[7]~output (
	.i(\CPU|BANCO_REG|registrador~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[7]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[7]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[7]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \ENTRADAY_ULA[0]~output (
	.i(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[0]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[0]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[0]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N93
cyclonev_io_obuf \ENTRADAY_ULA[1]~output (
	.i(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[1]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[1]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[1]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \ENTRADAY_ULA[2]~output (
	.i(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[2]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[2]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[2]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N53
cyclonev_io_obuf \ENTRADAY_ULA[3]~output (
	.i(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[3]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[3]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[3]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N36
cyclonev_io_obuf \ENTRADAY_ULA[4]~output (
	.i(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[4]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[4]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[4]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \ENTRADAY_ULA[5]~output (
	.i(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[5]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[5]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[5]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N2
cyclonev_io_obuf \ENTRADAY_ULA[6]~output (
	.i(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[6]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[6]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[6]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \ENTRADAY_ULA[7]~output (
	.i(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[7]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[7]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[7]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N42
cyclonev_io_obuf \SAIDA_ULTA[0]~output (
	.i(\CPU|ULA1|saida[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[0]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[0]~output .bus_hold = "false";
defparam \SAIDA_ULTA[0]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \SAIDA_ULTA[1]~output (
	.i(\CPU|ULA1|saida[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[1]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[1]~output .bus_hold = "false";
defparam \SAIDA_ULTA[1]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \SAIDA_ULTA[2]~output (
	.i(\CPU|ULA1|saida[2]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[2]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[2]~output .bus_hold = "false";
defparam \SAIDA_ULTA[2]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \SAIDA_ULTA[3]~output (
	.i(\CPU|ULA1|saida[3]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[3]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[3]~output .bus_hold = "false";
defparam \SAIDA_ULTA[3]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \SAIDA_ULTA[4]~output (
	.i(\CPU|ULA1|saida[4]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[4]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[4]~output .bus_hold = "false";
defparam \SAIDA_ULTA[4]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N19
cyclonev_io_obuf \SAIDA_ULTA[5]~output (
	.i(\CPU|ULA1|saida[5]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[5]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[5]~output .bus_hold = "false";
defparam \SAIDA_ULTA[5]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \SAIDA_ULTA[6]~output (
	.i(\CPU|ULA1|saida[6]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[6]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[6]~output .bus_hold = "false";
defparam \SAIDA_ULTA[6]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \SAIDA_ULTA[7]~output (
	.i(\CPU|ULA1|saida[7]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[7]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[7]~output .bus_hold = "false";
defparam \SAIDA_ULTA[7]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \SELE_ULA[0]~output (
	.i(\CPU|DECODER|saida~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELE_ULA[0]),
	.obar());
// synopsys translate_off
defparam \SELE_ULA[0]~output .bus_hold = "false";
defparam \SELE_ULA[0]~output .open_drain_output = "false";
defparam \SELE_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \SELE_ULA[1]~output (
	.i(\CPU|DECODER|saida[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELE_ULA[1]),
	.obar());
// synopsys translate_off
defparam \SELE_ULA[1]~output .bus_hold = "false";
defparam \SELE_ULA[1]~output .open_drain_output = "false";
defparam \SELE_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \HABILITASW~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HABILITASW),
	.obar());
// synopsys translate_off
defparam \HABILITASW~output .bus_hold = "false";
defparam \HABILITASW~output .open_drain_output = "false";
defparam \HABILITASW~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \HABLITAHEX~output (
	.i(\DECODER2|Equal7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HABLITAHEX),
	.obar());
// synopsys translate_off
defparam \HABLITAHEX~output .bus_hold = "false";
defparam \HABLITAHEX~output .open_drain_output = "false";
defparam \HABLITAHEX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \OUT_HEXTESTE[0]~output (
	.i(\REG_HEX0|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[0]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[0]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[0]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \OUT_HEXTESTE[1]~output (
	.i(\REG_HEX0|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[1]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[1]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[1]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \OUT_HEXTESTE[2]~output (
	.i(\REG_HEX0|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[2]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[2]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[2]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \OUT_HEXTESTE[3]~output (
	.i(\REG_HEX0|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[3]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[3]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[3]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N2
cyclonev_io_obuf \WRITETESTE~output (
	.i(\CPU|DECODER|Equal12~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WRITETESTE),
	.obar());
// synopsys translate_off
defparam \WRITETESTE~output .bus_hold = "false";
defparam \WRITETESTE~output .open_drain_output = "false";
defparam \WRITETESTE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \READTESTE~output (
	.i(\CPU|DECODER|saida[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READTESTE),
	.obar());
// synopsys translate_off
defparam \READTESTE~output .bus_hold = "false";
defparam \READTESTE~output .open_drain_output = "false";
defparam \READTESTE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X42_Y5_N55
dffeas \CPU|PC|DOUT[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX2|saida_MUX[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N42
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[3]~3 (
// Equation(s):
// \CPU|MUX2|saida_MUX[3]~3_combout  = (!\CPU|DECODER|saida[9]~5_combout  & \CPU|incrementaPC|Add0~13_sumout )

	.dataa(gnd),
	.datab(!\CPU|DECODER|saida[9]~5_combout ),
	.datac(!\CPU|incrementaPC|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[3]~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \CPU|MUX2|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N43
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~18  = CARRY(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(\CPU|incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N0
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[4]~4 (
// Equation(s):
// \CPU|MUX2|saida_MUX[4]~4_combout  = ( !\CPU|DECODER|saida[9]~5_combout  & ( \CPU|incrementaPC|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|incrementaPC|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[9]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[4]~4 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|MUX2|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))
// \CPU|incrementaPC|Add0~34  = CARRY(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))

	.dataa(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(\CPU|incrementaPC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N51
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[5]~8 (
// Equation(s):
// \CPU|MUX2|saida_MUX[5]~8_combout  = ( \CPU|incrementaPC|Add0~33_sumout  & ( !\CPU|DECODER|saida[9]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[9]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[5]~8 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[5]~8 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|MUX2|saida_MUX[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N56
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX2|saida_MUX[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N16
dffeas \CPU|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~34  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~34  ))

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N15
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[6]~7 (
// Equation(s):
// \CPU|MUX2|saida_MUX[6]~7_combout  = ( \CPU|incrementaPC|Add0~29_sumout  & ( !\CPU|DECODER|saida[9]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[9]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[6]~7 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[6]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|MUX2|saida_MUX[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N17
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N25
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[7]~6 (
// Equation(s):
// \CPU|MUX2|saida_MUX[7]~6_combout  = ( !\CPU|DECODER|saida[9]~5_combout  & ( \CPU|incrementaPC|Add0~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|incrementaPC|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[9]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[7]~6 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[7]~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|MUX2|saida_MUX[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N26
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N2
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT[8]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N21
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[8]~5 (
// Equation(s):
// \CPU|MUX2|saida_MUX[8]~5_combout  = ( \CPU|incrementaPC|Add0~21_sumout  & ( !\CPU|DECODER|saida[9]~5_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|DECODER|saida[9]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[8]~5 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[8]~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \CPU|MUX2|saida_MUX[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N22
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N48
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [7] & !\CPU|PC|DOUT [4]))) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT [6]),
	.datac(!\CPU|PC|DOUT [7]),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h8000800000000000;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N41
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N44
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N19
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~2  = CARRY(( \CPU|PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(\CPU|incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX2|saida_MUX[0]~0_combout  = ( \CPU|incrementaPC|Add0~1_sumout  & ( !\CPU|DECODER|saida[9]~5_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|DECODER|saida[9]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[0]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \CPU|MUX2|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N20
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [3]) # ((!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [1])) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h00000000FFA0FFA0;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N9
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N57
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [3] & \CPU|PC|DOUT[1]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[1]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h0500050000050005;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N39
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( !\ROM1|memROM~4_combout  & ( \ROM1|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h00FF00FF00000000;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N21
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \ROM1|memROM~0_combout  & ( \ROM1|memROM~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT[1]~DUPLICATE_q ) # (\CPU|PC|DOUT [2]))) # (\CPU|PC|DOUT [3] & 
// (!\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h3CCF3CCF03300330;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( \ROM1|memROM~6_combout  & ( \ROM1|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N15
cyclonev_lcell_comb \CPU|DECODER|saida[9]~5 (
// Equation(s):
// \CPU|DECODER|saida[9]~5_combout  = ( !\ROM1|memROM~7_combout  & ( (\ROM1|memROM~3_combout  & (!\ROM1|memROM~5_combout  & \ROM1|memROM~9_combout )) ) )

	.dataa(!\ROM1|memROM~3_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~5_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[9]~5 .extended_lut = "off";
defparam \CPU|DECODER|saida[9]~5 .lut_mask = 64'h0050005000000000;
defparam \CPU|DECODER|saida[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N39
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[1]~1 (
// Equation(s):
// \CPU|MUX2|saida_MUX[1]~1_combout  = ( \CPU|incrementaPC|Add0~5_sumout  & ( !\CPU|DECODER|saida[9]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[9]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[1]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|MUX2|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N40
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX2|saida_MUX[2]~2_combout  = ( !\CPU|DECODER|saida[9]~5_combout  & ( \CPU|incrementaPC|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|incrementaPC|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[9]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[2]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|MUX2|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N47
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX2|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N27
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( !\CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[1]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h0500050000000000;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N30
cyclonev_lcell_comb \CPU|DECODER|saida~0 (
// Equation(s):
// \CPU|DECODER|saida~0_combout  = ( \ROM1|memROM~0_combout  & ( (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~8_combout  & (!\ROM1|memROM~6_combout  & !\ROM1|memROM~4_combout )) # (\ROM1|memROM~8_combout  & (\ROM1|memROM~6_combout  & \ROM1|memROM~4_combout 
// )))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida~0 .extended_lut = "off";
defparam \CPU|DECODER|saida~0 .lut_mask = 64'h0000000020012001;
defparam \CPU|DECODER|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N48
cyclonev_lcell_comb \CPU|DECODER|saida[4]~3 (
// Equation(s):
// \CPU|DECODER|saida[4]~3_combout  = ( \ROM1|memROM~5_combout  & ( (!\ROM1|memROM~3_combout  & (!\ROM1|memROM~7_combout  & !\ROM1|memROM~9_combout )) ) ) # ( !\ROM1|memROM~5_combout  & ( (\ROM1|memROM~7_combout  & (!\ROM1|memROM~3_combout  $ 
// (\ROM1|memROM~9_combout ))) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[4]~3 .extended_lut = "off";
defparam \CPU|DECODER|saida[4]~3 .lut_mask = 64'h0C030C03C000C000;
defparam \CPU|DECODER|saida[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N27
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[6]~8 (
// Equation(s):
// \CPU|MUX1|saida_MUX[6]~8_combout  = ( \ROM1|memROM~0_combout  & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [1]))) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[6]~8 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[6]~8 .lut_mask = 64'h0000000010001000;
defparam \CPU|MUX1|saida_MUX[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N27
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( \ROM1|memROM~0_combout  & ( (!\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [1] & \CPU|PC|DOUT [2])) # (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [2])))) # (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] & 
// (!\CPU|PC|DOUT [1] $ (!\CPU|PC|DOUT [2])))) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h0000000024482448;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N45
cyclonev_lcell_comb \CPU|DECODER|saida[6]~1 (
// Equation(s):
// \CPU|DECODER|saida[6]~1_combout  = ( \CPU|DECODER|saida~0_combout  & ( (\ROM1|memROM~5_combout ) # (\ROM1|memROM~3_combout ) ) ) # ( !\CPU|DECODER|saida~0_combout  & ( (!\ROM1|memROM~7_combout  & (!\ROM1|memROM~3_combout  & (\ROM1|memROM~5_combout  & 
// !\ROM1|memROM~9_combout ))) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~5_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[6]~1 .extended_lut = "off";
defparam \CPU|DECODER|saida[6]~1 .lut_mask = 64'h080008003F3F3F3F;
defparam \CPU|DECODER|saida[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N36
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \ROM1|memROM~0_combout  & ( (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] $ (!\CPU|PC|DOUT[1]~DUPLICATE_q )))) # (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [0] $ (((\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[1]~DUPLICATE_q ))))) 
// ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h00000000289A289A;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N23
dffeas \CPU|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N33
cyclonev_lcell_comb \ROM1|memROM~19 (
// Equation(s):
// \ROM1|memROM~19_combout  = ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [3] $ (((\CPU|PC|DOUT [0] & \CPU|PC|DOUT [2]))) ) ) # ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [2])) # (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & 
// \CPU|PC|DOUT [2])) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~19 .extended_lut = "off";
defparam \ROM1|memROM~19 .lut_mask = 64'hA005A005F0A5F0A5;
defparam \ROM1|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N9
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT [8] & ( !\ROM1|memROM~19_combout  & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT [5]))) ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\CPU|PC|DOUT [6]),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(!\CPU|PC|DOUT [8]),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'h8000000000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N15
cyclonev_lcell_comb \ROM1|memROM~20 (
// Equation(s):
// \ROM1|memROM~20_combout  = ( \CPU|PC|DOUT [2] & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  $ (((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # (!\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT [2] & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[3]~DUPLICATE_q ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~20 .extended_lut = "off";
defparam \ROM1|memROM~20 .lut_mask = 64'h0055005505FA05FA;
defparam \ROM1|memROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( \ROM1|memROM~20_combout  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & !\CPU|PC|DOUT[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h0000000080000000;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N24
cyclonev_lcell_comb \CPU|DECODER|Equal12~1 (
// Equation(s):
// \CPU|DECODER|Equal12~1_combout  = ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~4_combout  & ( (\ROM1|memROM~6_combout  & (!\ROM1|memROM~2_combout  & \ROM1|memROM~0_combout )) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~0_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal12~1 .extended_lut = "off";
defparam \CPU|DECODER|Equal12~1 .lut_mask = 64'h0404000000000000;
defparam \CPU|DECODER|Equal12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \RAM|ram~558 (
// Equation(s):
// \RAM|ram~558_combout  = ( \CPU|DECODER|Equal12~1_combout  & ( (!\ROM1|memROM~11_combout  & (!\ROM1|memROM~10_combout  & (\ROM1|memROM~1_combout  & \ROM1|memROM~12_combout ))) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~558 .extended_lut = "off";
defparam \RAM|ram~558 .lut_mask = 64'h0000000000080008;
defparam \RAM|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N13
dffeas \RAM|ram~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~56 .is_wysiwyg = "true";
defparam \RAM|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N18
cyclonev_lcell_comb \RAM|ram~555 (
// Equation(s):
// \RAM|ram~555_combout  = ( !\ROM1|memROM~1_combout  & ( \CPU|DECODER|Equal12~1_combout  & ( (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~10_combout  & !\ROM1|memROM~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\CPU|DECODER|Equal12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~555 .extended_lut = "off";
defparam \RAM|ram~555 .lut_mask = 64'h00000000C0000000;
defparam \RAM|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N11
dffeas \RAM|ram~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~16 .is_wysiwyg = "true";
defparam \RAM|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N48
cyclonev_lcell_comb \RAM|ram~557 (
// Equation(s):
// \RAM|ram~557_combout  = ( \ROM1|memROM~1_combout  & ( \CPU|DECODER|Equal12~1_combout  & ( (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~10_combout  & !\ROM1|memROM~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\CPU|DECODER|Equal12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~557 .extended_lut = "off";
defparam \RAM|ram~557 .lut_mask = 64'h000000000000C000;
defparam \RAM|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N26
dffeas \RAM|ram~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~24 .is_wysiwyg = "true";
defparam \RAM|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \RAM|ram~556 (
// Equation(s):
// \RAM|ram~556_combout  = ( !\ROM1|memROM~1_combout  & ( (!\ROM1|memROM~11_combout  & (!\ROM1|memROM~10_combout  & (\CPU|DECODER|Equal12~1_combout  & \ROM1|memROM~12_combout ))) ) )

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\CPU|DECODER|Equal12~1_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~556 .extended_lut = "off";
defparam \RAM|ram~556 .lut_mask = 64'h0008000800000000;
defparam \RAM|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N2
dffeas \RAM|ram~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~48 .is_wysiwyg = "true";
defparam \RAM|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N3
cyclonev_lcell_comb \RAM|ram~532 (
// Equation(s):
// \RAM|ram~532_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~12_combout  & ( \RAM|ram~56_q  ) ) ) # ( !\ROM1|memROM~1_combout  & ( \ROM1|memROM~12_combout  & ( \RAM|ram~48_q  ) ) ) # ( \ROM1|memROM~1_combout  & ( !\ROM1|memROM~12_combout  & ( 
// \RAM|ram~24_q  ) ) ) # ( !\ROM1|memROM~1_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM|ram~16_q  ) ) )

	.dataa(!\RAM|ram~56_q ),
	.datab(!\RAM|ram~16_q ),
	.datac(!\RAM|ram~24_q ),
	.datad(!\RAM|ram~48_q ),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~532 .extended_lut = "off";
defparam \RAM|ram~532 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \RAM|ram~533 (
// Equation(s):
// \RAM|ram~533_combout  = ( \RAM|ram~532_combout  & ( (!\ROM1|memROM~11_combout  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~532_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~533 .extended_lut = "off";
defparam \RAM|ram~533 .lut_mask = 64'h00000000F000F000;
defparam \RAM|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[1]~1 (
// Equation(s):
// \CPU|MUX1|saida_MUX[1]~1_combout  = ( \RAM|ram~533_combout  & ( ((\ROM1|memROM~11_combout  & \CPU|DECODER|saida[6]~1_combout )) # (\CPU|MUX1|saida_MUX[6]~8_combout ) ) ) # ( !\RAM|ram~533_combout  & ( (\ROM1|memROM~11_combout  & 
// \CPU|DECODER|saida[6]~1_combout ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[6]~8_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\CPU|DECODER|saida[6]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~533_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[1]~1 .lut_mask = 64'h0303030357575757;
defparam \CPU|MUX1|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N36
cyclonev_lcell_comb \CPU|DECODER|Equal12~0 (
// Equation(s):
// \CPU|DECODER|Equal12~0_combout  = ( !\ROM1|memROM~2_combout  & ( (\ROM1|memROM~4_combout  & (\ROM1|memROM~0_combout  & (!\ROM1|memROM~6_combout  & \ROM1|memROM~8_combout ))) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal12~0 .extended_lut = "off";
defparam \CPU|DECODER|Equal12~0 .lut_mask = 64'h0010001000000000;
defparam \CPU|DECODER|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \CPU|ULA1|Add0~34 (
// Equation(s):
// \CPU|ULA1|Add0~34_cout  = CARRY(( ((!\CPU|DECODER|saida~0_combout  & !\CPU|DECODER|Equal12~0_combout )) # (\CPU|DECODER|saida[4]~3_combout ) ) + ( VCC ) + ( !VCC ))

	.dataa(!\CPU|DECODER|saida~0_combout ),
	.datab(!\CPU|DECODER|saida[4]~3_combout ),
	.datac(!\CPU|DECODER|Equal12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA1|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~34 .extended_lut = "off";
defparam \CPU|ULA1|Add0~34 .lut_mask = 64'h000000000000B3B3;
defparam \CPU|ULA1|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \CPU|ULA1|Add0~1 (
// Equation(s):
// \CPU|ULA1|Add0~1_sumout  = SUM(( \CPU|BANCO_REG|registrador~43_combout  ) + ( !\CPU|MUX1|saida_MUX[0]~0_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~34_cout 
//  ))
// \CPU|ULA1|Add0~2  = CARRY(( \CPU|BANCO_REG|registrador~43_combout  ) + ( !\CPU|MUX1|saida_MUX[0]~0_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~34_cout  ))

	.dataa(!\CPU|DECODER|saida~0_combout ),
	.datab(!\CPU|DECODER|saida[4]~3_combout ),
	.datac(!\CPU|MUX1|saida_MUX[0]~0_combout ),
	.datad(!\CPU|BANCO_REG|registrador~43_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal12~0_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~1_sumout ),
	.cout(\CPU|ULA1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~1 .extended_lut = "off";
defparam \CPU|ULA1|Add0~1 .lut_mask = 64'h00004BC3000000FF;
defparam \CPU|ULA1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N51
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~27feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~27feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~27feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \CPU|DECODER|saida~4 (
// Equation(s):
// \CPU|DECODER|saida~4_combout  = ( \CPU|DECODER|Equal12~0_combout  & ( \CPU|DECODER|saida~0_combout  ) ) # ( !\CPU|DECODER|Equal12~0_combout  & ( \CPU|DECODER|saida~0_combout  ) ) # ( \CPU|DECODER|Equal12~0_combout  & ( !\CPU|DECODER|saida~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DECODER|Equal12~0_combout ),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida~4 .extended_lut = "off";
defparam \CPU|DECODER|saida~4 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \CPU|DECODER|saida~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N15
cyclonev_lcell_comb \CPU|ULA1|saida[0]~0 (
// Equation(s):
// \CPU|ULA1|saida[0]~0_combout  = ( \RAM|ram~531_combout  & ( (!\CPU|DECODER|saida[6]~1_combout  & (((!\CPU|DECODER|saida~4_combout ) # (\CPU|BANCO_REG|registrador~43_combout )))) # (\CPU|DECODER|saida[6]~1_combout  & (\ROM1|memROM~1_combout  & 
// ((!\CPU|DECODER|saida~4_combout ) # (\CPU|BANCO_REG|registrador~43_combout )))) ) ) # ( !\RAM|ram~531_combout  & ( (\CPU|DECODER|saida[6]~1_combout  & (\ROM1|memROM~1_combout  & ((!\CPU|DECODER|saida~4_combout ) # (\CPU|BANCO_REG|registrador~43_combout 
// )))) ) )

	.dataa(!\CPU|DECODER|saida[6]~1_combout ),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\CPU|DECODER|saida~4_combout ),
	.datad(!\CPU|BANCO_REG|registrador~43_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[0]~0 .extended_lut = "off";
defparam \CPU|ULA1|saida[0]~0 .lut_mask = 64'h10111011B0BBB0BB;
defparam \CPU|ULA1|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \CPU|DECODER|saida[5]~6 (
// Equation(s):
// \CPU|DECODER|saida[5]~6_combout  = ( !\ROM1|memROM~3_combout  & ( \CPU|DECODER|saida~0_combout  & ( (!\ROM1|memROM~7_combout  & (!\ROM1|memROM~9_combout  & !\ROM1|memROM~5_combout )) ) ) ) # ( \ROM1|memROM~3_combout  & ( !\CPU|DECODER|saida~0_combout  ) ) 
// # ( !\ROM1|memROM~3_combout  & ( !\CPU|DECODER|saida~0_combout  & ( !\ROM1|memROM~5_combout  $ (((\ROM1|memROM~9_combout ) # (\ROM1|memROM~7_combout ))) ) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~5_combout ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[5]~6 .extended_lut = "off";
defparam \CPU|DECODER|saida[5]~6 .lut_mask = 64'hA05FFFFFA0000000;
defparam \CPU|DECODER|saida[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N3
cyclonev_lcell_comb \ROM1|memROM~17 (
// Equation(s):
// \ROM1|memROM~17_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [1] $ (!\CPU|PC|DOUT [2]))) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~17 .extended_lut = "off";
defparam \ROM1|memROM~17 .lut_mask = 64'h000000005A005A00;
defparam \ROM1|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \ROM1|memROM~16 (
// Equation(s):
// \ROM1|memROM~16_combout  = ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT[8]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~16 .extended_lut = "off";
defparam \ROM1|memROM~16 .lut_mask = 64'hC000C00000000000;
defparam \ROM1|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N0
cyclonev_lcell_comb \ROM1|memROM~18 (
// Equation(s):
// \ROM1|memROM~18_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~18 .extended_lut = "off";
defparam \ROM1|memROM~18 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N45
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT[7]~DUPLICATE_q ) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'hAA00AA0000000000;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N45
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & \CPU|PC|DOUT [2])) ) ) # ( !\CPU|PC|DOUT [1] & ( (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [2])) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'h05000500000A000A;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N39
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( \ROM1|memROM~14_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~13_combout  & !\CPU|PC|DOUT [4])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h000000000C000C00;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N3
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~53 (
// Equation(s):
// \CPU|BANCO_REG|registrador~53_combout  = ( !\ROM1|memROM~15_combout  & ( (!\CPU|DECODER|saida[5]~6_combout  & \ROM1|memROM~18_combout ) ) )

	.dataa(!\CPU|DECODER|saida[5]~6_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~53 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~53 .lut_mask = 64'h0A0A0A0A00000000;
defparam \CPU|BANCO_REG|registrador~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N53
dffeas \CPU|BANCO_REG|registrador~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~27feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~27 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~27 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N48
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~11feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~11feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~11feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~51 (
// Equation(s):
// \CPU|BANCO_REG|registrador~51_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~16_combout  & ( (\CPU|PC|DOUT [4] & (!\ROM1|memROM~17_combout  & !\CPU|DECODER|saida[5]~6_combout )) ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~16_combout  & ( 
// (!\ROM1|memROM~17_combout  & !\CPU|DECODER|saida[5]~6_combout ) ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~16_combout  & ( !\CPU|DECODER|saida[5]~6_combout  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~16_combout  & ( 
// !\CPU|DECODER|saida[5]~6_combout  ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\CPU|DECODER|saida[5]~6_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~51 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~51 .lut_mask = 64'hF0F0F0F0C0C04040;
defparam \CPU|BANCO_REG|registrador~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N49
dffeas \CPU|BANCO_REG|registrador~11 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~11feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~11 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N15
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~19feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~19feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~19feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N45
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~52 (
// Equation(s):
// \CPU|BANCO_REG|registrador~52_combout  = ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( !\CPU|DECODER|saida[5]~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[5]~6_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~52 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~52 .lut_mask = 64'h00000000F0F00000;
defparam \CPU|BANCO_REG|registrador~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N17
dffeas \CPU|BANCO_REG|registrador~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~19feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~19 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N12
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~35feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~35feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~35feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~54 (
// Equation(s):
// \CPU|BANCO_REG|registrador~54_combout  = ( !\CPU|DECODER|saida[5]~6_combout  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (\ROM1|memROM~14_combout  & (\ROM1|memROM~13_combout  & \ROM1|memROM~18_combout ))) ) )

	.dataa(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~54 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~54 .lut_mask = 64'h0002000200000000;
defparam \CPU|BANCO_REG|registrador~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N14
dffeas \CPU|BANCO_REG|registrador~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~35feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~35 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N54
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~43 (
// Equation(s):
// \CPU|BANCO_REG|registrador~43_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~35_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~19_q  ) ) ) # ( 
// \ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~27_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~11_q  ) ) )

	.dataa(!\CPU|BANCO_REG|registrador~27_q ),
	.datab(!\CPU|BANCO_REG|registrador~11_q ),
	.datac(!\CPU|BANCO_REG|registrador~19_q ),
	.datad(!\CPU|BANCO_REG|registrador~35_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~43 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~43 .lut_mask = 64'h333355550F0F00FF;
defparam \CPU|BANCO_REG|registrador~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N1
dffeas \RAM|ram~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~15 .is_wysiwyg = "true";
defparam \RAM|ram~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N12
cyclonev_lcell_comb \RAM|ram~559 (
// Equation(s):
// \RAM|ram~559_combout  = ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [3])) # (\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [0]))) ) ) # ( !\CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT [2] $ (((\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~559 .extended_lut = "off";
defparam \RAM|ram~559 .lut_mask = 64'hCF30CF30330F330F;
defparam \RAM|ram~559 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \RAM|ram~527 (
// Equation(s):
// \RAM|ram~527_combout  = ( \RAM|ram~559_combout  & ( \RAM|ram~15_q  ) ) # ( !\RAM|ram~559_combout  & ( (\RAM|ram~15_q  & !\ROM1|memROM~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~15_q ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~559_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~527 .extended_lut = "off";
defparam \RAM|ram~527 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \RAM|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N11
dffeas \RAM|ram~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~55 .is_wysiwyg = "true";
defparam \RAM|ram~55 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N57
cyclonev_lcell_comb \RAM|ram~530 (
// Equation(s):
// \RAM|ram~530_combout  = ( \RAM|ram~559_combout  & ( \RAM|ram~55_q  ) ) # ( !\RAM|ram~559_combout  & ( (\RAM|ram~55_q  & !\ROM1|memROM~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~55_q ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~559_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~530 .extended_lut = "off";
defparam \RAM|ram~530 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \RAM|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N14
dffeas \RAM|ram~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~23 .is_wysiwyg = "true";
defparam \RAM|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \RAM|ram~529 (
// Equation(s):
// \RAM|ram~529_combout  = ( \RAM|ram~23_q  & ( (!\ROM1|memROM~0_combout ) # (\RAM|ram~559_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~559_combout ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~23_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~529 .extended_lut = "off";
defparam \RAM|ram~529 .lut_mask = 64'h00000000FF0FFF0F;
defparam \RAM|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N8
dffeas \RAM|ram~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~47 .is_wysiwyg = "true";
defparam \RAM|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \RAM|ram~528 (
// Equation(s):
// \RAM|ram~528_combout  = ( \ROM1|memROM~0_combout  & ( (\RAM|ram~47_q  & \RAM|ram~559_combout ) ) ) # ( !\ROM1|memROM~0_combout  & ( \RAM|ram~47_q  ) )

	.dataa(gnd),
	.datab(!\RAM|ram~47_q ),
	.datac(gnd),
	.datad(!\RAM|ram~559_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~528 .extended_lut = "off";
defparam \RAM|ram~528 .lut_mask = 64'h3333333300330033;
defparam \RAM|ram~528 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N18
cyclonev_lcell_comb \RAM|ram~531 (
// Equation(s):
// \RAM|ram~531_combout  = ( \RAM|ram~528_combout  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~1_combout ) # (\RAM|ram~530_combout ) ) ) ) # ( !\RAM|ram~528_combout  & ( \ROM1|memROM~12_combout  & ( (\RAM|ram~530_combout  & \ROM1|memROM~1_combout ) ) ) ) 
// # ( \RAM|ram~528_combout  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~1_combout  & (\RAM|ram~527_combout )) # (\ROM1|memROM~1_combout  & ((\RAM|ram~529_combout ))) ) ) ) # ( !\RAM|ram~528_combout  & ( !\ROM1|memROM~12_combout  & ( 
// (!\ROM1|memROM~1_combout  & (\RAM|ram~527_combout )) # (\ROM1|memROM~1_combout  & ((\RAM|ram~529_combout ))) ) ) )

	.dataa(!\RAM|ram~527_combout ),
	.datab(!\RAM|ram~530_combout ),
	.datac(!\RAM|ram~529_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\RAM|ram~528_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~531 .extended_lut = "off";
defparam \RAM|ram~531 .lut_mask = 64'h550F550F0033FF33;
defparam \RAM|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX1|saida_MUX[0]~0_combout  = ( \CPU|DECODER|saida[6]~1_combout  & ( \ROM1|memROM~1_combout  ) ) # ( !\CPU|DECODER|saida[6]~1_combout  & ( \RAM|ram~531_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~531_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[0]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \CPU|MUX1|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \CPU|ULA1|Add0~5 (
// Equation(s):
// \CPU|ULA1|Add0~5_sumout  = SUM(( \CPU|BANCO_REG|registrador~44_combout  ) + ( !\CPU|MUX1|saida_MUX[1]~1_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~2  ))
// \CPU|ULA1|Add0~6  = CARRY(( \CPU|BANCO_REG|registrador~44_combout  ) + ( !\CPU|MUX1|saida_MUX[1]~1_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~2  ))

	.dataa(!\CPU|DECODER|saida~0_combout ),
	.datab(!\CPU|DECODER|saida[4]~3_combout ),
	.datac(!\CPU|MUX1|saida_MUX[1]~1_combout ),
	.datad(!\CPU|BANCO_REG|registrador~44_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal12~0_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~5_sumout ),
	.cout(\CPU|ULA1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~5 .extended_lut = "off";
defparam \CPU|ULA1|Add0~5 .lut_mask = 64'h00004BC3000000FF;
defparam \CPU|ULA1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N18
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~12feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~12feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~12feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N36
cyclonev_lcell_comb \CPU|ULA1|saida[1]~2 (
// Equation(s):
// \CPU|ULA1|saida[1]~2_combout  = ( \CPU|DECODER|saida~4_combout  & ( \RAM|ram~533_combout  & ( (\CPU|BANCO_REG|registrador~44_combout  & (((\CPU|DECODER|saida[6]~1_combout  & \ROM1|memROM~11_combout )) # (\CPU|MUX1|saida_MUX[6]~8_combout ))) ) ) ) # ( 
// !\CPU|DECODER|saida~4_combout  & ( \RAM|ram~533_combout  & ( ((\CPU|DECODER|saida[6]~1_combout  & \ROM1|memROM~11_combout )) # (\CPU|MUX1|saida_MUX[6]~8_combout ) ) ) ) # ( \CPU|DECODER|saida~4_combout  & ( !\RAM|ram~533_combout  & ( 
// (\CPU|DECODER|saida[6]~1_combout  & (\ROM1|memROM~11_combout  & \CPU|BANCO_REG|registrador~44_combout )) ) ) ) # ( !\CPU|DECODER|saida~4_combout  & ( !\RAM|ram~533_combout  & ( (\CPU|DECODER|saida[6]~1_combout  & \ROM1|memROM~11_combout ) ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[6]~8_combout ),
	.datab(!\CPU|DECODER|saida[6]~1_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\CPU|BANCO_REG|registrador~44_combout ),
	.datae(!\CPU|DECODER|saida~4_combout ),
	.dataf(!\RAM|ram~533_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[1]~2 .extended_lut = "off";
defparam \CPU|ULA1|saida[1]~2 .lut_mask = 64'h0303000357570057;
defparam \CPU|ULA1|saida[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N19
dffeas \CPU|BANCO_REG|registrador~12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~12feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~12 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~36feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~36feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~36feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N43
dffeas \CPU|BANCO_REG|registrador~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~36feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~36 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~20feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~20feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~20feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N55
dffeas \CPU|BANCO_REG|registrador~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~20feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~20 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N0
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~28feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~28feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~28feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N1
dffeas \CPU|BANCO_REG|registrador~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~28feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~28 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N48
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~44 (
// Equation(s):
// \CPU|BANCO_REG|registrador~44_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~36_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~20_q  ) ) ) # ( 
// \ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~28_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~12_q  ) ) )

	.dataa(!\CPU|BANCO_REG|registrador~12_q ),
	.datab(!\CPU|BANCO_REG|registrador~36_q ),
	.datac(!\CPU|BANCO_REG|registrador~20_q ),
	.datad(!\CPU|BANCO_REG|registrador~28_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~44 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~44 .lut_mask = 64'h555500FF0F0F3333;
defparam \CPU|BANCO_REG|registrador~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N6
cyclonev_lcell_comb \DECODER2|Equal7~0 (
// Equation(s):
// \DECODER2|Equal7~0_combout  = ( !\ROM1|memROM~1_combout  & ( \CPU|DECODER|Equal12~1_combout  & ( (!\ROM1|memROM~12_combout  & (\ROM1|memROM~10_combout  & !\ROM1|memROM~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\CPU|DECODER|Equal12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER2|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER2|Equal7~0 .extended_lut = "off";
defparam \DECODER2|Equal7~0 .lut_mask = 64'h000000000C000000;
defparam \DECODER2|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N47
dffeas \REG_HEX0|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N26
dffeas \REG_HEX0|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \CPU|DECODER|saida[1]~2 (
// Equation(s):
// \CPU|DECODER|saida[1]~2_combout  = ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~0_combout  & (!\ROM1|memROM~6_combout  & \ROM1|memROM~4_combout ))) ) ) # ( !\ROM1|memROM~2_combout  & ( (\ROM1|memROM~0_combout  & 
// (\ROM1|memROM~4_combout  & ((\ROM1|memROM~6_combout ) # (\ROM1|memROM~8_combout )))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[1]~2 .extended_lut = "off";
defparam \CPU|DECODER|saida[1]~2 .lut_mask = 64'h0013001300200020;
defparam \CPU|DECODER|saida[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \RAM|ram~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~18 .is_wysiwyg = "true";
defparam \RAM|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \RAM|ram~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~50 .is_wysiwyg = "true";
defparam \RAM|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N52
dffeas \RAM|ram~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~58 .is_wysiwyg = "true";
defparam \RAM|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N23
dffeas \RAM|ram~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~26 .is_wysiwyg = "true";
defparam \RAM|ram~26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \RAM|ram~539 (
// Equation(s):
// \RAM|ram~539_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~1_combout  & ( \RAM|ram~58_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~1_combout  & ( \RAM|ram~26_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~1_combout  & ( 
// \RAM|ram~50_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~1_combout  & ( \RAM|ram~18_q  ) ) )

	.dataa(!\RAM|ram~18_q ),
	.datab(!\RAM|ram~50_q ),
	.datac(!\RAM|ram~58_q ),
	.datad(!\RAM|ram~26_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~539 .extended_lut = "off";
defparam \RAM|ram~539 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \LidoRam_CPU[3]~0 (
// Equation(s):
// \LidoRam_CPU[3]~0_combout  = ( \RAM|ram~539_combout  & ( (!\ROM1|memROM~10_combout  & (\CPU|DECODER|saida[1]~2_combout  & !\ROM1|memROM~11_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\CPU|DECODER|saida[1]~2_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~539_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[3]~0 .extended_lut = "off";
defparam \LidoRam_CPU[3]~0 .lut_mask = 64'h000000000C000C00;
defparam \LidoRam_CPU[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \CPU|ULA1|Add0~9 (
// Equation(s):
// \CPU|ULA1|Add0~9_sumout  = SUM(( \CPU|BANCO_REG|registrador~45_combout  ) + ( !\CPU|MUX1|saida_MUX[2]~2_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~6  ))
// \CPU|ULA1|Add0~10  = CARRY(( \CPU|BANCO_REG|registrador~45_combout  ) + ( !\CPU|MUX1|saida_MUX[2]~2_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~6  ))

	.dataa(!\CPU|DECODER|saida~0_combout ),
	.datab(!\CPU|DECODER|saida[4]~3_combout ),
	.datac(!\CPU|MUX1|saida_MUX[2]~2_combout ),
	.datad(!\CPU|BANCO_REG|registrador~45_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal12~0_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~9_sumout ),
	.cout(\CPU|ULA1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~9 .extended_lut = "off";
defparam \CPU|ULA1|Add0~9 .lut_mask = 64'h00004BC3000000FF;
defparam \CPU|ULA1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N21
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~13feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~13feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~13feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N6
cyclonev_lcell_comb \CPU|ULA1|saida[2]~4 (
// Equation(s):
// \CPU|ULA1|saida[2]~4_combout  = ( \CPU|DECODER|saida~4_combout  & ( \RAM|ram~538_combout  & ( (\CPU|BANCO_REG|registrador~45_combout  & (((\CPU|DECODER|saida[6]~1_combout  & \ROM1|memROM~12_combout )) # (\CPU|MUX1|saida_MUX[6]~8_combout ))) ) ) ) # ( 
// !\CPU|DECODER|saida~4_combout  & ( \RAM|ram~538_combout  & ( ((\CPU|DECODER|saida[6]~1_combout  & \ROM1|memROM~12_combout )) # (\CPU|MUX1|saida_MUX[6]~8_combout ) ) ) ) # ( \CPU|DECODER|saida~4_combout  & ( !\RAM|ram~538_combout  & ( 
// (\CPU|DECODER|saida[6]~1_combout  & (\CPU|BANCO_REG|registrador~45_combout  & \ROM1|memROM~12_combout )) ) ) ) # ( !\CPU|DECODER|saida~4_combout  & ( !\RAM|ram~538_combout  & ( (\CPU|DECODER|saida[6]~1_combout  & \ROM1|memROM~12_combout ) ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[6]~8_combout ),
	.datab(!\CPU|DECODER|saida[6]~1_combout ),
	.datac(!\CPU|BANCO_REG|registrador~45_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\CPU|DECODER|saida~4_combout ),
	.dataf(!\RAM|ram~538_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~4 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~4 .lut_mask = 64'h0033000355770507;
defparam \CPU|ULA1|saida[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N22
dffeas \CPU|BANCO_REG|registrador~13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~13feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~13 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~37feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~37feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~37feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N7
dffeas \CPU|BANCO_REG|registrador~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~37feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~37 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~21feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~21feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~21feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N58
dffeas \CPU|BANCO_REG|registrador~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~21feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~21 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N24
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~29feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~29feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~29feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N25
dffeas \CPU|BANCO_REG|registrador~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~29feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~29 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N24
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~45 (
// Equation(s):
// \CPU|BANCO_REG|registrador~45_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~37_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~21_q  ) ) ) # ( 
// \ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~29_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~13_q  ) ) )

	.dataa(!\CPU|BANCO_REG|registrador~13_q ),
	.datab(!\CPU|BANCO_REG|registrador~37_q ),
	.datac(!\CPU|BANCO_REG|registrador~21_q ),
	.datad(!\CPU|BANCO_REG|registrador~29_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~45 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~45 .lut_mask = 64'h555500FF0F0F3333;
defparam \CPU|BANCO_REG|registrador~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N26
dffeas \RAM|ram~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~49 .is_wysiwyg = "true";
defparam \RAM|ram~49 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N45
cyclonev_lcell_comb \RAM|ram~535 (
// Equation(s):
// \RAM|ram~535_combout  = ( !\ROM1|memROM~10_combout  & ( (\RAM|ram~49_q  & !\ROM1|memROM~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~49_q ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~535 .extended_lut = "off";
defparam \RAM|ram~535 .lut_mask = 64'h0F000F0000000000;
defparam \RAM|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N28
dffeas \RAM|ram~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~57 .is_wysiwyg = "true";
defparam \RAM|ram~57 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N33
cyclonev_lcell_comb \RAM|ram~537 (
// Equation(s):
// \RAM|ram~537_combout  = ( !\ROM1|memROM~10_combout  & ( (\RAM|ram~57_q  & !\ROM1|memROM~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~57_q ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~537 .extended_lut = "off";
defparam \RAM|ram~537 .lut_mask = 64'h0F000F0000000000;
defparam \RAM|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N57
cyclonev_lcell_comb \RAM|ram~25feeder (
// Equation(s):
// \RAM|ram~25feeder_combout  = ( \CPU|BANCO_REG|registrador~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|BANCO_REG|registrador~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~25feeder .extended_lut = "off";
defparam \RAM|ram~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N59
dffeas \RAM|ram~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~25 .is_wysiwyg = "true";
defparam \RAM|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N12
cyclonev_lcell_comb \RAM|ram~536 (
// Equation(s):
// \RAM|ram~536_combout  = ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~11_combout  & ( \RAM|ram~25_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|ram~25_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~536 .extended_lut = "off";
defparam \RAM|ram~536 .lut_mask = 64'h00FF000000000000;
defparam \RAM|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N57
cyclonev_lcell_comb \RAM|ram~17feeder (
// Equation(s):
// \RAM|ram~17feeder_combout  = ( \CPU|BANCO_REG|registrador~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|BANCO_REG|registrador~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~17feeder .extended_lut = "off";
defparam \RAM|ram~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N59
dffeas \RAM|ram~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~17 .is_wysiwyg = "true";
defparam \RAM|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \RAM|ram~534 (
// Equation(s):
// \RAM|ram~534_combout  = ( !\ROM1|memROM~10_combout  & ( (\RAM|ram~17_q  & !\ROM1|memROM~11_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~17_q ),
	.datac(gnd),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~534 .extended_lut = "off";
defparam \RAM|ram~534 .lut_mask = 64'h3300330000000000;
defparam \RAM|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \RAM|ram~538 (
// Equation(s):
// \RAM|ram~538_combout  = ( \RAM|ram~536_combout  & ( \RAM|ram~534_combout  & ( (!\ROM1|memROM~12_combout ) # ((!\ROM1|memROM~1_combout  & (\RAM|ram~535_combout )) # (\ROM1|memROM~1_combout  & ((\RAM|ram~537_combout )))) ) ) ) # ( !\RAM|ram~536_combout  & ( 
// \RAM|ram~534_combout  & ( (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~1_combout )) # (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~1_combout  & (\RAM|ram~535_combout )) # (\ROM1|memROM~1_combout  & ((\RAM|ram~537_combout ))))) ) ) ) # ( \RAM|ram~536_combout 
//  & ( !\RAM|ram~534_combout  & ( (!\ROM1|memROM~12_combout  & (\ROM1|memROM~1_combout )) # (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~1_combout  & (\RAM|ram~535_combout )) # (\ROM1|memROM~1_combout  & ((\RAM|ram~537_combout ))))) ) ) ) # ( 
// !\RAM|ram~536_combout  & ( !\RAM|ram~534_combout  & ( (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~1_combout  & (\RAM|ram~535_combout )) # (\ROM1|memROM~1_combout  & ((\RAM|ram~537_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\RAM|ram~535_combout ),
	.datad(!\RAM|ram~537_combout ),
	.datae(!\RAM|ram~536_combout ),
	.dataf(!\RAM|ram~534_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~538 .extended_lut = "off";
defparam \RAM|ram~538 .lut_mask = 64'h041526378C9DAEBF;
defparam \RAM|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX1|saida_MUX[2]~2_combout  = ( \RAM|ram~538_combout  & ( ((\ROM1|memROM~12_combout  & \CPU|DECODER|saida[6]~1_combout )) # (\CPU|MUX1|saida_MUX[6]~8_combout ) ) ) # ( !\RAM|ram~538_combout  & ( (\ROM1|memROM~12_combout  & 
// \CPU|DECODER|saida[6]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\CPU|DECODER|saida[6]~1_combout ),
	.datad(!\CPU|MUX1|saida_MUX[6]~8_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~538_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[2]~2 .lut_mask = 64'h0303030303FF03FF;
defparam \CPU|MUX1|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \CPU|ULA1|Add0~13 (
// Equation(s):
// \CPU|ULA1|Add0~13_sumout  = SUM(( (!\CPU|DECODER|saida[6]~1_combout  & (!\LidoRam_CPU[3]~0_combout  $ (((\CPU|DECODER|saida~4_combout  & !\CPU|DECODER|saida[4]~3_combout ))))) # (\CPU|DECODER|saida[6]~1_combout  & ((!\CPU|DECODER|saida~4_combout ) # 
// ((\CPU|DECODER|saida[4]~3_combout )))) ) + ( \CPU|BANCO_REG|registrador~46_combout  ) + ( \CPU|ULA1|Add0~10  ))
// \CPU|ULA1|Add0~14  = CARRY(( (!\CPU|DECODER|saida[6]~1_combout  & (!\LidoRam_CPU[3]~0_combout  $ (((\CPU|DECODER|saida~4_combout  & !\CPU|DECODER|saida[4]~3_combout ))))) # (\CPU|DECODER|saida[6]~1_combout  & ((!\CPU|DECODER|saida~4_combout ) # 
// ((\CPU|DECODER|saida[4]~3_combout )))) ) + ( \CPU|BANCO_REG|registrador~46_combout  ) + ( \CPU|ULA1|Add0~10  ))

	.dataa(!\CPU|DECODER|saida[6]~1_combout ),
	.datab(!\CPU|DECODER|saida~4_combout ),
	.datac(!\CPU|DECODER|saida[4]~3_combout ),
	.datad(!\LidoRam_CPU[3]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|BANCO_REG|registrador~46_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~13_sumout ),
	.cout(\CPU|ULA1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~13 .extended_lut = "off";
defparam \CPU|ULA1|Add0~13 .lut_mask = 64'h0000FF000000CF65;
defparam \CPU|ULA1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N9
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~38feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~38feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~38feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N45
cyclonev_lcell_comb \RAM|ram~540 (
// Equation(s):
// \RAM|ram~540_combout  = ( !\ROM1|memROM~11_combout  & ( (!\ROM1|memROM~10_combout  & \RAM|ram~539_combout ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\RAM|ram~539_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~540 .extended_lut = "off";
defparam \RAM|ram~540 .lut_mask = 64'h0A0A0A0A00000000;
defparam \RAM|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N33
cyclonev_lcell_comb \CPU|ULA1|saida[3]~6 (
// Equation(s):
// \CPU|ULA1|saida[3]~6_combout  = ( \RAM|ram~540_combout  & ( \CPU|BANCO_REG|registrador~46_combout  & ( (!\ROM1|memROM~10_combout  & (\CPU|DECODER|saida[1]~2_combout  & !\CPU|DECODER|saida[6]~1_combout )) ) ) ) # ( \RAM|ram~540_combout  & ( 
// !\CPU|BANCO_REG|registrador~46_combout  & ( (!\ROM1|memROM~10_combout  & (\CPU|DECODER|saida[1]~2_combout  & (!\CPU|DECODER|saida~4_combout  & !\CPU|DECODER|saida[6]~1_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\CPU|DECODER|saida[1]~2_combout ),
	.datac(!\CPU|DECODER|saida~4_combout ),
	.datad(!\CPU|DECODER|saida[6]~1_combout ),
	.datae(!\RAM|ram~540_combout ),
	.dataf(!\CPU|BANCO_REG|registrador~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~6 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~6 .lut_mask = 64'h0000200000002200;
defparam \CPU|ULA1|saida[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N10
dffeas \CPU|BANCO_REG|registrador~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~38feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~38 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N54
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~14feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~14feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~14feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N56
dffeas \CPU|BANCO_REG|registrador~14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~14feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~14 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~30feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~30feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~30feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N49
dffeas \CPU|BANCO_REG|registrador~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~30feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~30 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~22feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~22feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~22feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N26
dffeas \CPU|BANCO_REG|registrador~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~22feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~22 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~46 (
// Equation(s):
// \CPU|BANCO_REG|registrador~46_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~38_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~22_q  ) ) ) # ( 
// \ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~30_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~14_q  ) ) )

	.dataa(!\CPU|BANCO_REG|registrador~38_q ),
	.datab(!\CPU|BANCO_REG|registrador~14_q ),
	.datac(!\CPU|BANCO_REG|registrador~30_q ),
	.datad(!\CPU|BANCO_REG|registrador~22_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~46 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~46 .lut_mask = 64'h33330F0F00FF5555;
defparam \CPU|BANCO_REG|registrador~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N44
dffeas \REG_HEX0|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N14
dffeas \REG_HEX0|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y4_N3
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[0]~0_combout  = ( \REG_HEX0|DOUT [3] & ( \REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [1] & \REG_HEX0|DOUT [0]) ) ) ) # ( !\REG_HEX0|DOUT [3] & ( \REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [1] & !\REG_HEX0|DOUT [0]) ) ) ) # ( 
// \REG_HEX0|DOUT [3] & ( !\REG_HEX0|DOUT [2] & ( (\REG_HEX0|DOUT [1] & \REG_HEX0|DOUT [0]) ) ) ) # ( !\REG_HEX0|DOUT [3] & ( !\REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [1] & \REG_HEX0|DOUT [0]) ) ) )

	.dataa(!\REG_HEX0|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX0|DOUT [0]),
	.datad(gnd),
	.datae(!\REG_HEX0|DOUT [3]),
	.dataf(!\REG_HEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[0]~0 .lut_mask = 64'h0A0A0505A0A00A0A;
defparam \CONV_HEX0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y4_N54
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[1]~1_combout  = ( \REG_HEX0|DOUT [3] & ( \REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [0]) # (\REG_HEX0|DOUT [1]) ) ) ) # ( !\REG_HEX0|DOUT [3] & ( \REG_HEX0|DOUT [2] & ( !\REG_HEX0|DOUT [0] $ (!\REG_HEX0|DOUT [1]) ) ) ) # ( 
// \REG_HEX0|DOUT [3] & ( !\REG_HEX0|DOUT [2] & ( (\REG_HEX0|DOUT [0] & \REG_HEX0|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX0|DOUT [0]),
	.datac(!\REG_HEX0|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX0|DOUT [3]),
	.dataf(!\REG_HEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[1]~1 .lut_mask = 64'h000003033C3CCFCF;
defparam \CONV_HEX0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[2]~2_combout  = ( \REG_HEX0|DOUT [1] & ( (!\REG_HEX0|DOUT [2] & (!\REG_HEX0|DOUT [0] & !\REG_HEX0|DOUT [3])) # (\REG_HEX0|DOUT [2] & ((\REG_HEX0|DOUT [3]))) ) ) # ( !\REG_HEX0|DOUT [1] & ( (!\REG_HEX0|DOUT [0] & (\REG_HEX0|DOUT 
// [2] & \REG_HEX0|DOUT [3])) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [2]),
	.datac(!\REG_HEX0|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[2]~2 .lut_mask = 64'h0202020283838383;
defparam \CONV_HEX0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[3]~3_combout  = ( \REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [1] & (!\REG_HEX0|DOUT [3] & !\REG_HEX0|DOUT [0])) # (\REG_HEX0|DOUT [1] & ((\REG_HEX0|DOUT [0]))) ) ) # ( !\REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [3] & (!\REG_HEX0|DOUT 
// [1] & \REG_HEX0|DOUT [0])) # (\REG_HEX0|DOUT [3] & (\REG_HEX0|DOUT [1] & !\REG_HEX0|DOUT [0])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX0|DOUT [3]),
	.datac(!\REG_HEX0|DOUT [1]),
	.datad(!\REG_HEX0|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[3]~3 .lut_mask = 64'h03C003C0C00FC00F;
defparam \CONV_HEX0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[4]~4_combout  = (!\REG_HEX0|DOUT [1] & ((!\REG_HEX0|DOUT [2] & (\REG_HEX0|DOUT [0])) # (\REG_HEX0|DOUT [2] & ((!\REG_HEX0|DOUT [3]))))) # (\REG_HEX0|DOUT [1] & (\REG_HEX0|DOUT [0] & ((!\REG_HEX0|DOUT [3]))))

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [2]),
	.datac(!\REG_HEX0|DOUT [1]),
	.datad(!\REG_HEX0|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[4]~4 .lut_mask = 64'h7540754075407540;
defparam \CONV_HEX0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N45
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[5]~5_combout  = (!\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [2] & (!\REG_HEX0|DOUT [3] & \REG_HEX0|DOUT [1]))) # (\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [3] $ (((\REG_HEX0|DOUT [2] & !\REG_HEX0|DOUT [1])))))

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [2]),
	.datac(!\REG_HEX0|DOUT [3]),
	.datad(!\REG_HEX0|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[5]~5 .lut_mask = 64'h41D041D041D041D0;
defparam \CONV_HEX0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[6]~6_combout  = ( \REG_HEX0|DOUT [1] & ( (!\REG_HEX0|DOUT [3] & (\REG_HEX0|DOUT [0] & \REG_HEX0|DOUT [2])) ) ) # ( !\REG_HEX0|DOUT [1] & ( (!\REG_HEX0|DOUT [3] & ((!\REG_HEX0|DOUT [2]))) # (\REG_HEX0|DOUT [3] & (!\REG_HEX0|DOUT 
// [0] & \REG_HEX0|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX0|DOUT [3]),
	.datac(!\REG_HEX0|DOUT [0]),
	.datad(!\REG_HEX0|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[6]~6 .lut_mask = 64'hCC30CC30000C000C;
defparam \CONV_HEX0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N12
cyclonev_lcell_comb \DECODER2|Equal7~1 (
// Equation(s):
// \DECODER2|Equal7~1_combout  = ( \ROM1|memROM~1_combout  & ( \CPU|DECODER|Equal12~1_combout  & ( (!\ROM1|memROM~12_combout  & (\ROM1|memROM~10_combout  & !\ROM1|memROM~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\CPU|DECODER|Equal12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER2|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER2|Equal7~1 .extended_lut = "off";
defparam \DECODER2|Equal7~1 .lut_mask = 64'h0000000000000C00;
defparam \DECODER2|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N35
dffeas \REG_HEX1|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N41
dffeas \REG_HEX1|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N38
dffeas \REG_HEX1|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N32
dffeas \REG_HEX1|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[0]~0_combout  = ( \REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [0] $ (\REG_HEX1|DOUT [3]))) ) ) # ( !\REG_HEX1|DOUT [2] & ( (\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [1] $ (\REG_HEX1|DOUT [3]))) ) )

	.dataa(!\REG_HEX1|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX1|DOUT [0]),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[0]~0 .lut_mask = 64'h0A050A05A00AA00A;
defparam \CONV_HEX1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N27
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[1]~1_combout  = ( \REG_HEX1|DOUT [0] & ( (!\REG_HEX1|DOUT [1] & (\REG_HEX1|DOUT [2] & !\REG_HEX1|DOUT [3])) # (\REG_HEX1|DOUT [1] & ((\REG_HEX1|DOUT [3]))) ) ) # ( !\REG_HEX1|DOUT [0] & ( (\REG_HEX1|DOUT [2] & ((\REG_HEX1|DOUT 
// [3]) # (\REG_HEX1|DOUT [1]))) ) )

	.dataa(!\REG_HEX1|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX1|DOUT [2]),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[1]~1 .lut_mask = 64'h050F050F0A550A55;
defparam \CONV_HEX1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[2]~2_combout  = ( \REG_HEX1|DOUT [2] & ( (\REG_HEX1|DOUT [3] & ((!\REG_HEX1|DOUT [0]) # (\REG_HEX1|DOUT [1]))) ) ) # ( !\REG_HEX1|DOUT [2] & ( (\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [0] & !\REG_HEX1|DOUT [3])) ) )

	.dataa(!\REG_HEX1|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX1|DOUT [0]),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[2]~2 .lut_mask = 64'h5000500000F500F5;
defparam \CONV_HEX1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N39
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[3]~3_combout  = (!\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [3] & (!\REG_HEX1|DOUT [2] $ (!\REG_HEX1|DOUT [0])))) # (\REG_HEX1|DOUT [1] & ((!\REG_HEX1|DOUT [2] & (\REG_HEX1|DOUT [3] & !\REG_HEX1|DOUT [0])) # (\REG_HEX1|DOUT [2] & 
// ((\REG_HEX1|DOUT [0])))))

	.dataa(!\REG_HEX1|DOUT [1]),
	.datab(!\REG_HEX1|DOUT [2]),
	.datac(!\REG_HEX1|DOUT [3]),
	.datad(!\REG_HEX1|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[3]~3 .lut_mask = 64'h2491249124912491;
defparam \CONV_HEX1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[4]~4_combout  = ( \REG_HEX1|DOUT [0] & ( (!\REG_HEX1|DOUT [3]) # ((!\REG_HEX1|DOUT [1] & !\REG_HEX1|DOUT [2])) ) ) # ( !\REG_HEX1|DOUT [0] & ( (!\REG_HEX1|DOUT [1] & (\REG_HEX1|DOUT [2] & !\REG_HEX1|DOUT [3])) ) )

	.dataa(!\REG_HEX1|DOUT [1]),
	.datab(!\REG_HEX1|DOUT [2]),
	.datac(gnd),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[4]~4 .lut_mask = 64'h22002200FF88FF88;
defparam \CONV_HEX1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[5]~5_combout  = (!\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [3] & (!\REG_HEX1|DOUT [2] & \REG_HEX1|DOUT [1]))) # (\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [3] $ (((\REG_HEX1|DOUT [2] & !\REG_HEX1|DOUT [1])))))

	.dataa(!\REG_HEX1|DOUT [3]),
	.datab(!\REG_HEX1|DOUT [0]),
	.datac(!\REG_HEX1|DOUT [2]),
	.datad(!\REG_HEX1|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[5]~5 .lut_mask = 64'h21A221A221A221A2;
defparam \CONV_HEX1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N30
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[6]~6_combout  = (!\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [3] $ (\REG_HEX1|DOUT [2])))) # (\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [3] & (!\REG_HEX1|DOUT [1] $ (\REG_HEX1|DOUT [2]))))

	.dataa(!\REG_HEX1|DOUT [3]),
	.datab(!\REG_HEX1|DOUT [0]),
	.datac(!\REG_HEX1|DOUT [1]),
	.datad(!\REG_HEX1|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[6]~6 .lut_mask = 64'hA042A042A042A042;
defparam \CONV_HEX1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N45
cyclonev_lcell_comb \DECODER2|Equal7~2 (
// Equation(s):
// \DECODER2|Equal7~2_combout  = ( \ROM1|memROM~11_combout  & ( \CPU|DECODER|Equal12~1_combout  & ( (\ROM1|memROM~10_combout  & (!\ROM1|memROM~12_combout  & !\ROM1|memROM~1_combout )) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\CPU|DECODER|Equal12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER2|Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER2|Equal7~2 .extended_lut = "off";
defparam \DECODER2|Equal7~2 .lut_mask = 64'h0000000000005000;
defparam \DECODER2|Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N59
dffeas \REG_HEX2|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N2
dffeas \REG_HEX2|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N5
dffeas \REG_HEX2|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N56
dffeas \REG_HEX2|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[0]~0_combout  = ( \REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT [3] $ (\REG_HEX2|DOUT [1]))) # (\REG_HEX2|DOUT [2] & (\REG_HEX2|DOUT [3] & !\REG_HEX2|DOUT [1])) ) ) # ( !\REG_HEX2|DOUT [0] & ( (\REG_HEX2|DOUT [2] 
// & (!\REG_HEX2|DOUT [3] & !\REG_HEX2|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX2|DOUT [2]),
	.datac(!\REG_HEX2|DOUT [3]),
	.datad(!\REG_HEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[0]~0 .lut_mask = 64'h30003000C30CC30C;
defparam \CONV_HEX2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N21
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[1]~1_combout  = ( \REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [3] & (\REG_HEX2|DOUT [2] & !\REG_HEX2|DOUT [1])) # (\REG_HEX2|DOUT [3] & ((\REG_HEX2|DOUT [1]))) ) ) # ( !\REG_HEX2|DOUT [0] & ( (\REG_HEX2|DOUT [2] & ((\REG_HEX2|DOUT 
// [1]) # (\REG_HEX2|DOUT [3]))) ) )

	.dataa(!\REG_HEX2|DOUT [3]),
	.datab(!\REG_HEX2|DOUT [2]),
	.datac(gnd),
	.datad(!\REG_HEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[1]~1 .lut_mask = 64'h1133113322552255;
defparam \CONV_HEX2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[2]~2_combout  = ( \REG_HEX2|DOUT [0] & ( (\REG_HEX2|DOUT [2] & (\REG_HEX2|DOUT [1] & \REG_HEX2|DOUT [3])) ) ) # ( !\REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [2] & (\REG_HEX2|DOUT [1] & !\REG_HEX2|DOUT [3])) # (\REG_HEX2|DOUT [2] & 
// ((\REG_HEX2|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX2|DOUT [2]),
	.datac(!\REG_HEX2|DOUT [1]),
	.datad(!\REG_HEX2|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[2]~2 .lut_mask = 64'h0C330C3300030003;
defparam \CONV_HEX2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[3]~3_combout  = (!\REG_HEX2|DOUT [1] & (!\REG_HEX2|DOUT [3] & (!\REG_HEX2|DOUT [2] $ (!\REG_HEX2|DOUT [0])))) # (\REG_HEX2|DOUT [1] & ((!\REG_HEX2|DOUT [2] & (\REG_HEX2|DOUT [3] & !\REG_HEX2|DOUT [0])) # (\REG_HEX2|DOUT [2] & 
// ((\REG_HEX2|DOUT [0])))))

	.dataa(!\REG_HEX2|DOUT [3]),
	.datab(!\REG_HEX2|DOUT [1]),
	.datac(!\REG_HEX2|DOUT [2]),
	.datad(!\REG_HEX2|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[3]~3 .lut_mask = 64'h1883188318831883;
defparam \CONV_HEX2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[4]~4_combout  = ( \REG_HEX2|DOUT [0] & ( (!\REG_HEX2|DOUT [3]) # ((!\REG_HEX2|DOUT [2] & !\REG_HEX2|DOUT [1])) ) ) # ( !\REG_HEX2|DOUT [0] & ( (\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT [1] & !\REG_HEX2|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX2|DOUT [2]),
	.datac(!\REG_HEX2|DOUT [1]),
	.datad(!\REG_HEX2|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[4]~4 .lut_mask = 64'h30003000FFC0FFC0;
defparam \CONV_HEX2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[5]~5_combout  = (!\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT [3] & ((\REG_HEX2|DOUT [1]) # (\REG_HEX2|DOUT [0])))) # (\REG_HEX2|DOUT [2] & (\REG_HEX2|DOUT [0] & (!\REG_HEX2|DOUT [3] $ (!\REG_HEX2|DOUT [1]))))

	.dataa(!\REG_HEX2|DOUT [3]),
	.datab(!\REG_HEX2|DOUT [2]),
	.datac(!\REG_HEX2|DOUT [0]),
	.datad(!\REG_HEX2|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[5]~5 .lut_mask = 64'h098A098A098A098A;
defparam \CONV_HEX2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N57
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[6]~6_combout  = ( \REG_HEX2|DOUT [1] & ( (!\REG_HEX2|DOUT [3] & (\REG_HEX2|DOUT [0] & \REG_HEX2|DOUT [2])) ) ) # ( !\REG_HEX2|DOUT [1] & ( (!\REG_HEX2|DOUT [3] & ((!\REG_HEX2|DOUT [2]))) # (\REG_HEX2|DOUT [3] & (!\REG_HEX2|DOUT 
// [0] & \REG_HEX2|DOUT [2])) ) )

	.dataa(!\REG_HEX2|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX2|DOUT [0]),
	.datad(!\REG_HEX2|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[6]~6 .lut_mask = 64'hAA50AA50000A000A;
defparam \CONV_HEX2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N39
cyclonev_lcell_comb \DECODER2|Equal7~3 (
// Equation(s):
// \DECODER2|Equal7~3_combout  = ( \ROM1|memROM~1_combout  & ( \CPU|DECODER|Equal12~1_combout  & ( (\ROM1|memROM~10_combout  & (!\ROM1|memROM~12_combout  & \ROM1|memROM~11_combout )) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\CPU|DECODER|Equal12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER2|Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER2|Equal7~3 .extended_lut = "off";
defparam \DECODER2|Equal7~3 .lut_mask = 64'h0000000000000404;
defparam \DECODER2|Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N20
dffeas \REG_HEX3|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N49
dffeas \REG_HEX3|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N29
dffeas \REG_HEX3|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N26
dffeas \REG_HEX3|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N6
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[0]~0_combout  = ( \REG_HEX3|DOUT [1] & ( (\REG_HEX3|DOUT [3] & (\REG_HEX3|DOUT [0] & !\REG_HEX3|DOUT [2])) ) ) # ( !\REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT [0] $ (!\REG_HEX3|DOUT [2]))) # (\REG_HEX3|DOUT [3] 
// & (\REG_HEX3|DOUT [0] & \REG_HEX3|DOUT [2])) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(!\REG_HEX3|DOUT [0]),
	.datac(!\REG_HEX3|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[0]~0 .lut_mask = 64'h2929292910101010;
defparam \CONV_HEX3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N9
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[1]~1_combout  = ( \REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [0] & ((\REG_HEX3|DOUT [2]))) # (\REG_HEX3|DOUT [0] & (\REG_HEX3|DOUT [3])) ) ) # ( !\REG_HEX3|DOUT [1] & ( (\REG_HEX3|DOUT [2] & (!\REG_HEX3|DOUT [3] $ (!\REG_HEX3|DOUT 
// [0]))) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [0]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[1]~1 .lut_mask = 64'h005A005A05F505F5;
defparam \CONV_HEX3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N0
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[2]~2_combout  = ( \REG_HEX3|DOUT [2] & ( (\REG_HEX3|DOUT [3] & ((!\REG_HEX3|DOUT [0]) # (\REG_HEX3|DOUT [1]))) ) ) # ( !\REG_HEX3|DOUT [2] & ( (!\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT [0] & \REG_HEX3|DOUT [1])) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(!\REG_HEX3|DOUT [0]),
	.datac(!\REG_HEX3|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX3|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[2]~2 .lut_mask = 64'h0808454508084545;
defparam \CONV_HEX3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N30
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[3]~3_combout  = ( \REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [0] & (\REG_HEX3|DOUT [3] & !\REG_HEX3|DOUT [2])) # (\REG_HEX3|DOUT [0] & ((\REG_HEX3|DOUT [2]))) ) ) # ( !\REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT 
// [0] $ (!\REG_HEX3|DOUT [2]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX3|DOUT [0]),
	.datac(!\REG_HEX3|DOUT [3]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[3]~3 .lut_mask = 64'h30C030C00C330C33;
defparam \CONV_HEX3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N12
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[4]~4_combout  = ( \REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [3] & \REG_HEX3|DOUT [0]) ) ) # ( !\REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [2] & ((\REG_HEX3|DOUT [0]))) # (\REG_HEX3|DOUT [2] & (!\REG_HEX3|DOUT [3])) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(!\REG_HEX3|DOUT [0]),
	.datac(!\REG_HEX3|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[4]~4 .lut_mask = 64'h3A3A3A3A22222222;
defparam \CONV_HEX3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N33
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[5]~5_combout  = ( \REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [3] & ((!\REG_HEX3|DOUT [2]) # (\REG_HEX3|DOUT [0]))) ) ) # ( !\REG_HEX3|DOUT [1] & ( (\REG_HEX3|DOUT [0] & (!\REG_HEX3|DOUT [3] $ (\REG_HEX3|DOUT [2]))) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [0]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[5]~5 .lut_mask = 64'h0A050A05AA0AAA0A;
defparam \CONV_HEX3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N15
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[6]~6_combout  = ( \REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [3] & (\REG_HEX3|DOUT [0] & \REG_HEX3|DOUT [2])) ) ) # ( !\REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [3] & ((!\REG_HEX3|DOUT [2]))) # (\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT 
// [0] & \REG_HEX3|DOUT [2])) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [0]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[6]~6 .lut_mask = 64'hAA50AA50000A000A;
defparam \CONV_HEX3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N54
cyclonev_lcell_comb \DECODER2|Equal7~4 (
// Equation(s):
// \DECODER2|Equal7~4_combout  = ( !\ROM1|memROM~1_combout  & ( \ROM1|memROM~12_combout  & ( (\CPU|DECODER|Equal12~1_combout  & (!\ROM1|memROM~11_combout  & \ROM1|memROM~10_combout )) ) ) )

	.dataa(!\CPU|DECODER|Equal12~1_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER2|Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER2|Equal7~4 .extended_lut = "off";
defparam \DECODER2|Equal7~4 .lut_mask = 64'h0000000004040000;
defparam \DECODER2|Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N5
dffeas \REG_HEX4|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N47
dffeas \REG_HEX4|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N44
dffeas \REG_HEX4|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N38
dffeas \REG_HEX4|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N39
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[0]~0_combout  = (!\REG_HEX4|DOUT [3] & (!\REG_HEX4|DOUT [1] & (!\REG_HEX4|DOUT [0] $ (!\REG_HEX4|DOUT [2])))) # (\REG_HEX4|DOUT [3] & (\REG_HEX4|DOUT [0] & (!\REG_HEX4|DOUT [1] $ (!\REG_HEX4|DOUT [2]))))

	.dataa(!\REG_HEX4|DOUT [3]),
	.datab(!\REG_HEX4|DOUT [1]),
	.datac(!\REG_HEX4|DOUT [0]),
	.datad(!\REG_HEX4|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[0]~0 .lut_mask = 64'h0984098409840984;
defparam \CONV_HEX4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N54
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[1]~1_combout  = ( \REG_HEX4|DOUT [0] & ( (!\REG_HEX4|DOUT [3] & (\REG_HEX4|DOUT [2] & !\REG_HEX4|DOUT [1])) # (\REG_HEX4|DOUT [3] & ((\REG_HEX4|DOUT [1]))) ) ) # ( !\REG_HEX4|DOUT [0] & ( (\REG_HEX4|DOUT [2] & ((\REG_HEX4|DOUT 
// [1]) # (\REG_HEX4|DOUT [3]))) ) )

	.dataa(!\REG_HEX4|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX4|DOUT [2]),
	.datad(!\REG_HEX4|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[1]~1 .lut_mask = 64'h050F050F0A550A55;
defparam \CONV_HEX4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N57
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[2]~2_combout  = (!\REG_HEX4|DOUT [3] & (\REG_HEX4|DOUT [1] & (!\REG_HEX4|DOUT [0] & !\REG_HEX4|DOUT [2]))) # (\REG_HEX4|DOUT [3] & (\REG_HEX4|DOUT [2] & ((!\REG_HEX4|DOUT [0]) # (\REG_HEX4|DOUT [1]))))

	.dataa(!\REG_HEX4|DOUT [3]),
	.datab(!\REG_HEX4|DOUT [1]),
	.datac(!\REG_HEX4|DOUT [0]),
	.datad(!\REG_HEX4|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[2]~2 .lut_mask = 64'h2051205120512051;
defparam \CONV_HEX4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N51
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[3]~3_combout  = ( \REG_HEX4|DOUT [2] & ( (!\REG_HEX4|DOUT [0] & (!\REG_HEX4|DOUT [3] & !\REG_HEX4|DOUT [1])) # (\REG_HEX4|DOUT [0] & ((\REG_HEX4|DOUT [1]))) ) ) # ( !\REG_HEX4|DOUT [2] & ( (!\REG_HEX4|DOUT [3] & (\REG_HEX4|DOUT 
// [0] & !\REG_HEX4|DOUT [1])) # (\REG_HEX4|DOUT [3] & (!\REG_HEX4|DOUT [0] & \REG_HEX4|DOUT [1])) ) )

	.dataa(!\REG_HEX4|DOUT [3]),
	.datab(!\REG_HEX4|DOUT [0]),
	.datac(!\REG_HEX4|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX4|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[3]~3 .lut_mask = 64'h2424838324248383;
defparam \CONV_HEX4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N21
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[4]~4_combout  = ( \REG_HEX4|DOUT [3] & ( (!\REG_HEX4|DOUT [2] & (\REG_HEX4|DOUT [0] & !\REG_HEX4|DOUT [1])) ) ) # ( !\REG_HEX4|DOUT [3] & ( ((\REG_HEX4|DOUT [2] & !\REG_HEX4|DOUT [1])) # (\REG_HEX4|DOUT [0]) ) )

	.dataa(!\REG_HEX4|DOUT [2]),
	.datab(!\REG_HEX4|DOUT [0]),
	.datac(!\REG_HEX4|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX4|DOUT [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[4]~4 .lut_mask = 64'h7373202073732020;
defparam \CONV_HEX4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N45
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[5]~5_combout  = ( \REG_HEX4|DOUT [1] & ( (!\REG_HEX4|DOUT [3] & ((!\REG_HEX4|DOUT [2]) # (\REG_HEX4|DOUT [0]))) ) ) # ( !\REG_HEX4|DOUT [1] & ( (\REG_HEX4|DOUT [0] & (!\REG_HEX4|DOUT [3] $ (\REG_HEX4|DOUT [2]))) ) )

	.dataa(!\REG_HEX4|DOUT [3]),
	.datab(!\REG_HEX4|DOUT [0]),
	.datac(gnd),
	.datad(!\REG_HEX4|DOUT [2]),
	.datae(!\REG_HEX4|DOUT [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[5]~5 .lut_mask = 64'h2211AA222211AA22;
defparam \CONV_HEX4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N36
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[6]~6_combout  = ( \REG_HEX4|DOUT [0] & ( (!\REG_HEX4|DOUT [3] & (!\REG_HEX4|DOUT [1] $ (\REG_HEX4|DOUT [2]))) ) ) # ( !\REG_HEX4|DOUT [0] & ( (!\REG_HEX4|DOUT [1] & (!\REG_HEX4|DOUT [3] $ (\REG_HEX4|DOUT [2]))) ) )

	.dataa(!\REG_HEX4|DOUT [3]),
	.datab(!\REG_HEX4|DOUT [1]),
	.datac(gnd),
	.datad(!\REG_HEX4|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[6]~6 .lut_mask = 64'h8844884488228822;
defparam \CONV_HEX4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N3
cyclonev_lcell_comb \DECODER2|Equal7~5 (
// Equation(s):
// \DECODER2|Equal7~5_combout  = ( !\ROM1|memROM~11_combout  & ( \CPU|DECODER|Equal12~1_combout  & ( (\ROM1|memROM~10_combout  & (\ROM1|memROM~12_combout  & \ROM1|memROM~1_combout )) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\CPU|DECODER|Equal12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER2|Equal7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER2|Equal7~5 .extended_lut = "off";
defparam \DECODER2|Equal7~5 .lut_mask = 64'h0000000000050000;
defparam \DECODER2|Equal7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \REG_HEX5|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \REG_HEX5|DOUT[0]~feeder (
// Equation(s):
// \REG_HEX5|DOUT[0]~feeder_combout  = ( \CPU|BANCO_REG|registrador~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|BANCO_REG|registrador~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX5|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX5|DOUT[0]~feeder .extended_lut = "off";
defparam \REG_HEX5|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX5|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N32
dffeas \REG_HEX5|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX5|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER2|Equal7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \REG_HEX5|DOUT[3]~feeder (
// Equation(s):
// \REG_HEX5|DOUT[3]~feeder_combout  = ( \CPU|BANCO_REG|registrador~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|BANCO_REG|registrador~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX5|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX5|DOUT[3]~feeder .extended_lut = "off";
defparam \REG_HEX5|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX5|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N13
dffeas \REG_HEX5|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX5|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DECODER2|Equal7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \REG_HEX5|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DECODER2|Equal7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[0]~0_combout  = (!\REG_HEX5|DOUT [3] & (!\REG_HEX5|DOUT [1] & (!\REG_HEX5|DOUT [0] $ (!\REG_HEX5|DOUT [2])))) # (\REG_HEX5|DOUT [3] & (\REG_HEX5|DOUT [0] & (!\REG_HEX5|DOUT [1] $ (!\REG_HEX5|DOUT [2]))))

	.dataa(!\REG_HEX5|DOUT [1]),
	.datab(!\REG_HEX5|DOUT [0]),
	.datac(!\REG_HEX5|DOUT [3]),
	.datad(!\REG_HEX5|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[0]~0 .lut_mask = 64'h2182218221822182;
defparam \CONV_HEX5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[1]~1_combout  = ( \REG_HEX5|DOUT [1] & ( \REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [0]) # (\REG_HEX5|DOUT [2]) ) ) ) # ( !\REG_HEX5|DOUT [1] & ( \REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [0]) ) ) ) # ( 
// \REG_HEX5|DOUT [1] & ( !\REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [0]) ) ) ) # ( !\REG_HEX5|DOUT [1] & ( !\REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & \REG_HEX5|DOUT [0]) ) ) )

	.dataa(!\REG_HEX5|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX5|DOUT [0]),
	.datad(gnd),
	.datae(!\REG_HEX5|DOUT [1]),
	.dataf(!\REG_HEX5|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[1]~1 .lut_mask = 64'h0505505050505F5F;
defparam \CONV_HEX5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[2]~2_combout  = ( \REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & ((!\REG_HEX5|DOUT [0]) # (\REG_HEX5|DOUT [1]))) ) ) # ( !\REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [1] & (!\REG_HEX5|DOUT [0] & !\REG_HEX5|DOUT [2])) ) )

	.dataa(!\REG_HEX5|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX5|DOUT [0]),
	.datad(!\REG_HEX5|DOUT [2]),
	.datae(!\REG_HEX5|DOUT [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[2]~2 .lut_mask = 64'h500000F5500000F5;
defparam \CONV_HEX5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[3]~3_combout  = ( \REG_HEX5|DOUT [1] & ( (!\REG_HEX5|DOUT [0] & (!\REG_HEX5|DOUT [2] & \REG_HEX5|DOUT [3])) # (\REG_HEX5|DOUT [0] & (\REG_HEX5|DOUT [2])) ) ) # ( !\REG_HEX5|DOUT [1] & ( (!\REG_HEX5|DOUT [3] & (!\REG_HEX5|DOUT [0] 
// $ (!\REG_HEX5|DOUT [2]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX5|DOUT [0]),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(!\REG_HEX5|DOUT [3]),
	.datae(!\REG_HEX5|DOUT [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[3]~3 .lut_mask = 64'h3C0003C33C0003C3;
defparam \CONV_HEX5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[4]~4_combout  = ( \REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [2] & (\REG_HEX5|DOUT [0] & !\REG_HEX5|DOUT [1])) ) ) # ( !\REG_HEX5|DOUT [3] & ( ((\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1])) # (\REG_HEX5|DOUT [0]) ) )

	.dataa(!\REG_HEX5|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX5|DOUT [0]),
	.datad(!\REG_HEX5|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX5|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[4]~4 .lut_mask = 64'h5F0F5F0F0A000A00;
defparam \CONV_HEX5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[5]~5_combout  = (!\REG_HEX5|DOUT [1] & (\REG_HEX5|DOUT [0] & (!\REG_HEX5|DOUT [2] $ (\REG_HEX5|DOUT [3])))) # (\REG_HEX5|DOUT [1] & (!\REG_HEX5|DOUT [3] & ((!\REG_HEX5|DOUT [2]) # (\REG_HEX5|DOUT [0]))))

	.dataa(!\REG_HEX5|DOUT [1]),
	.datab(!\REG_HEX5|DOUT [0]),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(!\REG_HEX5|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[5]~5 .lut_mask = 64'h7102710271027102;
defparam \CONV_HEX5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[6]~6_combout  = ( \REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [0] & (\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1])) ) ) # ( !\REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [2] & ((!\REG_HEX5|DOUT [1]))) # (\REG_HEX5|DOUT [2] & (\REG_HEX5|DOUT 
// [0] & \REG_HEX5|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX5|DOUT [0]),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(!\REG_HEX5|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX5|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[6]~6 .lut_mask = 64'hF003F0030C000C00;
defparam \CONV_HEX5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[3]~3 (
// Equation(s):
// \CPU|MUX1|saida_MUX[3]~3_combout  = (!\ROM1|memROM~10_combout  & (\CPU|DECODER|saida[1]~2_combout  & (!\CPU|DECODER|saida[6]~1_combout  & \RAM|ram~540_combout )))

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\CPU|DECODER|saida[1]~2_combout ),
	.datac(!\CPU|DECODER|saida[6]~1_combout ),
	.datad(!\RAM|ram~540_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[3]~3 .lut_mask = 64'h0020002000200020;
defparam \CPU|MUX1|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N15
cyclonev_lcell_comb \LidoRam_CPU[4]~1 (
// Equation(s):
// \LidoRam_CPU[4]~1_combout  = ( \RAM|ram~545_combout  & ( (!\ROM1|memROM~10_combout  & \CPU|DECODER|saida[1]~2_combout ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DECODER|saida[1]~2_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[4]~1 .extended_lut = "off";
defparam \LidoRam_CPU[4]~1 .lut_mask = 64'h0000000000AA00AA;
defparam \LidoRam_CPU[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N45
cyclonev_lcell_comb \CPU|ULA1|Add0~17 (
// Equation(s):
// \CPU|ULA1|Add0~17_sumout  = SUM(( \CPU|BANCO_REG|registrador~47_combout  ) + ( (!\CPU|DECODER|saida[6]~1_combout  & (!\LidoRam_CPU[4]~1_combout  $ (((\CPU|DECODER|saida~4_combout  & !\CPU|DECODER|saida[4]~3_combout ))))) # (\CPU|DECODER|saida[6]~1_combout 
//  & ((!\CPU|DECODER|saida~4_combout ) # ((\CPU|DECODER|saida[4]~3_combout )))) ) + ( \CPU|ULA1|Add0~14  ))
// \CPU|ULA1|Add0~18  = CARRY(( \CPU|BANCO_REG|registrador~47_combout  ) + ( (!\CPU|DECODER|saida[6]~1_combout  & (!\LidoRam_CPU[4]~1_combout  $ (((\CPU|DECODER|saida~4_combout  & !\CPU|DECODER|saida[4]~3_combout ))))) # (\CPU|DECODER|saida[6]~1_combout  & 
// ((!\CPU|DECODER|saida~4_combout ) # ((\CPU|DECODER|saida[4]~3_combout )))) ) + ( \CPU|ULA1|Add0~14  ))

	.dataa(!\CPU|DECODER|saida[6]~1_combout ),
	.datab(!\CPU|DECODER|saida~4_combout ),
	.datac(!\CPU|DECODER|saida[4]~3_combout ),
	.datad(!\CPU|BANCO_REG|registrador~47_combout ),
	.datae(gnd),
	.dataf(!\LidoRam_CPU[4]~1_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~17_sumout ),
	.cout(\CPU|ULA1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~17 .extended_lut = "off";
defparam \CPU|ULA1|Add0~17 .lut_mask = 64'h0000309A000000FF;
defparam \CPU|ULA1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~23feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~23feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~23feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \CPU|ULA1|saida[4]~8 (
// Equation(s):
// \CPU|ULA1|saida[4]~8_combout  = ( \CPU|BANCO_REG|registrador~47_combout  & ( \RAM|ram~545_combout  & ( (!\CPU|DECODER|saida[6]~1_combout  & (\CPU|DECODER|saida[1]~2_combout  & !\ROM1|memROM~10_combout )) ) ) ) # ( !\CPU|BANCO_REG|registrador~47_combout  & 
// ( \RAM|ram~545_combout  & ( (!\CPU|DECODER|saida~4_combout  & (!\CPU|DECODER|saida[6]~1_combout  & (\CPU|DECODER|saida[1]~2_combout  & !\ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\CPU|DECODER|saida~4_combout ),
	.datab(!\CPU|DECODER|saida[6]~1_combout ),
	.datac(!\CPU|DECODER|saida[1]~2_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\CPU|BANCO_REG|registrador~47_combout ),
	.dataf(!\RAM|ram~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~8 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~8 .lut_mask = 64'h0000000008000C00;
defparam \CPU|ULA1|saida[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N28
dffeas \CPU|BANCO_REG|registrador~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~23feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~23 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~15feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~15feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~15feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N1
dffeas \CPU|BANCO_REG|registrador~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~15feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~15 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N3
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~31feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~31feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~31feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N5
dffeas \CPU|BANCO_REG|registrador~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~31feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~31 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N39
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~39feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~39feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~39feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N41
dffeas \CPU|BANCO_REG|registrador~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~39feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~39 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~47 (
// Equation(s):
// \CPU|BANCO_REG|registrador~47_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~39_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~23_q  ) ) ) # ( 
// \ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~31_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~15_q  ) ) )

	.dataa(!\CPU|BANCO_REG|registrador~23_q ),
	.datab(!\CPU|BANCO_REG|registrador~15_q ),
	.datac(!\CPU|BANCO_REG|registrador~31_q ),
	.datad(!\CPU|BANCO_REG|registrador~39_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~47 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~47 .lut_mask = 64'h33330F0F555500FF;
defparam \CPU|BANCO_REG|registrador~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N17
dffeas \RAM|ram~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~51 .is_wysiwyg = "true";
defparam \RAM|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \RAM|ram~542 (
// Equation(s):
// \RAM|ram~542_combout  = ( \ROM1|memROM~0_combout  & ( (\RAM|ram~51_q  & \RAM|ram~559_combout ) ) ) # ( !\ROM1|memROM~0_combout  & ( \RAM|ram~51_q  ) )

	.dataa(gnd),
	.datab(!\RAM|ram~51_q ),
	.datac(gnd),
	.datad(!\RAM|ram~559_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~542 .extended_lut = "off";
defparam \RAM|ram~542 .lut_mask = 64'h3333333300330033;
defparam \RAM|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N53
dffeas \RAM|ram~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~19 .is_wysiwyg = "true";
defparam \RAM|ram~19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \RAM|ram~541 (
// Equation(s):
// \RAM|ram~541_combout  = ( \ROM1|memROM~0_combout  & ( (\RAM|ram~559_combout  & \RAM|ram~19_q ) ) ) # ( !\ROM1|memROM~0_combout  & ( \RAM|ram~19_q  ) )

	.dataa(gnd),
	.datab(!\RAM|ram~559_combout ),
	.datac(!\RAM|ram~19_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~541 .extended_lut = "off";
defparam \RAM|ram~541 .lut_mask = 64'h0F0F0F0F03030303;
defparam \RAM|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N5
dffeas \RAM|ram~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~27 .is_wysiwyg = "true";
defparam \RAM|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N6
cyclonev_lcell_comb \RAM|ram~543 (
// Equation(s):
// \RAM|ram~543_combout  = ( \RAM|ram~559_combout  & ( \RAM|ram~27_q  ) ) # ( !\RAM|ram~559_combout  & ( (!\ROM1|memROM~0_combout  & \RAM|ram~27_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(gnd),
	.datad(!\RAM|ram~27_q ),
	.datae(gnd),
	.dataf(!\RAM|ram~559_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~543 .extended_lut = "off";
defparam \RAM|ram~543 .lut_mask = 64'h00CC00CC00FF00FF;
defparam \RAM|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \RAM|ram~59feeder (
// Equation(s):
// \RAM|ram~59feeder_combout  = ( \CPU|BANCO_REG|registrador~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|BANCO_REG|registrador~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~59feeder .extended_lut = "off";
defparam \RAM|ram~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N20
dffeas \RAM|ram~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~59 .is_wysiwyg = "true";
defparam \RAM|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \RAM|ram~544 (
// Equation(s):
// \RAM|ram~544_combout  = ( \RAM|ram~559_combout  & ( \RAM|ram~59_q  ) ) # ( !\RAM|ram~559_combout  & ( (\RAM|ram~59_q  & !\ROM1|memROM~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~59_q ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~559_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~544 .extended_lut = "off";
defparam \RAM|ram~544 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \RAM|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \RAM|ram~545 (
// Equation(s):
// \RAM|ram~545_combout  = ( \RAM|ram~543_combout  & ( \RAM|ram~544_combout  & ( ((!\ROM1|memROM~12_combout  & ((\RAM|ram~541_combout ))) # (\ROM1|memROM~12_combout  & (\RAM|ram~542_combout ))) # (\ROM1|memROM~1_combout ) ) ) ) # ( !\RAM|ram~543_combout  & ( 
// \RAM|ram~544_combout  & ( (!\ROM1|memROM~1_combout  & ((!\ROM1|memROM~12_combout  & ((\RAM|ram~541_combout ))) # (\ROM1|memROM~12_combout  & (\RAM|ram~542_combout )))) # (\ROM1|memROM~1_combout  & (((\ROM1|memROM~12_combout )))) ) ) ) # ( 
// \RAM|ram~543_combout  & ( !\RAM|ram~544_combout  & ( (!\ROM1|memROM~1_combout  & ((!\ROM1|memROM~12_combout  & ((\RAM|ram~541_combout ))) # (\ROM1|memROM~12_combout  & (\RAM|ram~542_combout )))) # (\ROM1|memROM~1_combout  & (((!\ROM1|memROM~12_combout 
// )))) ) ) ) # ( !\RAM|ram~543_combout  & ( !\RAM|ram~544_combout  & ( (!\ROM1|memROM~1_combout  & ((!\ROM1|memROM~12_combout  & ((\RAM|ram~541_combout ))) # (\ROM1|memROM~12_combout  & (\RAM|ram~542_combout )))) ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\RAM|ram~542_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM|ram~541_combout ),
	.datae(!\RAM|ram~543_combout ),
	.dataf(!\RAM|ram~544_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~545 .extended_lut = "off";
defparam \RAM|ram~545 .lut_mask = 64'h02A252F207A757F7;
defparam \RAM|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[4]~4 (
// Equation(s):
// \CPU|MUX1|saida_MUX[4]~4_combout  = ( \CPU|DECODER|saida[1]~2_combout  & ( (!\CPU|DECODER|saida[6]~1_combout  & (!\ROM1|memROM~10_combout  & \RAM|ram~545_combout )) ) )

	.dataa(!\CPU|DECODER|saida[6]~1_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM|ram~545_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[4]~4 .lut_mask = 64'h0000000008080808;
defparam \CPU|MUX1|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \CPU|ULA1|Add0~21 (
// Equation(s):
// \CPU|ULA1|Add0~21_sumout  = SUM(( \CPU|BANCO_REG|registrador~48_combout  ) + ( !\CPU|MUX1|saida_MUX[5]~5_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~18  ))
// \CPU|ULA1|Add0~22  = CARRY(( \CPU|BANCO_REG|registrador~48_combout  ) + ( !\CPU|MUX1|saida_MUX[5]~5_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~18  ))

	.dataa(!\CPU|DECODER|saida~0_combout ),
	.datab(!\CPU|DECODER|saida[4]~3_combout ),
	.datac(!\CPU|MUX1|saida_MUX[5]~5_combout ),
	.datad(!\CPU|BANCO_REG|registrador~48_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal12~0_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~21_sumout ),
	.cout(\CPU|ULA1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~21 .extended_lut = "off";
defparam \CPU|ULA1|Add0~21 .lut_mask = 64'h00004BC3000000FF;
defparam \CPU|ULA1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~40feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~40feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~40feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \CPU|ULA1|saida[5]~10 (
// Equation(s):
// \CPU|ULA1|saida[5]~10_combout  = ( \CPU|DECODER|saida~4_combout  & ( \CPU|BANCO_REG|registrador~48_combout  & ( (!\ROM1|memROM~10_combout  & (\CPU|DECODER|saida[1]~2_combout  & (\RAM|ram~547_combout  & !\CPU|DECODER|saida[6]~1_combout ))) # 
// (\ROM1|memROM~10_combout  & (((\CPU|DECODER|saida[6]~1_combout )))) ) ) ) # ( !\CPU|DECODER|saida~4_combout  & ( \CPU|BANCO_REG|registrador~48_combout  & ( (!\ROM1|memROM~10_combout  & (\CPU|DECODER|saida[1]~2_combout  & (\RAM|ram~547_combout  & 
// !\CPU|DECODER|saida[6]~1_combout ))) # (\ROM1|memROM~10_combout  & (((\CPU|DECODER|saida[6]~1_combout )))) ) ) ) # ( !\CPU|DECODER|saida~4_combout  & ( !\CPU|BANCO_REG|registrador~48_combout  & ( (!\ROM1|memROM~10_combout  & 
// (\CPU|DECODER|saida[1]~2_combout  & (\RAM|ram~547_combout  & !\CPU|DECODER|saida[6]~1_combout ))) # (\ROM1|memROM~10_combout  & (((\CPU|DECODER|saida[6]~1_combout )))) ) ) )

	.dataa(!\CPU|DECODER|saida[1]~2_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM|ram~547_combout ),
	.datad(!\CPU|DECODER|saida[6]~1_combout ),
	.datae(!\CPU|DECODER|saida~4_combout ),
	.dataf(!\CPU|BANCO_REG|registrador~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~10 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~10 .lut_mask = 64'h0433000004330433;
defparam \CPU|ULA1|saida[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \CPU|BANCO_REG|registrador~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~40feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~40 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~16feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~16feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~16feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N50
dffeas \CPU|BANCO_REG|registrador~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~16feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~16 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N0
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~32feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~32feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~32feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N2
dffeas \CPU|BANCO_REG|registrador~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~32feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~32 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~24feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~24feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~24feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N31
dffeas \CPU|BANCO_REG|registrador~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~24feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~24 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~48 (
// Equation(s):
// \CPU|BANCO_REG|registrador~48_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~40_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~24_q  ) ) ) # ( 
// \ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~32_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~16_q  ) ) )

	.dataa(!\CPU|BANCO_REG|registrador~40_q ),
	.datab(!\CPU|BANCO_REG|registrador~16_q ),
	.datac(!\CPU|BANCO_REG|registrador~32_q ),
	.datad(!\CPU|BANCO_REG|registrador~24_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~48 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~48 .lut_mask = 64'h33330F0F00FF5555;
defparam \CPU|BANCO_REG|registrador~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N59
dffeas \RAM|ram~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~28 .is_wysiwyg = "true";
defparam \RAM|ram~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N22
dffeas \RAM|ram~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~20 .is_wysiwyg = "true";
defparam \RAM|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N22
dffeas \RAM|ram~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~60 .is_wysiwyg = "true";
defparam \RAM|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N44
dffeas \RAM|ram~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~52 .is_wysiwyg = "true";
defparam \RAM|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \RAM|ram~546 (
// Equation(s):
// \RAM|ram~546_combout  = ( \RAM|ram~52_q  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~1_combout ) # (\RAM|ram~60_q ) ) ) ) # ( !\RAM|ram~52_q  & ( \ROM1|memROM~12_combout  & ( (\RAM|ram~60_q  & \ROM1|memROM~1_combout ) ) ) ) # ( \RAM|ram~52_q  & ( 
// !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~1_combout  & ((\RAM|ram~20_q ))) # (\ROM1|memROM~1_combout  & (\RAM|ram~28_q )) ) ) ) # ( !\RAM|ram~52_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~1_combout  & ((\RAM|ram~20_q ))) # 
// (\ROM1|memROM~1_combout  & (\RAM|ram~28_q )) ) ) )

	.dataa(!\RAM|ram~28_q ),
	.datab(!\RAM|ram~20_q ),
	.datac(!\RAM|ram~60_q ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\RAM|ram~52_q ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~546 .extended_lut = "off";
defparam \RAM|ram~546 .lut_mask = 64'h33553355000FFF0F;
defparam \RAM|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \RAM|ram~547 (
// Equation(s):
// \RAM|ram~547_combout  = ( \RAM|ram~546_combout  & ( (!\ROM1|memROM~11_combout  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~547 .extended_lut = "off";
defparam \RAM|ram~547 .lut_mask = 64'h00000000F000F000;
defparam \RAM|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[5]~5 (
// Equation(s):
// \CPU|MUX1|saida_MUX[5]~5_combout  = ( \RAM|ram~547_combout  & ( (!\ROM1|memROM~10_combout  & (\CPU|DECODER|saida[1]~2_combout  & !\CPU|DECODER|saida[6]~1_combout )) # (\ROM1|memROM~10_combout  & ((\CPU|DECODER|saida[6]~1_combout ))) ) ) # ( 
// !\RAM|ram~547_combout  & ( (\ROM1|memROM~10_combout  & \CPU|DECODER|saida[6]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\CPU|DECODER|saida[1]~2_combout ),
	.datad(!\CPU|DECODER|saida[6]~1_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~547_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[5]~5 .lut_mask = 64'h003300330C330C33;
defparam \CPU|MUX1|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N51
cyclonev_lcell_comb \CPU|ULA1|Add0~25 (
// Equation(s):
// \CPU|ULA1|Add0~25_sumout  = SUM(( \CPU|BANCO_REG|registrador~49_combout  ) + ( !\CPU|MUX1|saida_MUX[6]~6_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~22  ))
// \CPU|ULA1|Add0~26  = CARRY(( \CPU|BANCO_REG|registrador~49_combout  ) + ( !\CPU|MUX1|saida_MUX[6]~6_combout  $ (((!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|DECODER|Equal12~0_combout ) # (\CPU|DECODER|saida~0_combout ))))) ) + ( \CPU|ULA1|Add0~22  ))

	.dataa(!\CPU|DECODER|saida~0_combout ),
	.datab(!\CPU|DECODER|saida[4]~3_combout ),
	.datac(!\CPU|MUX1|saida_MUX[6]~6_combout ),
	.datad(!\CPU|BANCO_REG|registrador~49_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal12~0_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~25_sumout ),
	.cout(\CPU|ULA1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~25 .extended_lut = "off";
defparam \CPU|ULA1|Add0~25 .lut_mask = 64'h00004BC3000000FF;
defparam \CPU|ULA1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N54
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~33feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~33feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~33feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N57
cyclonev_lcell_comb \CPU|ULA1|saida[6]~12 (
// Equation(s):
// \CPU|ULA1|saida[6]~12_combout  = ( \RAM|ram~552_combout  & ( (\CPU|MUX1|saida_MUX[6]~8_combout  & ((!\CPU|DECODER|saida~4_combout ) # (\CPU|BANCO_REG|registrador~49_combout ))) ) )

	.dataa(!\CPU|MUX1|saida_MUX[6]~8_combout ),
	.datab(!\CPU|BANCO_REG|registrador~49_combout ),
	.datac(!\CPU|DECODER|saida~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~552_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~12 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~12 .lut_mask = 64'h0000000051515151;
defparam \CPU|ULA1|saida[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N55
dffeas \CPU|BANCO_REG|registrador~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~33feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~33 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~33 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N42
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~41feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~41feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~41feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N44
dffeas \CPU|BANCO_REG|registrador~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~41feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~41 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N30
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~17feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~17feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~17feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N32
dffeas \CPU|BANCO_REG|registrador~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~17feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~17 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~25feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~25feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~25feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N13
dffeas \CPU|BANCO_REG|registrador~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~25feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~25 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~25 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~49 (
// Equation(s):
// \CPU|BANCO_REG|registrador~49_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~41_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~25_q  ) ) ) # ( 
// \ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~33_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~17_q  ) ) )

	.dataa(!\CPU|BANCO_REG|registrador~33_q ),
	.datab(!\CPU|BANCO_REG|registrador~41_q ),
	.datac(!\CPU|BANCO_REG|registrador~17_q ),
	.datad(!\CPU|BANCO_REG|registrador~25_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~49 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~49 .lut_mask = 64'h0F0F555500FF3333;
defparam \CPU|BANCO_REG|registrador~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N59
dffeas \RAM|ram~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~61 .is_wysiwyg = "true";
defparam \RAM|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N3
cyclonev_lcell_comb \RAM|ram~551 (
// Equation(s):
// \RAM|ram~551_combout  = ( !\ROM1|memROM~11_combout  & ( (\RAM|ram~61_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~61_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~551 .extended_lut = "off";
defparam \RAM|ram~551 .lut_mask = 64'h0F000F0000000000;
defparam \RAM|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N11
dffeas \RAM|ram~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~21 .is_wysiwyg = "true";
defparam \RAM|ram~21 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N3
cyclonev_lcell_comb \RAM|ram~548 (
// Equation(s):
// \RAM|ram~548_combout  = ( !\ROM1|memROM~11_combout  & ( (\RAM|ram~21_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~21_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~548 .extended_lut = "off";
defparam \RAM|ram~548 .lut_mask = 64'h0F000F0000000000;
defparam \RAM|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N44
dffeas \RAM|ram~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~29 .is_wysiwyg = "true";
defparam \RAM|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \RAM|ram~550 (
// Equation(s):
// \RAM|ram~550_combout  = ( !\ROM1|memROM~11_combout  & ( (!\ROM1|memROM~10_combout  & \RAM|ram~29_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM|ram~29_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~550 .extended_lut = "off";
defparam \RAM|ram~550 .lut_mask = 64'h00F000F000000000;
defparam \RAM|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N15
cyclonev_lcell_comb \RAM|ram~53feeder (
// Equation(s):
// \RAM|ram~53feeder_combout  = ( \CPU|BANCO_REG|registrador~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|BANCO_REG|registrador~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~53feeder .extended_lut = "off";
defparam \RAM|ram~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N17
dffeas \RAM|ram~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~53 .is_wysiwyg = "true";
defparam \RAM|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N48
cyclonev_lcell_comb \RAM|ram~549 (
// Equation(s):
// \RAM|ram~549_combout  = ( !\ROM1|memROM~11_combout  & ( (\RAM|ram~53_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~53_q ),
	.datac(gnd),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~549 .extended_lut = "off";
defparam \RAM|ram~549 .lut_mask = 64'h3300330000000000;
defparam \RAM|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N42
cyclonev_lcell_comb \RAM|ram~552 (
// Equation(s):
// \RAM|ram~552_combout  = ( \ROM1|memROM~12_combout  & ( \RAM|ram~549_combout  & ( (!\ROM1|memROM~1_combout ) # (\RAM|ram~551_combout ) ) ) ) # ( !\ROM1|memROM~12_combout  & ( \RAM|ram~549_combout  & ( (!\ROM1|memROM~1_combout  & (\RAM|ram~548_combout )) # 
// (\ROM1|memROM~1_combout  & ((\RAM|ram~550_combout ))) ) ) ) # ( \ROM1|memROM~12_combout  & ( !\RAM|ram~549_combout  & ( (\RAM|ram~551_combout  & \ROM1|memROM~1_combout ) ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\RAM|ram~549_combout  & ( 
// (!\ROM1|memROM~1_combout  & (\RAM|ram~548_combout )) # (\ROM1|memROM~1_combout  & ((\RAM|ram~550_combout ))) ) ) )

	.dataa(!\RAM|ram~551_combout ),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\RAM|ram~548_combout ),
	.datad(!\RAM|ram~550_combout ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\RAM|ram~549_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~552 .extended_lut = "off";
defparam \RAM|ram~552 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \RAM|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N33
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[6]~6 (
// Equation(s):
// \CPU|MUX1|saida_MUX[6]~6_combout  = ( \RAM|ram~552_combout  & ( \CPU|MUX1|saida_MUX[6]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|MUX1|saida_MUX[6]~8_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~552_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[6]~6 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|MUX1|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N27
cyclonev_lcell_comb \LidoRam_CPU[7]~2 (
// Equation(s):
// \LidoRam_CPU[7]~2_combout  = ( \RAM|ram~554_combout  & ( (!\ROM1|memROM~10_combout  & \CPU|DECODER|saida[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\CPU|DECODER|saida[1]~2_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LidoRam_CPU[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LidoRam_CPU[7]~2 .extended_lut = "off";
defparam \LidoRam_CPU[7]~2 .lut_mask = 64'h0000000000F000F0;
defparam \LidoRam_CPU[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \CPU|ULA1|Add0~29 (
// Equation(s):
// \CPU|ULA1|Add0~29_sumout  = SUM(( (!\CPU|DECODER|saida[4]~3_combout  & (!\CPU|DECODER|saida~4_combout  $ (((!\CPU|DECODER|saida[6]~1_combout  & \LidoRam_CPU[7]~2_combout ))))) # (\CPU|DECODER|saida[4]~3_combout  & (((!\LidoRam_CPU[7]~2_combout ) # 
// (\CPU|DECODER|saida[6]~1_combout )))) ) + ( \CPU|BANCO_REG|registrador~50_combout  ) + ( \CPU|ULA1|Add0~26  ))

	.dataa(!\CPU|DECODER|saida[4]~3_combout ),
	.datab(!\CPU|DECODER|saida~4_combout ),
	.datac(!\CPU|DECODER|saida[6]~1_combout ),
	.datad(!\LidoRam_CPU[7]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|BANCO_REG|registrador~50_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~29 .extended_lut = "off";
defparam \CPU|ULA1|Add0~29 .lut_mask = 64'h0000FF000000DD2D;
defparam \CPU|ULA1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~34feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~34feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~34feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \CPU|ULA1|saida[7]~14 (
// Equation(s):
// \CPU|ULA1|saida[7]~14_combout  = ( \RAM|ram~554_combout  & ( \CPU|BANCO_REG|registrador~50_combout  & ( (!\CPU|DECODER|saida[6]~1_combout  & (\CPU|DECODER|saida[1]~2_combout  & !\ROM1|memROM~10_combout )) ) ) ) # ( \RAM|ram~554_combout  & ( 
// !\CPU|BANCO_REG|registrador~50_combout  & ( (!\CPU|DECODER|saida[6]~1_combout  & (\CPU|DECODER|saida[1]~2_combout  & (!\ROM1|memROM~10_combout  & !\CPU|DECODER|saida~4_combout ))) ) ) )

	.dataa(!\CPU|DECODER|saida[6]~1_combout ),
	.datab(!\CPU|DECODER|saida[1]~2_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\CPU|DECODER|saida~4_combout ),
	.datae(!\RAM|ram~554_combout ),
	.dataf(!\CPU|BANCO_REG|registrador~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[7]~14 .extended_lut = "off";
defparam \CPU|ULA1|saida[7]~14 .lut_mask = 64'h0000200000002020;
defparam \CPU|ULA1|saida[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N34
dffeas \CPU|BANCO_REG|registrador~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~34feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~34 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N54
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~26feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~26feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~26feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N55
dffeas \CPU|BANCO_REG|registrador~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~26feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~26 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N30
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~42feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~42feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~42feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N31
dffeas \CPU|BANCO_REG|registrador~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~42feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~42 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~18feeder (
// Equation(s):
// \CPU|BANCO_REG|registrador~18feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~18feeder .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|BANCO_REG|registrador~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N49
dffeas \CPU|BANCO_REG|registrador~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|BANCO_REG|registrador~18feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|DECODER|saida[4]~3_combout ),
	.ena(\CPU|BANCO_REG|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BANCO_REG|registrador~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~18 .is_wysiwyg = "true";
defparam \CPU|BANCO_REG|registrador~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \CPU|BANCO_REG|registrador~50 (
// Equation(s):
// \CPU|BANCO_REG|registrador~50_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~42_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~26_q  ) ) ) # ( 
// \ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~34_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~15_combout  & ( \CPU|BANCO_REG|registrador~18_q  ) ) )

	.dataa(!\CPU|BANCO_REG|registrador~34_q ),
	.datab(!\CPU|BANCO_REG|registrador~26_q ),
	.datac(!\CPU|BANCO_REG|registrador~42_q ),
	.datad(!\CPU|BANCO_REG|registrador~18_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|BANCO_REG|registrador~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|BANCO_REG|registrador~50 .extended_lut = "off";
defparam \CPU|BANCO_REG|registrador~50 .lut_mask = 64'h00FF555533330F0F;
defparam \CPU|BANCO_REG|registrador~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N5
dffeas \RAM|ram~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~22 .is_wysiwyg = "true";
defparam \RAM|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N20
dffeas \RAM|ram~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~30 .is_wysiwyg = "true";
defparam \RAM|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \RAM|ram~62feeder (
// Equation(s):
// \RAM|ram~62feeder_combout  = ( \CPU|BANCO_REG|registrador~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|BANCO_REG|registrador~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~62feeder .extended_lut = "off";
defparam \RAM|ram~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N31
dffeas \RAM|ram~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~62 .is_wysiwyg = "true";
defparam \RAM|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N26
dffeas \RAM|ram~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|BANCO_REG|registrador~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~54 .is_wysiwyg = "true";
defparam \RAM|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \RAM|ram~553 (
// Equation(s):
// \RAM|ram~553_combout  = ( \RAM|ram~54_q  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~1_combout ) # (\RAM|ram~62_q ) ) ) ) # ( !\RAM|ram~54_q  & ( \ROM1|memROM~12_combout  & ( (\RAM|ram~62_q  & \ROM1|memROM~1_combout ) ) ) ) # ( \RAM|ram~54_q  & ( 
// !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~1_combout  & (\RAM|ram~22_q )) # (\ROM1|memROM~1_combout  & ((\RAM|ram~30_q ))) ) ) ) # ( !\RAM|ram~54_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~1_combout  & (\RAM|ram~22_q )) # 
// (\ROM1|memROM~1_combout  & ((\RAM|ram~30_q ))) ) ) )

	.dataa(!\RAM|ram~22_q ),
	.datab(!\RAM|ram~30_q ),
	.datac(!\RAM|ram~62_q ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\RAM|ram~54_q ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~553 .extended_lut = "off";
defparam \RAM|ram~553 .lut_mask = 64'h55335533000FFF0F;
defparam \RAM|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \RAM|ram~554 (
// Equation(s):
// \RAM|ram~554_combout  = (!\ROM1|memROM~11_combout  & (!\ROM1|memROM~10_combout  & \RAM|ram~553_combout ))

	.dataa(!\ROM1|memROM~11_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM|ram~553_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~554 .extended_lut = "off";
defparam \RAM|ram~554 .lut_mask = 64'h0808080808080808;
defparam \RAM|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N0
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[7]~7 (
// Equation(s):
// \CPU|MUX1|saida_MUX[7]~7_combout  = ( !\ROM1|memROM~10_combout  & ( (!\CPU|DECODER|saida[6]~1_combout  & (\RAM|ram~554_combout  & \CPU|DECODER|saida[1]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|DECODER|saida[6]~1_combout ),
	.datac(!\RAM|ram~554_combout ),
	.datad(!\CPU|DECODER|saida[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[7]~7 .lut_mask = 64'h000C000C00000000;
defparam \CPU|MUX1|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \CPU|ULA1|saida[0]~1 (
// Equation(s):
// \CPU|ULA1|saida[0]~1_combout  = ( \CPU|ULA1|Add0~1_sumout  & ( (!\CPU|DECODER|saida[4]~3_combout ) # (\CPU|ULA1|saida[0]~0_combout ) ) ) # ( !\CPU|ULA1|Add0~1_sumout  & ( (\CPU|ULA1|saida[0]~0_combout  & \CPU|DECODER|saida[4]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|ULA1|saida[0]~0_combout ),
	.datac(!\CPU|DECODER|saida[4]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[0]~1 .extended_lut = "off";
defparam \CPU|ULA1|saida[0]~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \CPU|ULA1|saida[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \CPU|ULA1|saida[1]~3 (
// Equation(s):
// \CPU|ULA1|saida[1]~3_combout  = (!\CPU|DECODER|saida[4]~3_combout  & ((\CPU|ULA1|Add0~5_sumout ))) # (\CPU|DECODER|saida[4]~3_combout  & (\CPU|ULA1|saida[1]~2_combout ))

	.dataa(!\CPU|DECODER|saida[4]~3_combout ),
	.datab(gnd),
	.datac(!\CPU|ULA1|saida[1]~2_combout ),
	.datad(!\CPU|ULA1|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[1]~3 .extended_lut = "off";
defparam \CPU|ULA1|saida[1]~3 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \CPU|ULA1|saida[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \CPU|ULA1|saida[2]~5 (
// Equation(s):
// \CPU|ULA1|saida[2]~5_combout  = ( \CPU|DECODER|saida[4]~3_combout  & ( \CPU|ULA1|saida[2]~4_combout  ) ) # ( !\CPU|DECODER|saida[4]~3_combout  & ( \CPU|ULA1|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ULA1|saida[2]~4_combout ),
	.datad(!\CPU|ULA1|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~5 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|ULA1|saida[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \CPU|ULA1|saida[3]~7 (
// Equation(s):
// \CPU|ULA1|saida[3]~7_combout  = ( \CPU|ULA1|Add0~13_sumout  & ( (!\CPU|DECODER|saida[4]~3_combout ) # (\CPU|ULA1|saida[3]~6_combout ) ) ) # ( !\CPU|ULA1|Add0~13_sumout  & ( (\CPU|ULA1|saida[3]~6_combout  & \CPU|DECODER|saida[4]~3_combout ) ) )

	.dataa(!\CPU|ULA1|saida[3]~6_combout ),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[4]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~7 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~7 .lut_mask = 64'h05050505F5F5F5F5;
defparam \CPU|ULA1|saida[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \CPU|ULA1|saida[4]~9 (
// Equation(s):
// \CPU|ULA1|saida[4]~9_combout  = ( \CPU|ULA1|saida[4]~8_combout  & ( \CPU|ULA1|Add0~17_sumout  ) ) # ( !\CPU|ULA1|saida[4]~8_combout  & ( \CPU|ULA1|Add0~17_sumout  & ( !\CPU|DECODER|saida[4]~3_combout  ) ) ) # ( \CPU|ULA1|saida[4]~8_combout  & ( 
// !\CPU|ULA1|Add0~17_sumout  & ( \CPU|DECODER|saida[4]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[4]~3_combout ),
	.datad(gnd),
	.datae(!\CPU|ULA1|saida[4]~8_combout ),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~9 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~9 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \CPU|ULA1|saida[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \CPU|ULA1|saida[5]~11 (
// Equation(s):
// \CPU|ULA1|saida[5]~11_combout  = ( \CPU|ULA1|Add0~21_sumout  & ( (!\CPU|DECODER|saida[4]~3_combout ) # (\CPU|ULA1|saida[5]~10_combout ) ) ) # ( !\CPU|ULA1|Add0~21_sumout  & ( (\CPU|DECODER|saida[4]~3_combout  & \CPU|ULA1|saida[5]~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|saida[4]~3_combout ),
	.datad(!\CPU|ULA1|saida[5]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~11 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~11 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|ULA1|saida[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N3
cyclonev_lcell_comb \CPU|ULA1|saida[6]~13 (
// Equation(s):
// \CPU|ULA1|saida[6]~13_combout  = ( \CPU|DECODER|saida[4]~3_combout  & ( \CPU|ULA1|saida[6]~12_combout  ) ) # ( !\CPU|DECODER|saida[4]~3_combout  & ( \CPU|ULA1|Add0~25_sumout  ) )

	.dataa(gnd),
	.datab(!\CPU|ULA1|saida[6]~12_combout ),
	.datac(!\CPU|ULA1|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~13 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~13 .lut_mask = 64'h0F0F0F0F33333333;
defparam \CPU|ULA1|saida[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N39
cyclonev_lcell_comb \CPU|ULA1|saida[7]~15 (
// Equation(s):
// \CPU|ULA1|saida[7]~15_combout  = ( \CPU|ULA1|Add0~29_sumout  & ( (!\CPU|DECODER|saida[4]~3_combout ) # (\CPU|ULA1|saida[7]~14_combout ) ) ) # ( !\CPU|ULA1|Add0~29_sumout  & ( (\CPU|ULA1|saida[7]~14_combout  & \CPU|DECODER|saida[4]~3_combout ) ) )

	.dataa(!\CPU|ULA1|saida[7]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DECODER|saida[4]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[7]~15 .extended_lut = "off";
defparam \CPU|ULA1|saida[7]~15 .lut_mask = 64'h00550055FF55FF55;
defparam \CPU|ULA1|saida[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X41_Y39_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
