+version:  1/1/2010
+switches:

+comp_ver Version:      6.0.3.1
+Build number: 3241
+Build date:   Oct 10 2017 at 12:10:29

+compinfo: nfcc -chip nfp-4xxx-b0 -third_party_addressing_40_bit -single_dr
+compinfo: am_signal -permit_dram_unaligned -indirect_ref_format_nfp6000 -Q
+compinfo: revision_min=16 -DPLATFORM_PORT_SELECTION=H_PLATFORM -DPIF_APP_C
+compinfo: ONFIG=PIF_APP_DEFAULT -DNUM_IMU=1 -DNUM_EMU=1 -DSIMULATION=1 -DP
+compinfo: IF_DEBUG=1 -DNFD_CFG_NEXT_ME=__nfp_idstr2meid("i33.me10") -DNFD_
+compinfo: CFG_SIG_NEXT_ME=nfd_cfg_sig_sb -O2 -Ob1 -W3 -IC:\NFP_SDK_6.0.3\p
+compinfo: 4\components\nfp_pif\me\apps\pif_app_nfd\include -IC:\Users\Zhou
+compinfo:  Yu\Desktop\p4db-issues\smartnic-issue\oversized-ternary\out -IC
+compinfo: :\Users\Zhou Yu\Desktop\p4db-issues\smartnic-issue\oversized-ter
+compinfo: nary\out\callbackapi -IC:\NFP_SDK_6.0.3\p4\components\flowenv\me
+compinfo: \include -IC:\NFP_SDK_6.0.3\p4\components\flowenv\me\include\nfp
+compinfo: 6000 -IC:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib -IC:\NFP_SD
+compinfo: K_6.0.3\p4\components\flowenv\me\lib\nfp -IC:\NFP_SDK_6.0.3\p4\c
+compinfo: omponents\flowenv\me\blocks\blm\_h -IC:\NFP_SDK_6.0.3\p4\compone
+compinfo: nts\flowenv\me\blocks\blm -IC:\NFP_SDK_6.0.3\p4\components\ng_nf
+compinfo: d\me\blocks -IC:\NFP_SDK_6.0.3\p4\components\ng_nfd\shared -IC:\
+compinfo: NFP_SDK_6.0.3\p4\components\ng_nfd -IC:\NFP_SDK_6.0.3\components
+compinfo: \standardlibrary\include -IC:\NFP_SDK_6.0.3\p4\components\nfp_pi
+compinfo: f\me\apps\common\include -IC:\NFP_SDK_6.0.3\p4\components\nfp_pi
+compinfo: f\shared\include -IC:\NFP_SDK_6.0.3\p4\components\dcfl\me\lib\dc
+compinfo: fl -IC:\NFP_SDK_6.0.3\p4\components\dcfl\shared\include\dcfl -IC
+compinfo: :\NFP_SDK_6.0.3\p4\components\flowcache\me\lib\flowcache -IC:\NF
+compinfo: P_SDK_6.0.3\p4\components\flowcache\me\lib\standardlibrary -IC:\
+compinfo: NFP_SDK_6.0.3\p4\components\nfp_pif\me\lib\pif\include -IC:\NFP_
+compinfo: SDK_6.0.3\p4\components\nfp_pif\me\lib\hashmap\include -IC:\NFP_
+compinfo: SDK_6.0.3\p4\components\gro -IC:\NFP_SDK_6.0.3\p4\components\ng_
+compinfo: nfd\me\lib -IC:\NFP_SDK_6.0.3\components\standardlibrary\include
+compinfo: \ -IC:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\ -IC:
+compinfo: \NFP_SDK_6.0.3\components\standardlibrary\microc\include\ -FI C:
+compinfo: \NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include
+compinfo: \config.h -Qbigendian -Qnctx=8 -Qspill=1 -Qnctx_mode=8 -Qnn_mode
+compinfo: =0 -Qlm_start=512 -Qlm_size=512 -Zi -FoC:\Users\Zhou Yu\Desktop\
+compinfo: p4db-issues\smartnic-issue\oversized-ternary\out\nfd_pcie0_pci_o
+compinfo: ut_me0.list\ -FeC:\Users\Zhou Yu\Desktop\p4db-issues\smartnic-is
+compinfo: sue\oversized-ternary\out\nfd_pcie0_pci_out_me0.list\nfd_pcie0_p
+compinfo: ci_out_me0.list -Qno_decl_volatile -mIPOPT_nfp=2

.chip_id nfp-4xxx-b0 16 16

.%declare_resource "..brary/include/nfp_chipres.h" 97 emem0_queues global 0x400
.%declare_resource "..brary/include/nfp_chipres.h" 108 emem1_queues global 0x400
.%declare_resource "..brary/include/nfp_chipres.h" 149 cls_rings island 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 162 cls_apsignals island 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 172 cls_apfilters island 0x10
.%declare_resource "..nv/me/blocks/blm/_h/blm_c.h" 876 BLQ_EMU_RINGS global 0x4 0x4 emem0_queues
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 877 BLM_NBI8_BLQ0_EMU_QID BLQ_EMU_RINGS global 0x1 0
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 878 BLM_NBI8_BLQ1_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x1
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 879 BLM_NBI8_BLQ2_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x2
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 880 BLM_NBI8_BLQ3_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x3
.%alloc_resource "..fd/me/blocks/vnic/pci_out.h" 128 nfd_out_ring_num00 emem0_queues global 0x1 0x1
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 84 nfd_cfg_ring_nums emem0_queues global 0x20 0x20
.%declare_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_nums0 global 0x8 nfd_cfg_ring_nums
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num00 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num01 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num02 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num03 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num04 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 106 nfd_cfg_ring_num05 nfd_cfg_ring_nums0 global 0x1 0
.%declare_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_nums1 global 0x8 nfd_cfg_ring_nums
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num10 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num11 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num12 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num13 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num14 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 110 nfd_cfg_ring_num15 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_mem nfd_out_active_bmsk_atomic ctm island 0x40 0x40 addr40
.%declare_resource "..s/vnic/pci_out/cache_desc.c" 78 nfd_out_active_bmsk_mem island 0x8 nfd_out_active_bmsk_atomic
.%alloc_resource "..s/vnic/pci_out/cache_desc.c" 78 nfd_out_active_bmsk nfd_out_active_bmsk_mem island 0x8 0x8
.%alloc_mem queue_data_mem lmem me 0x800 0x0 0 addr40
.%alloc_mem nfd_out_atomics0 pcie0.ctm global 0x400 0x0 0 addr40
.%alloc_mem fl_cache_mem0 emem0.emem_cache_upper global 0x80000 0x80000 addr40
.%alloc_mem nfd_cfg_ring_mem emem0 global 0x10000 0x10000 addr40
.%declare_resource "..c/shared/nfd_cfg_internal.c" 104 nfd_cfg_ring_mem0 global 0x3000 nfd_cfg_ring_mem
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 104 nfd_cfg_ring_mem00 nfd_cfg_ring_mem0 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 104 nfd_cfg_ring_mem01 nfd_cfg_ring_mem0 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 104 nfd_cfg_ring_mem02 nfd_cfg_ring_mem0 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 104 nfd_cfg_ring_mem03 nfd_cfg_ring_mem0 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 104 nfd_cfg_ring_mem04 nfd_cfg_ring_mem0 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 104 nfd_cfg_ring_mem05 nfd_cfg_ring_mem0 global 0x800 0x800
.%init_mu_ring "nfd_cfg_ring_num00 &v" nfd_cfg_ring_mem00 "0"
.%init_mu_ring "nfd_cfg_ring_num01 &v" nfd_cfg_ring_mem01 "0"
.%init_mu_ring "nfd_cfg_ring_num02 &v" nfd_cfg_ring_mem02 "0"
.%init_mu_ring "nfd_cfg_ring_num03 &v" nfd_cfg_ring_mem03 "0"
.%init_mu_ring "nfd_cfg_ring_num04 &v" nfd_cfg_ring_mem04 "0"
.%init_mu_ring "nfd_cfg_ring_num05 &v" nfd_cfg_ring_mem05 "0"
.%declare_resource "..c/shared/nfd_cfg_internal.c" 109 nfd_cfg_ring_mem1 global 0x3000 nfd_cfg_ring_mem
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 109 nfd_cfg_ring_mem10 nfd_cfg_ring_mem1 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 109 nfd_cfg_ring_mem11 nfd_cfg_ring_mem1 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 109 nfd_cfg_ring_mem12 nfd_cfg_ring_mem1 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 109 nfd_cfg_ring_mem13 nfd_cfg_ring_mem1 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 109 nfd_cfg_ring_mem14 nfd_cfg_ring_mem1 global 0x800 0x800
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 109 nfd_cfg_ring_mem15 nfd_cfg_ring_mem1 global 0x800 0x800
.%init_mu_ring "nfd_cfg_ring_num10 &v" nfd_cfg_ring_mem10 "0"
.%init_mu_ring "nfd_cfg_ring_num11 &v" nfd_cfg_ring_mem11 "0"
.%init_mu_ring "nfd_cfg_ring_num12 &v" nfd_cfg_ring_mem12 "0"
.%init_mu_ring "nfd_cfg_ring_num13 &v" nfd_cfg_ring_mem13 "0"
.%init_mu_ring "nfd_cfg_ring_num14 &v" nfd_cfg_ring_mem14 "0"
.%init_mu_ring "nfd_cfg_ring_num15 &v" nfd_cfg_ring_mem15 "0"
.%alloc_mem nfd_flr_atomic emem0 global 0x40 0x40 addr40
.%declare_resource "..c/shared/nfd_cfg_internal.c" 153 nfd_flr_atomic_mem global 0x40 nfd_flr_atomic
.%alloc_resource "..c/shared/nfd_cfg_internal.c" 153 nfd_flr_seen nfd_flr_atomic_mem global 0x40 0x40
.%alloc_mem nfd_cfg_base0 emem0 global 0x200000 0x200000 addr40
.%alloc_mem nfd_init_done_atomic emem0 global 0x40 0x40 addr40
.%declare_resource "..e/blocks/vnic/pci_out_me0.c" 33 nfd_init_done_mem global 0x8 nfd_init_done_atomic
.%alloc_resource "..e/blocks/vnic/pci_out_me0.c" 33 nfd_init_done nfd_init_done_mem global 0x8 0x8

.%bigendian

.%num_contexts 8
.%ctx_range 0 7


.%indirect_ref_mode nfp6000
.%third_party_addressing 40bit
.%local_mem0_mode rel
.%local_mem1_mode rel
.%local_mem2_mode rel
.%local_mem3_mode rel
.%init_nn_mode --
.%neighbor_usage  0x0
.%resource CAM        0
.%resource CRC        0
.%resource T_INDEX    0
.%resource BYTE_INDEX 0

.%alloc_mem _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE emem0 global 10485760 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE emem0 global 41943040 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ3_EMU_Q_BASE emem0 global 2048 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ3_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _BLM_NBI8_BLQ2_EMU_Q_BASE emem0 global 2048 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ2_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _BLM_NBI8_BLQ1_EMU_Q_BASE emem0 global 2048 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ1_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_Q_BASE emem0 global 32768 32768 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _libpktdma_sem_sem cls island 8 addr32
.sig remote _nfd_cfg_sig_sb
.%lm_sym _rx_desc_pending 2368 256
.%init _rx_desc_pending+0 0x0
.%init _rx_desc_pending+4 0x0
.%init _rx_desc_pending+8 0x0
.%init _rx_desc_pending+12 0x0
.%init _rx_desc_pending+16 0x0
.%init _rx_desc_pending+20 0x0
.%init _rx_desc_pending+24 0x0
.%init _rx_desc_pending+28 0x0
.%init _rx_desc_pending+32 0x0
.%init _rx_desc_pending+36 0x0
.%init _rx_desc_pending+40 0x0
.%init _rx_desc_pending+44 0x0
.%init _rx_desc_pending+48 0x0
.%init _rx_desc_pending+52 0x0
.%init _rx_desc_pending+56 0x0
.%init _rx_desc_pending+60 0x0
.%init _rx_desc_pending+64 0x0
.%init _rx_desc_pending+68 0x0
.%init _rx_desc_pending+72 0x0
.%init _rx_desc_pending+76 0x0
.%init _rx_desc_pending+80 0x0
.%init _rx_desc_pending+84 0x0
.%init _rx_desc_pending+88 0x0
.%init _rx_desc_pending+92 0x0
.%init _rx_desc_pending+96 0x0
.%init _rx_desc_pending+100 0x0
.%init _rx_desc_pending+104 0x0
.%init _rx_desc_pending+108 0x0
.%init _rx_desc_pending+112 0x0
.%init _rx_desc_pending+116 0x0
.%init _rx_desc_pending+120 0x0
.%init _rx_desc_pending+124 0x0
.%init _rx_desc_pending+128 0x0
.%init _rx_desc_pending+132 0x0
.%init _rx_desc_pending+136 0x0
.%init _rx_desc_pending+140 0x0
.%init _rx_desc_pending+144 0x0
.%init _rx_desc_pending+148 0x0
.%init _rx_desc_pending+152 0x0
.%init _rx_desc_pending+156 0x0
.%init _rx_desc_pending+160 0x0
.%init _rx_desc_pending+164 0x0
.%init _rx_desc_pending+168 0x0
.%init _rx_desc_pending+172 0x0
.%init _rx_desc_pending+176 0x0
.%init _rx_desc_pending+180 0x0
.%init _rx_desc_pending+184 0x0
.%init _rx_desc_pending+188 0x0
.%init _rx_desc_pending+192 0x0
.%init _rx_desc_pending+196 0x0
.%init _rx_desc_pending+200 0x0
.%init _rx_desc_pending+204 0x0
.%init _rx_desc_pending+208 0x0
.%init _rx_desc_pending+212 0x0
.%init _rx_desc_pending+216 0x0
.%init _rx_desc_pending+220 0x0
.%init _rx_desc_pending+224 0x0
.%init _rx_desc_pending+228 0x0
.%init _rx_desc_pending+232 0x0
.%init _rx_desc_pending+236 0x0
.%init _rx_desc_pending+240 0x0
.%init _rx_desc_pending+244 0x0
.%init _rx_desc_pending+248 0x0
.%init _rx_desc_pending+252 0x0
.%lm_sym _nfd_out_fl_u 2112 256
.%init _nfd_out_fl_u+0 0x0
.%init _nfd_out_fl_u+4 0x0
.%init _nfd_out_fl_u+8 0x0
.%init _nfd_out_fl_u+12 0x0
.%init _nfd_out_fl_u+16 0x0
.%init _nfd_out_fl_u+20 0x0
.%init _nfd_out_fl_u+24 0x0
.%init _nfd_out_fl_u+28 0x0
.%init _nfd_out_fl_u+32 0x0
.%init _nfd_out_fl_u+36 0x0
.%init _nfd_out_fl_u+40 0x0
.%init _nfd_out_fl_u+44 0x0
.%init _nfd_out_fl_u+48 0x0
.%init _nfd_out_fl_u+52 0x0
.%init _nfd_out_fl_u+56 0x0
.%init _nfd_out_fl_u+60 0x0
.%init _nfd_out_fl_u+64 0x0
.%init _nfd_out_fl_u+68 0x0
.%init _nfd_out_fl_u+72 0x0
.%init _nfd_out_fl_u+76 0x0
.%init _nfd_out_fl_u+80 0x0
.%init _nfd_out_fl_u+84 0x0
.%init _nfd_out_fl_u+88 0x0
.%init _nfd_out_fl_u+92 0x0
.%init _nfd_out_fl_u+96 0x0
.%init _nfd_out_fl_u+100 0x0
.%init _nfd_out_fl_u+104 0x0
.%init _nfd_out_fl_u+108 0x0
.%init _nfd_out_fl_u+112 0x0
.%init _nfd_out_fl_u+116 0x0
.%init _nfd_out_fl_u+120 0x0
.%init _nfd_out_fl_u+124 0x0
.%init _nfd_out_fl_u+128 0x0
.%init _nfd_out_fl_u+132 0x0
.%init _nfd_out_fl_u+136 0x0
.%init _nfd_out_fl_u+140 0x0
.%init _nfd_out_fl_u+144 0x0
.%init _nfd_out_fl_u+148 0x0
.%init _nfd_out_fl_u+152 0x0
.%init _nfd_out_fl_u+156 0x0
.%init _nfd_out_fl_u+160 0x0
.%init _nfd_out_fl_u+164 0x0
.%init _nfd_out_fl_u+168 0x0
.%init _nfd_out_fl_u+172 0x0
.%init _nfd_out_fl_u+176 0x0
.%init _nfd_out_fl_u+180 0x0
.%init _nfd_out_fl_u+184 0x0
.%init _nfd_out_fl_u+188 0x0
.%init _nfd_out_fl_u+192 0x0
.%init _nfd_out_fl_u+196 0x0
.%init _nfd_out_fl_u+200 0x0
.%init _nfd_out_fl_u+204 0x0
.%init _nfd_out_fl_u+208 0x0
.%init _nfd_out_fl_u+212 0x0
.%init _nfd_out_fl_u+216 0x0
.%init _nfd_out_fl_u+220 0x0
.%init _nfd_out_fl_u+224 0x0
.%init _nfd_out_fl_u+228 0x0
.%init _nfd_out_fl_u+232 0x0
.%init _nfd_out_fl_u+236 0x0
.%init _nfd_out_fl_u+240 0x0
.%init _nfd_out_fl_u+244 0x0
.%init _nfd_out_fl_u+248 0x0
.%init _nfd_out_fl_u+252 0x0
.%lm_sym _fl_cache_pending 2048 64
.%init _fl_cache_pending+0 0x0
.%init _fl_cache_pending+4 0x0
.%init _fl_cache_pending+8 0x0
.%init _fl_cache_pending+12 0x0
.%init _fl_cache_pending+16 0x0
.%init _fl_cache_pending+20 0x0
.%init _fl_cache_pending+24 0x0
.%init _fl_cache_pending+28 0x0
.%init _fl_cache_pending+32 0x0
.%init _fl_cache_pending+36 0x0
.%init _fl_cache_pending+40 0x0
.%init _fl_cache_pending+44 0x0
.%init _fl_cache_pending+48 0x0
.%init _fl_cache_pending+52 0x0
.%init _fl_cache_pending+56 0x0
.%init _fl_cache_pending+60 0x0
.%init_reg A7 0x0
.%init_reg A1 0x0
.%init_reg B1 0x0
.%init_reg B2 0x0
.%init_reg A2 0x0
.%init_reg B3 0x0
.%init_reg B8 0x0
.%init_reg A9 0x0
.%init_reg $R11 0x0
.%init_reg $R10 0x0
.%init_reg $R12 0x0
.%init_reg B0 0x0
.%init_reg A5 0x0
.%init_reg $W15 0x0
.%init_reg $W14 0x0
.%init_reg $W13 0x0
.%init_reg $W12 0x0
.%init_reg $W11 0x0
.%init_reg $W10 0x0
.%init_reg $W9 0x0
.%init_reg $W8 0x0
.%init_reg $W23 0x0
.%init_reg $W22 0x0
.%init_reg $W21 0x0
.%init_reg $W20 0x0
.%init_reg $W19 0x0
.%init_reg $W18 0x0
.%init_reg $W17 0x0
.%init_reg $W16 0x0
.%init_reg $W31 0x0
.%init_reg $W30 0x0
.%init_reg $W29 0x0
.%init_reg $W28 0x0
.%init_reg $W27 0x0
.%init_reg $W26 0x0
.%init_reg $W25 0x0
.%init_reg $W24 0x0
.%init_reg $R31 0x0
.%init_reg A3 0x0
.%init_reg A12 0x40020
.%init_reg A11 0xFFF
.%init_reg B11 0x7F8000
.%init_reg A10 0x80000000
.%init_reg B9 0x3FFFF
.%init_reg B10 0x800
.%init_reg A13 0x30048
.%init_reg B12 0x30040
.%init_reg @B30 0xFFFFFF80
.%init_reg @B62 0x940
.%init_reg @B77 0x400000FF
.%init_reg @B93 0x840
.%init_reg @A30 0xFFFFFFFC
.%init_reg @B78 0x3FF
.%init_reg @B109 0x3E0
.%init_reg @B94 0x100
.%init_reg @A46 0x100
.%init_reg @B125 0x3FFF
.%init_reg @A62 0x5FF003F
.%init_reg @B14 0xF424
.%init_reg @A78 0x0
.%init_reg @A94 0x0
.%init_reg @A110 0x0
.%init_reg @B126 0x0
.%init_reg @A126 0x0
.%init_reg @B15 0x0
.%init_reg @B31 0x0
.%init_reg @B47 0x0
.%init_reg @A15 0x0
.%init_reg @A31 0x0
.%init_reg @A47 0x0
.%init_reg @B63 0x0
.%init_reg @A63 0x0
.%init_reg @A79 0x0
.%init_reg @A95 0x0
.%init_reg @B79 0x0
.%init_reg @B95 0x0
.%init_reg @A111 0x0
.%init_reg @B111 0x0
.%init_reg @B127 0x0
.%init_reg @A127 0x0
:__complete_fetch#	1297
:_cache_desc_setup#	1401
:_cache_desc_setup_shared#	1404
:_cache_desc_status#	1264
:_cache_desc_status_setup#	1476
:_main#	0
:_send_desc_setup_shared#	1338
:l_1010#	498
:l_1082#	518
:l_1089#	548
:l_1186#	578
:l_1191#	596
:l_1192#	599
:l_1196#	606
:l_1197#	609
:l_1201#	616
:l_1202#	619
:l_1206#	626
:l_1207#	629
:l_1305#	651
:l_1479#	676
:l_1482#	677
:l_150#	52
:l_1571#	685
:l_1582#	712
:l_1600#	725
:l_1603#	729
:l_1605#	734
:l_1607#	738
:l_1608#	740
:l_1613#	748
:l_1652#	790
:l_168#	67
:l_1682#	829
:l_1686#	838
:l_1688#	842
:l_1691#	849
:l_1692#	852
:l_1697#	862
:l_1698#	865
:l_1703#	874
:l_1704#	877
:l_1706#	883
:l_1709#	890
:l_171#	71
:l_1710#	893
:l_1714#	900
:l_1715#	903
:l_1722#	904
:l_1727#	750
:l_173#	76
:l_1738#	908
:l_1741#	912
:l_1743#	917
:l_1745#	921
:l_1746#	923
:l_175#	80
:l_1751#	931
:l_176#	82
:l_1790#	973
:l_181#	90
:l_1820#	1013
:l_1824#	1022
:l_1826#	1026
:l_1829#	1033
:l_1830#	1036
:l_1835#	1046
:l_1836#	1049
:l_1841#	1058
:l_1842#	1061
:l_1844#	1067
:l_1847#	1074
:l_1848#	1077
:l_1852#	1084
:l_1853#	1087
:l_1860#	1088
:l_1865#	933
:l_1876#	1092
:l_1879#	1096
:l_1881#	1101
:l_1883#	1105
:l_1884#	1107
:l_1928#	1144
:l_1958#	1183
:l_1962#	1192
:l_1964#	1196
:l_1967#	1203
:l_1968#	1206
:l_1973#	1216
:l_1974#	1219
:l_1979#	1228
:l_1980#	1231
:l_1982#	1237
:l_1985#	1244
:l_1986#	1247
:l_1990#	1254
:l_1991#	1257
:l_1998#	1258
:l_2003#	1262
:l_2039#	1296
:l_2125#	1306
:l_2137#	1330
:l_2138#	1333
:l_2141#	1336
:l_2147#	1337
:l_255#	138
:l_256#	141
:l_260#	148
:l_261#	151
:l_303#	155
:l_31#	11
:l_360#	208
:l_363#	214
:l_364#	217
:l_371#	92
:l_390#	218
:l_393#	222
:l_395#	227
:l_397#	231
:l_398#	233
:l_403#	241
:l_477#	287
:l_478#	290
:l_482#	297
:l_483#	300
:l_525#	304
:l_582#	357
:l_585#	363
:l_586#	366
:l_593#	243
:l_67#	28
:l_673#	367
:l_677#	368
:l_71#	35
:l_762#	386
:l_763#	387
:l_765#	394
:l_766#	397
:l_77#	36
:l_80#	37
:l_8562#	4
:l_8572#	674
:l_8573#	108
:l_8574#	257
:l_8575#	762
:l_8576#	945
:l_8577#	370
:l_8581#	653
:l_8593#	53
:l_8597#	519
:l_8598#	709
:l_8599#	713
:l_8603#	1115
:l_8606#	14
:l_8607#	16
:l_8608#	31
:l_8609#	33
:l_8610#	55
:l_8611#	94
:l_903#	435
:l_905#	438
:l_921#	441
:l_922#	443
:l_927#	451
:l_928#	453
:l_935#	464
:l_936#	465
:l_942#	480
:l_943#	482
:start#	0
*a0 gpr_a_rel 00
*a1 gpr_a_rel 01
*a2 gpr_a_rel 02
*a3 gpr_a_rel 03
*a4 gpr_a_rel 04
*a5 gpr_a_rel 05
*a6 gpr_a_rel 06
*a7 gpr_a_rel 07
*a8 gpr_a_rel 08
*a9 gpr_a_rel 09
*a10 gpr_a_rel 0A
*a11 gpr_a_rel 0B
*a12 gpr_a_rel 0C
*a13 gpr_a_rel 0D
*a14 gpr_a_rel 0E
*a15 gpr_a_rel 0F
*b0 gpr_b_rel 00
*b1 gpr_b_rel 01
*b2 gpr_b_rel 02
*b3 gpr_b_rel 03
*b4 gpr_b_rel 04
*b5 gpr_b_rel 05
*b6 gpr_b_rel 06
*b7 gpr_b_rel 07
*b8 gpr_b_rel 08
*b9 gpr_b_rel 09
*b10 gpr_b_rel 0A
*b11 gpr_b_rel 0B
*b12 gpr_b_rel 0C
*b13 gpr_b_rel 0D
*b14 gpr_b_rel 0E
*b15 gpr_b_rel 0F
*$0 xfer_rel 000 1 both 0 0
*$1 xfer_rel 001 1 both 0 0
*$2 xfer_rel 002 1 both 0 0
*$3 xfer_rel 003 1 both 0 0
*$4 xfer_rel 004 1 both 0 0
*$5 xfer_rel 005 1 both 0 0
*$6 xfer_rel 006 1 both 0 0
*$7 xfer_rel 007 1 both 0 0
*$8 xfer_rel 008 1 both 0 0
*$9 xfer_rel 009 1 both 0 0
*$10 xfer_rel 00A 1 both 0 0
*$11 xfer_rel 00B 1 both 0 0
*$12 xfer_rel 00C 1 both 0 0
*$13 xfer_rel 00D 1 both 0 0
*$14 xfer_rel 00E 1 both 0 0
*$15 xfer_rel 00F 1 both 0 0
*$16 xfer_rel 010 1 both 0 0
*$17 xfer_rel 011 1 both 0 0
*$18 xfer_rel 012 1 both 0 0
*$19 xfer_rel 013 1 both 0 0
*$20 xfer_rel 014 1 both 0 0
*$21 xfer_rel 015 1 both 0 0
*$22 xfer_rel 016 1 both 0 0
*$23 xfer_rel 017 1 both 0 0
*$24 xfer_rel 018 1 both 0 0
*$25 xfer_rel 019 1 both 0 0
*$26 xfer_rel 01A 1 both 0 0
*$27 xfer_rel 01B 1 both 0 0
*$28 xfer_rel 01C 1 both 0 0
*$29 xfer_rel 01D 1 both 0 0
*$30 xfer_rel 01E 1 both 0 0
*$31 xfer_rel 01F 1 both 0 0
*n$0 neighbor_rel 000
*n$1 neighbor_rel 001
*n$2 neighbor_rel 002
*n$3 neighbor_rel 003
*n$4 neighbor_rel 004
*n$5 neighbor_rel 005
*n$6 neighbor_rel 006
*n$7 neighbor_rel 007
*n$8 neighbor_rel 008
*n$9 neighbor_rel 009
*n$10 neighbor_rel 00A
*n$11 neighbor_rel 00B
*n$12 neighbor_rel 00C
*n$13 neighbor_rel 00D
*n$14 neighbor_rel 00E
*n$15 neighbor_rel 00F
*@a127 gpr_a_abs 7F
*@b127 gpr_b_abs FF
*@b111 gpr_b_abs EF
*@a111 gpr_a_abs 6F
*@b95 gpr_b_abs DF
*@b79 gpr_b_abs CF
*@a95 gpr_a_abs 5F
*@a79 gpr_a_abs 4F
*@a63 gpr_a_abs 3F
*@b63 gpr_b_abs BF
*@a47 gpr_a_abs 2F
*@a31 gpr_a_abs 1F
*@a15 gpr_a_abs 0F
*@b47 gpr_b_abs AF
*@b31 gpr_b_abs 9F
*@b15 gpr_b_abs 8F
*@a126 gpr_a_abs 7E
*@b126 gpr_b_abs FE
*@a110 gpr_a_abs 6E
*@a94 gpr_a_abs 5E
*@a78 gpr_a_abs 4E
*@b110 gpr_b_abs EE
*@b14 gpr_b_abs 8E
*@a62 gpr_a_abs 3E
*@b125 gpr_b_abs FD
*@a46 gpr_a_abs 2E
*@b94 gpr_b_abs DE
*@b109 gpr_b_abs ED
*@b78 gpr_b_abs CE
*@a30 gpr_a_abs 1E
*@b93 gpr_b_abs DD
*@b77 gpr_b_abs CD
*@b62 gpr_b_abs BE
*@b30 gpr_b_abs 9E
*_nfd_out_cache_bmsk_sig signal   2 1
*_nfd_cfg_sig_pci_out signal   1 1
.%import_expr common_code 0 <40:40:13,34:22:0> &bp 28 +
.0 00D807000031 common_code
	.%operands 0 1 0 -- 0 -- -- -- -- -- --
	.%line 41 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 28
/******/      if (ctx() == 0) {
_main#:
	br!=ctx[0, l_67#]
.1 00F0054C0000 common_code
	.%operands 0 1 0 -- 21504 -- -- a0 A0 -- --
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:978 0
/******/          nfd_cfg_check_pcie_link(); /* Will halt ME on failure */
	immed[a0, 21504, <<0]
.2 00F4444C1000 common_code
	.%operands 0 1 0 a0 A0 -- 17412 a0 A0 -- --
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:978 0
	immed_w1[a0, 17412]
.3 101C10008300 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:978 0
	ct[xpb_read, $0, a0, 0, 1], sig_done[s1]
.%import_expr common_code 4 <40:40:13,34:22:0> &bp 4 +
.4 00D801004233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:978 0 4
l_8562#:
	br_!signal[s1, l_8562#]
.5 00850002012F common_code
	.%operands 8 1 0 -- 15 $0 $R0 a0 A0 -- --
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:978 0
	alu_shf[a0, 15, AND, $0, >>16]
.6 00AAB00C3C00 common_code
	.%operands 8 1 0 a0 A0 -- 15 -- -- -- --
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:978 0
	alu[--, a0, -, 15]
.%import_expr common_code 7 <40:40:13,34:22:0> &bp 11 +
.7 00D802C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:978 0 11
	beq[l_31#]
.8 00FC17202B00 common_code
	.%operands 0 1 0 b10 B10 -- -- -- -- -- --
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:979 0
	local_csr_wr[mailbox0, b10]
.9 00FC176C0180 common_code
	.%operands 0 1 0 $0 $R0 -- -- -- -- -- --
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:980 0
	local_csr_wr[mailbox1, $0]
.10 00E000020000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 45 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 2 fiid:981 0
	ctx_arb[bpt]
.%import_expr common_code 11 <40:40:13,34:22:0> &bp 1404 +
.11 00D95F208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 50 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 2 1404
/******/          cache_desc_setup_shared();
l_31#:
	br[_cache_desc_setup_shared#], defer[2]
.12 00F0000C0007 common_code
	.%operands 0 1 0 -- 0 -- -- a7 A7 -- --
	.%line 47 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:977 1
/******/          nfd_cfg_init_cfg_msg(&nfd_cfg_sig_pci_out, &cfg_msg);
	immed[a7, 0, <<0]
.%import_expr common_code 13 <27:20:8,7:0:0> &bp 14 +
.13 00F00000130E common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 50 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:25 0
/******/          cache_desc_setup_shared();
	load_addr[b4, l_8606#]
.%import_expr common_code 14 <40:40:13,34:22:0> &bp 1476 +
.14 00D971108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 52 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 1 1476
/******/          cache_desc_status_setup();
l_8606#:
	br[_cache_desc_status_setup#], defer[1]
.%import_expr common_code 15 <27:20:8,7:0:0> &bp 16 +
.15 00F000001710 common_code
	.%operands 0 1 0 -- -- -- -- b5 B5 -- --
	.%line 52 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:25 0
	load_addr[b5, l_8607#]
.%import_expr common_code 16 <27:20:8,7:0:0> nfd_init_done &v 32 >> 0xffff &
.16 00F040001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0
/******/          NFD_INIT_DONE_SET(PCIE_ISL, 0);     /* XXX Remove? */
l_8607#:
	immed_w0[b4, nfd_init_done]
.%import_expr common_code 17 <27:20:24,7:0:16> nfd_init_done &v 32 >> 0xffff0000 &
.17 00F440001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0
	immed_w1[b4, nfd_init_done]
.%import_expr common_code 18 <27:20:8,17:10:0> nfd_init_done &v 0 + 0xffff &
.18 00F0400C0006 common_code
	.%operands 0 1 0 a6 A6 -- -- a6 A6 -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0
	immed_w0[a6, nfd_init_done]
.%import_expr common_code 19 <27:20:24,17:10:16> nfd_init_done &v 0 + 0xffff0000 &
.19 00F4400C0006 common_code
	.%operands 0 1 0 a6 A6 -- -- a6 A6 -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0
	immed_w1[a6, nfd_init_done]
.20 008080081306 common_code
	.%operands 8 1 0 b4 B4 a6 A6 a0 A0 -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0
	dbl_shf[a0, b4, a6, >>8]
.21 009080501100 common_code
	.%operands 264 1 0 -- -- b4 B4 b5 B5 -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0
	alu_shf[b5, --, B, b4, >>8]
.22 00948047FE00 common_code
	.%operands 8 1 0 a0 A0 -- 255 b4 B4 -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0
	alu_shf[b4, a0, AND, 255, <<24]
.23 00F0008E4000 common_code
	.%operands 0 1 0 -- 2192 -- -- a0 A0 -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0
	immed[a0, 2192, <<0]
.24 00F4400C0400 common_code
	.%operands 0 1 0 a0 A0 -- 1 a0 A0 -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0
	immed_w1[a0, 1]
.25 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 1
	alu[--, --, B, a0]
.26 064500081306 common_code
	.%operands 4 0 0 b4 B4 a6 A6 -- -- -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:976 0
	mem[set_imm, --, b4, <<8, a6, 1], indirect_ref
.%import_expr common_code 27 <40:40:13,34:22:0> &bp 36 +
.27 00D809008038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 54 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:976 0 36
	br[l_77#]
.%import_expr common_code 28 <40:40:13,34:22:0> &bp 35 +
.28 00D808C04031 common_code
	.%operands 0 1 0 -- 1 -- -- -- -- -- --
	.%line 55 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 35
/******/      } else if (ctx() == 1) {
l_67#:
	br!=ctx[1, l_71#]
.%import_expr common_code 29 <40:40:13,34:22:0> &bp 1338 +
.29 00D94E908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 56 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 1 1338
/******/          send_desc_setup_shared();
	br[_send_desc_setup_shared#], defer[1]
.%import_expr common_code 30 <27:20:8,7:0:0> &bp 31 +
.30 00F00000131F common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 56 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:25 0
	load_addr[b4, l_8608#]
.%import_expr common_code 31 <40:40:13,34:22:0> &bp 1401 +
.31 00D95E508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 60 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 1 1401
/******/          cache_desc_setup();
l_8608#:
	br[_cache_desc_setup#], defer[1]
.%import_expr common_code 32 <27:20:8,7:0:0> &bp 33 +
.32 00F000001321 common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 60 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:25 0
	load_addr[b4, l_8609#]
.33 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 60 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
l_8609#:
	nop
.%import_expr common_code 34 <40:40:13,34:22:0> &bp 36 +
.34 00D809008038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 60 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 36
	br[l_77#]
.35 00E000010000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 64 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:982 0
/******/          ctx_wait(kill);
l_71#:
	ctx_arb[kill]
.%import_expr common_code 36 <40:40:13,34:22:0> &bp 676 +
.36 00D8A9000031 common_code
	.%operands 0 1 0 -- 0 -- -- -- -- -- --
	.%line 70 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 676
/******/      if (ctx() == 0) {
l_77#:
	br!=ctx[0, l_1479#]
.%import_expr common_code 37 <40:40:13,34:22:0> &bp 52 +
.37 00D80D008233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 603 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:921 0 52
/******/      if (signal_test(&nfd_out_cache_bmsk_sig)) {
l_80#:
	br_!signal[s2, l_150#]
.38 00F0800C0180 common_code
	.%operands 0 1 0 -- -1 -- 0 $0 $W0 -- --
	.%line 604 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:921 0
/******/          __xrw unsigned int update[2] = {0xffffffff, 0xffffffff};
	immed[$0, -1, 0]
.39 00F0800C0181 common_code
	.%operands 0 1 0 -- -1 -- 0 $1 $W1 -- --
	.%line 604 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:921 0
	immed[$1, -1, 0]
.%import_expr common_code 40 <27:20:8,17:10:0> nfd_out_active_bmsk &v 32 >> 0xffff &
.40 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 606 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:924 0
/******/          mem_test_clr(update, NFD_OUT_ACTIVE_BMSK_LINK, sizeof update);
	immed_w0[a0, nfd_out_active_bmsk]
.%import_expr common_code 41 <27:20:24,17:10:16> nfd_out_active_bmsk &v 32 >> 0xffff0000 &
.41 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 606 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:924 0
	immed_w1[a0, nfd_out_active_bmsk]
.%import_expr common_code 42 <27:20:8,7:0:0> nfd_out_active_bmsk &v 0 + 0xffff &
.42 00F040001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 606 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:924 0
	immed_w0[b4, nfd_out_active_bmsk]
.%import_expr common_code 43 <27:20:24,7:0:16> nfd_out_active_bmsk &v 0 + 0xffff0000 &
.43 00F440001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 606 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:924 0
	immed_w1[b4, nfd_out_active_bmsk]
.44 008080501300 common_code
	.%operands 8 1 0 a0 A0 b4 B4 a5 A5 -- --
	.%line 606 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:924 0
	dbl_shf[a5, a0, b4, >>8]
.45 009080580100 common_code
	.%operands 264 1 0 -- -- a0 A0 b5 B5 -- --
	.%line 606 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:924 0
	alu_shf[b5, --, B, a0, >>8]
.46 00848007FE05 common_code
	.%operands 8 1 0 a5 A5 -- 255 a0 A0 -- --
	.%line 606 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:924 0
	alu_shf[a0, a5, AND, 255, <<24]
.47 004662041300 common_code
	.%operands 3 1 0 a0 A0 b4 B4 -- -- $0 $W0
	.%line 606 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:924 0
	mem[test_clr, $0, a0, <<8, b4, 2], sig_done[s6]
.48 00E0000000C0 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 606 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:923 0
	ctx_arb[s7, s6], all
.%import_expr common_code 49 <40:40:13,34:22:0> &bp 53 +
.49 00D80D608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 608 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:921 2 53
/******/          active_bmsk.bmsk_hi |= update[1];
	br[l_8593#], defer[2]
.50 00BA4FE3F980 common_code
	.%operands 8 1 0 @b126 @B126 $0 $R0 @b126 @B126 -- --
	.%line 607 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:921 1
/******/          active_bmsk.bmsk_lo |= update[0];
	alu[@b126, @b126, OR, $0]
.51 00AA0EE604EE common_code
	.%operands 8 1 0 @a110 @A110 $1 $R1 @a110 @A110 -- --
	.%line 608 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:921 0
/******/          active_bmsk.bmsk_hi |= update[1];
	alu[@a110, @a110, OR, $1]
.52 00E000000001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 610 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:922 0
/******/          ctx_swap();
l_150#:
	ctx_arb[voluntary]
.%import_expr common_code 53 <40:40:13,34:22:0> &bp 1297 +
.53 00D944508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 615 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:921 1 1297
/******/      _complete_fetch();
l_8593#:
	br[__complete_fetch#], defer[1]
.%import_expr common_code 54 <27:20:8,7:0:0> &bp 55 +
.54 00F000001337 common_code
	.%operands 0 1 0 -- -- -- -- b4 B4 -- --
	.%line 615 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:921 0
	load_addr[b4, l_8610#]
.55 00AA80000401 common_code
	.%operands 8 1 0 a1 A1 b1 B1 a0 A0 -- --
	.%line 664 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:906 0
/******/      if ((fl_cache_dma_seq_issued - fl_cache_dma_seq_served) <
l_8610#:
	alu[a0, a1, -, b1]
.56 00AAB00C4000 common_code
	.%operands 8 1 0 a0 A0 -- 16 -- -- -- --
	.%line 664 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:906 0
	alu[--, a0, -, 16]
.%import_expr common_code 57 <40:40:13,34:22:0> &bp 92 +
.57 00D817008124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 664 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:906 0 92
	bhs[l_371#]
.58 00A030023C00 common_code
	.%operands 264 1 0 -- -- @b15 @B15 -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
/******/          ret = select_queue(&queue, &urgent_bmsk);
	alu[--, --, B, @b15]
.%import_expr common_code 59 <40:40:13,34:22:0> &bp 82 +
.59 00D814808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0 82
	bne[l_176#]
.60 00A0700000FE common_code
	.%operands 264 1 0 -- -- @a126 @A126 -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
	alu[--, --, B, @a126]
.%import_expr common_code 61 <40:40:13,34:22:0> &bp 71 +
.61 00D811C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0 71
	bne[l_171#]
.62 00A030027C00 common_code
	.%operands 264 1 0 -- -- @b31 @B31 -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
	alu[--, --, B, @b31]
.%import_expr common_code 63 <40:40:13,34:22:0> &bp 67 +
.63 00D810C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0 67
	beq[l_168#]
.%import_expr common_code 64 <40:40:13,34:22:0> &bp 82 +
.64 00D814A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 2 82
	br[l_176#], defer[2]
.65 00B008F27C00 common_code
	.%operands 264 1 0 -- -- @b31 @B31 @b15 @B15 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:907 1
	alu[@b15, --, B, @b31]
.66 00F0000C04FE common_code
	.%operands 0 1 0 -- 1 -- -- @a126 @A126 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:907 0
	immed[@a126, 1, <<0]
.67 00A03002BC00 common_code
	.%operands 264 1 0 -- -- @b47 @B47 -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
l_168#:
	alu[--, --, B, @b47]
.%import_expr common_code 68 <40:40:13,34:22:0> &bp 80 +
.68 00D814008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0 80
	beq[l_175#]
.%import_expr common_code 69 <40:40:13,34:22:0> &bp 82 +
.69 00D814908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 1 82
	br[l_176#], defer[1]
.70 00B008F2BC00 common_code
	.%operands 264 1 0 -- -- @b47 @B47 @b15 @B15 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:907 0
	alu[@b15, --, B, @b47]
.71 00A03002BC00 common_code
	.%operands 264 1 0 -- -- @b47 @B47 -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
l_171#:
	alu[--, --, B, @b47]
.%import_expr common_code 72 <40:40:13,34:22:0> &bp 76 +
.72 00D813008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0 76
	beq[l_173#]
.%import_expr common_code 73 <40:40:13,34:22:0> &bp 82 +
.73 00D814A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 2 82
	br[l_176#], defer[2]
.74 00B008F2BC00 common_code
	.%operands 264 1 0 -- -- @b47 @B47 @b15 @B15 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:907 1
	alu[@b15, --, B, @b47]
.75 00F0000C00FE common_code
	.%operands 0 1 0 -- 0 -- -- @a126 @A126 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:907 0
	immed[@a126, 0, <<0]
.76 00A030027C00 common_code
	.%operands 264 1 0 -- -- @b31 @B31 -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
l_173#:
	alu[--, --, B, @b31]
.%import_expr common_code 77 <40:40:13,34:22:0> &bp 80 +
.77 00D814008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0 80
	beq[l_175#]
.%import_expr common_code 78 <40:40:13,34:22:0> &bp 82 +
.78 00D814908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 1 82
	br[l_176#], defer[1]
.79 00B008F27C00 common_code
	.%operands 264 1 0 -- -- @b31 @B31 @b15 @B15 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:907 0
	alu[@b15, --, B, @b31]
.%import_expr common_code 80 <40:40:13,34:22:0> &bp 90 +
.80 00D816908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:906 1 90
l_175#:
	br[l_181#], defer[1]
.81 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:906 0
	immed[a0, 1, <<0]
.82 00B000023C00 common_code
	.%operands 264 1 0 -- -- @b15 @B15 b0 B0 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
l_176#:
	alu[b0, --, B, @b15]
.83 00A700000300 common_code
	.%operands 8 1 0 b0 B0 -- -- a0 A0 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
	ffs[a0, b0]
.84 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 1
	alu[--, a0, OR, 0]
.85 009800080221 common_code
	.%operands 40 1 0 b0 B0 -- 1 b0 B0 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:907 0
	alu_shf[b0, b0, AND~, 1, <<indirect]
.86 00B008F00000 common_code
	.%operands 264 1 0 -- -- b0 B0 @b15 @B15 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
	alu[@b15, --, B, b0]
.87 00B0400000FE common_code
	.%operands 264 1 0 -- -- @a126 @A126 b0 B0 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
	alu[b0, --, B, @a126]
.88 009BB0400200 common_code
	.%operands 8 1 0 a0 A0 b0 B0 b4 B4 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:907 0
	alu_shf[b4, a0, OR, b0, <<5]
.89 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 669 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:906 0
	immed[a0, 0, <<0]
.90 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 670 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:906 0
/******/          if (ret) {
l_181#:
	alu[--, --, B, a0]
.%import_expr common_code 91 <40:40:13,34:22:0> &bp 108 +
.91 00D81B008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 670 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:906 0 108
	beq[l_8573#]
.%import_expr common_code 92 <40:40:13,34:22:0> &bp 1264 +
.92 00D93C108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 77 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 1 1264
/******/              cache_desc_status();
l_371#:
	br[_cache_desc_status#], defer[1]
.%import_expr common_code 93 <27:20:8,17:10:0> &bp 94 +
.93 00F0000D7800 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 77 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:25 0
	load_addr[a0, l_8611#]
.94 00E000200001 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 78 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:905 0
/******/              ctx_swap();
l_8611#:
	ctx_arb[voluntary], defer[2]
.95 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 633 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:890 1
/******/      if ((fl_cache_dma_seq_issued - fl_cache_dma_seq_served) <
	nop
.96 00AA80000401 common_code
	.%operands 8 1 0 a1 A1 b1 B1 a0 A0 -- --
	.%line 633 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:890 0
	alu[a0, a1, -, b1]
.97 00AAB00C4000 common_code
	.%operands 8 1 0 a0 A0 -- 16 -- -- -- --
	.%line 633 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:890 0
	alu[--, a0, -, 16]
.%import_expr common_code 98 <40:40:13,34:22:0> &bp 243 +
.98 00D83CC08124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 633 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:890 0 243
	bhs[l_593#]
.99 00A0700000DE common_code
	.%operands 264 1 0 -- -- @a94 @A94 -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
/******/          ret = select_queue(&queue, &active_bmsk);
	alu[--, --, B, @a94]
.%import_expr common_code 100 <40:40:13,34:22:0> &bp 233 +
.100 00D83A408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0 233
	bne[l_398#]
.101 00A0700000CE common_code
	.%operands 264 1 0 -- -- @a78 @A78 -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
	alu[--, --, B, @a78]
.%import_expr common_code 102 <40:40:13,34:22:0> &bp 222 +
.102 00D837808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0 222
	bne[l_393#]
.103 00A0700000EE common_code
	.%operands 264 1 0 -- -- @a110 @A110 -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
	alu[--, --, B, @a110]
.%import_expr common_code 104 <40:40:13,34:22:0> &bp 218 +
.104 00D836808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0 218
	beq[l_390#]
.%import_expr common_code 105 <40:40:13,34:22:0> &bp 233 +
.105 00D83A608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 2 233
	br[l_398#], defer[2]
.106 00A04DE000EE common_code
	.%operands 264 1 0 -- -- @a110 @A110 @a94 @A94 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:891 1
	alu[@a94, --, B, @a110]
.107 00F0000C04CE common_code
	.%operands 0 1 0 -- 1 -- -- @a78 @A78 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:891 0
	immed[@a78, 1, <<0]
.108 0091B0501200 common_code
	.%operands 264 1 0 -- -- b4 B4 b5 B5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:906 0
/******/          ret = _fetch_fl(&queue);
l_8573#:
	alu_shf[b5, --, B, b4, <<5]
.109 00B080001704 common_code
	.%operands 8 1 0 -- 4 b5 B5 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, 4, +, b5]
.110 00FC06600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_0, b0]
.111 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	nop
.112 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	nop
.113 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	nop
.114 01B000084400 common_code
	.%operands 256 1 0 -- -- *l$index0-- *L00 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, --, B, *l$index0--], no_cc
.115 00BA80000200 common_code
	.%operands 8 1 0 *l$index0 *L00 b0 B0 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, *l$index0, -, b0]
.116 00AAF0000320 common_code
	.%operands 8 1 0 b0 B0 -- 32 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[--, b0, -, 32]
.%import_expr common_code 117 <40:40:13,34:22:0> &bp 155 +
.117 00D826D08124 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 1 155
	bhs[l_303#], defer[1]
.118 0081E0001200 common_code
	.%operands 264 1 0 -- -- b4 B4 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:908 0
	alu_shf[a0, --, B, b4, <<2]
.119 00A080537800 common_code
	.%operands 8 1 0 a0 A0 @b94 @B94 a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:909 0
	alu[a5, a0, +, @b94]
.120 009B5008B205 common_code
	.%operands 8 1 0 -- 12 a5 A5 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:909 0
	alu_shf[b0, 12, OR, a5, <<11]
.121 000E60000020 common_code
	.%operands 2 1 0 -- 0 b0 B0 -- -- $0 $R0
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:909 0
	pcie[read_pci, $0, 0, <<8, b0, 1], ctx_swap[s6]
.122 009400082480 common_code
	.%operands 8 1 0 b9 B9 $0 $R0 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu_shf[b0, b9, AND, $0, >>0]
.123 00AAC0600200 common_code
	.%operands 8 1 0 b0 B0 *l$index0 *L00 a6 A6 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[a6, b0, -, *l$index0]
.124 00B080001708 common_code
	.%operands 8 1 0 -- 8 b5 B5 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, 8, +, b5]
.125 00FC06E00300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_1, b0]
.126 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	nop
.127 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	nop
.%import_expr common_code 128 <40:40:13,34:22:0> &bp 155 +
.128 00D026E4F480 common_code
	.%operands 0 1 2 -- -- $0 $R0 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 2 155
	br_bset[$0, 28, l_303#], defer[2]
.129 00A440688006 common_code
	.%operands 8 1 0 *l$index1 *L10 a6 A6 a6 A6 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:908 1
	alu[a6, *l$index1, AND, a6]
.130 00A0E0080006 common_code
	.%operands 8 1 0 *l$index0 *L00 a6 A6 *l$index0 *L00 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:908 0
	alu[*l$index0, *l$index0, +, a6]
.131 00B440001320 common_code
	.%operands 8 1 0 b4 B4 -- 32 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, b4, AND, 32]
.%import_expr common_code 132 <40:40:13,34:22:0> &bp 138 +
.132 00D822808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:910 0 138
	beq[l_255#]
.133 00A44000131F common_code
	.%operands 8 1 0 b4 B4 -- 31 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:910 0
	alu[a0, b4, AND, 31]
.134 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:910 1
	alu[--, a0, OR, 0]
.135 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:910 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.%import_expr common_code 136 <40:40:13,34:22:0> &bp 141 +
.136 00D823508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:910 1 141
	br[l_256#], defer[1]
.137 00B409F27C00 common_code
	.%operands 8 1 0 a0 A0 @b31 @B31 @b31 @B31 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:910 0
	alu[@b31, a0, AND, @b31]
.138 00AA70001300 common_code
	.%operands 8 1 0 b4 B4 -- 0 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:910 1
l_255#:
	alu[--, b4, OR, 0]
.139 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:910 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.140 00B40AF2BC00 common_code
	.%operands 8 1 0 a0 A0 @b47 @B47 @b47 @B47 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:910 0
	alu[@b47, a0, AND, @b47]
.141 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:911 0
l_256#:
	alu[--, --, B, b0]
.%import_expr common_code 142 <40:40:13,34:22:0> &bp 148 +
.142 00D825008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:911 0 148
	beq[l_260#]
.143 00A44000131F common_code
	.%operands 8 1 0 b4 B4 -- 31 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:911 0
	alu[a0, b4, AND, 31]
.144 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:911 1
	alu[--, a0, OR, 0]
.145 009200008600 common_code
	.%operands 296 1 0 -- -- -- 1 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:911 0
	alu_shf[b0, --, ~B, 1, <<indirect]
.%import_expr common_code 146 <40:40:13,34:22:0> &bp 151 +
.146 00D825D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:911 1 151
	br[l_261#], defer[1]
.147 00A44EE000EE common_code
	.%operands 8 1 0 b0 B0 @a110 @A110 @a110 @A110 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:911 0
	alu[@a110, b0, AND, @a110]
.148 00AA70001300 common_code
	.%operands 8 1 0 b4 B4 -- 0 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:911 1
l_260#:
	alu[--, b4, OR, 0]
.149 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:911 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.150 00B40FE3F800 common_code
	.%operands 8 1 0 a0 A0 @b126 @B126 @b126 @B126 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:911 0
	alu[@b126, a0, AND, @b126]
.151 008B5008A205 common_code
	.%operands 8 1 0 -- 8 a5 A5 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:914 0
l_261#:
	alu_shf[a0, 8, OR, a5, <<11]
.152 040F50008100 common_code
	.%operands 1 1 1 -- 0 a0 A0 -- -- $0 $W0
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:914 1
	pcie[write_pci, $0, 0, <<8, a0, 1], ctx_swap[s5], defer[1]
.153 00F4001C3180 common_code
	.%operands 0 1 0 -- 268 -- -- $0 $W0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:913 0
	immed[$0, 268, <<16]
.%import_expr common_code 154 <40:40:13,34:22:0> &bp 92 +
.154 00D817008038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:912 0 92
	br[l_371#]
.155 00A08050171C common_code
	.%operands 8 1 0 -- 28 b5 B5 a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
l_303#:
	alu[a5, 28, +, b5]
.156 00B080001704 common_code
	.%operands 8 1 0 -- 4 b5 B5 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, 4, +, b5]
.157 00FC06E00300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_1, b0]
.158 00FC096C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_2, a5]
.159 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	nop
.160 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	nop
.161 01B00008C000 common_code
	.%operands 256 1 0 -- -- *l$index1++ *L10 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, --, B, *l$index1++], no_cc
.162 04AA80500200 common_code
	.%operands 8 1 0 *l$index2 *L20 b0 B0 a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[a5, *l$index2, -, b0]
.163 00B08003B405 common_code
	.%operands 8 1 0 a5 A5 @b109 @B109 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, a5, +, @b109]
.164 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[--, --, B, b0]
.%import_expr common_code 165 <40:40:13,34:22:0> &bp 208 +
.165 00D834008129 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0 208
	blt[l_360#]
.166 01B00008C400 common_code
	.%operands 256 1 0 -- -- *l$index1-- *L10 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, --, B, *l$index1--], no_cc
.167 00A400600220 common_code
	.%operands 8 1 0 *l$index1 *L10 b0 B0 a6 A6 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[a6, *l$index1, AND, b0]
.168 00B08000170C common_code
	.%operands 8 1 0 -- 12 b5 B5 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[b0, 12, +, b5]
.169 00FC09E00300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_3, b0]
.170 00A0801C0401 common_code
	.%operands 8 1 0 a1 A1 -- 1 a1 A1 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[a1, a1, +, 1]
.171 0081D0680206 common_code
	.%operands 264 1 0 -- -- a6 A6 a6 A6 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu_shf[a6, --, B, a6, <<3]
.172 00C001180001 common_code
	.%operands 0 1 0 a1 A1 -- -- b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	ld_field_w_clr[b0, 0001, a1, <<0]
.173 04A00058C000 common_code
	.%operands 264 1 0 -- -- *l$index3++ *L30 a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[a5, --, B, *l$index3++]
.174 00C001080805 common_code
	.%operands 0 1 0 b2 B2 a5 A5 b2 B2 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	ld_field[b2, 0001, a5, <<0]
.175 04A0D828C406 common_code
	.%operands 8 1 0 *l$index3-- *L30 a6 A6 $2 $W2 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[$2, *l$index3--, +, a6]
.176 00A400533A20 common_code
	.%operands 8 1 0 *l$index1 *L10 @b78 @B78 a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:917 0
	alu[a5, *l$index1, AND, @b78]
.177 0081D0580205 common_code
	.%operands 264 1 0 -- -- a5 A5 a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:917 0
	alu_shf[a5, --, B, a5, <<3]
.178 008B30501205 common_code
	.%operands 8 1 0 a5 A5 b4 B4 a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:917 0
	alu_shf[a5, a5, OR, b4, <<13]
.179 00AA58000C05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 $0 $W0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:917 0
	alu[$0, b3, OR, a5]
.180 0485805561FF common_code
	.%operands 8 1 0 -- 255 *l$index3 *L30 a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu_shf[a5, 255, AND, *l$index3, >>24]
.181 0099402C0AFF common_code
	.%operands 8 1 0 b2 B2 -- 255 b2 B2 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu_shf[b2, b2, AND~, 255, <<12]
.182 009B40280A05 common_code
	.%operands 8 1 0 b2 B2 a5 A5 b2 B2 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu_shf[b2, b2, OR, a5, <<12]
.183 00F00D0C0005 common_code
	.%operands 0 1 0 -- 53248 -- -- a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	immed[a5, 53248, <<0]
.184 009BE0000205 common_code
	.%operands 8 1 0 a5 A5 b0 B0 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	alu_shf[b0, a5, OR, b0, <<2]
.185 009B2000020A common_code
	.%operands 8 1 0 a10 A10 b0 B0 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	alu_shf[b0, a10, OR, b0, <<14]
.186 0080E0500100 common_code
	.%operands 264 1 0 -- -- b0 B0 a5 A5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	alu_shf[a5, --, B, b0, >>14]
.187 00F00FF017FF common_code
	.%operands 0 1 0 -- 65535 -- -- b5 B5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	immed[b5, 65535, <<0]
.188 00F440001703 common_code
	.%operands 0 1 0 b5 B5 -- 3 b5 B5 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	immed_w1[b5, 3]
.189 00B400001405 common_code
	.%operands 8 1 0 a5 A5 b5 B5 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	alu[b0, a5, AND, b5]
.190 008920201602 common_code
	.%operands 8 1 0 a2 A2 b5 B5 a2 A2 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	alu_shf[a2, a2, AND~, b5, <<14]
.191 008B20200202 common_code
	.%operands 8 1 0 a2 A2 b0 B0 a2 A2 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:918 0
	alu_shf[a2, a2, OR, b0, <<14]
.192 00B080037800 common_code
	.%operands 8 1 0 a0 A0 @b94 @B94 b0 B0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:919 0
	alu[b0, a0, +, @b94]
.193 00F0006C0000 common_code
	.%operands 0 1 0 -- 1536 -- -- a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:919 0
	immed[a0, 1536, <<0]
.194 008B50000200 common_code
	.%operands 8 1 0 a0 A0 b0 B0 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:919 0
	alu_shf[a0, a0, OR, b0, <<11]
.195 040E60008300 common_code
	.%operands 2 1 0 -- 0 a0 A0 -- -- $0 $R0
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:919 0
	pcie[read_pci, $0, 0, <<8, a0, 1], sig_done[s6]
.196 00A4000C3C01 common_code
	.%operands 8 1 0 a1 A1 -- 15 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[a0, a1, AND, 15]
.197 0081E0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu_shf[a0, --, B, a0, <<2]
.198 00A080002800 common_code
	.%operands 8 1 0 a0 A0 b10 B10 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[a0, a0, +, b10]
.199 00FC066C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_0, a0]
.200 00A058100002 common_code
	.%operands 264 1 0 -- -- a2 A2 $1 $W1 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[$1, --, B, a2]
.201 00A018300800 common_code
	.%operands 264 1 0 -- -- b2 B2 $3 $W3 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	alu[$3, --, B, b2]
.202 00F0000D8000 common_code
	.%operands 0 1 0 -- 96 -- -- a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	immed[a0, 96, <<0]
.203 00F4400C1000 common_code
	.%operands 0 1 0 a0 A0 -- 4 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 0
	immed_w1[a0, 4]
.204 040F56008300 common_code
	.%operands 1 4 0 -- 0 a0 A0 -- -- $0 $W0
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:920 0
	pcie[write_pci, $0, 0, <<8, a0, 4], sig_done[s5]
.%import_expr common_code 205 <40:40:13,34:22:0> &bp 92 +
.205 00E017240060 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:908 2 92
	ctx_arb[s6, s5], all, br[l_371#], defer[2]
.206 00A0A20C8220 common_code
	.%operands 8 1 0 *l$index1 *L10 -- 32 *l$index1 *L10 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:908 1
	alu[*l$index1, *l$index1, +, 32]
.207 00A020001000 common_code
	.%operands 264 1 0 -- -- b4 B4 *l$index0 *L00 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:908 0
	alu[*l$index0, --, B, b4]
.%import_expr common_code 208 <40:40:13,34:22:0> &bp 214 +
.208 00D035801026 common_code
	.%operands 0 1 0 -- -- b4 B4 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:915 0 214
l_360#:
	br_bclr[b4, 5, l_363#]
.209 00A44000131F common_code
	.%operands 8 1 0 b4 B4 -- 31 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:915 0
	alu[a0, b4, AND, 31]
.210 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:915 1
	alu[--, a0, OR, 0]
.211 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:915 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.%import_expr common_code 212 <40:40:13,34:22:0> &bp 217 +
.212 00D836508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:915 1 217
	br[l_364#], defer[1]
.213 00B409F27C00 common_code
	.%operands 8 1 0 a0 A0 @b31 @B31 @b31 @B31 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:915 0
	alu[@b31, a0, AND, @b31]
.214 00AA70001300 common_code
	.%operands 8 1 0 b4 B4 -- 0 -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:915 1
l_363#:
	alu[--, b4, OR, 0]
.215 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:915 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.216 00B40AF2BC00 common_code
	.%operands 8 1 0 a0 A0 @b47 @B47 @b47 @B47 -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:915 0
	alu[@b47, a0, AND, @b47]
.%import_expr common_code 217 <40:40:13,34:22:0> &bp 92 +
.217 00E017040001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 676 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:916 0 92
l_364#:
	ctx_arb[voluntary], br[l_371#]
.218 00A03003F800 common_code
	.%operands 264 1 0 -- -- @b126 @B126 -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
/******/          ret = select_queue(&queue, &active_bmsk);
l_390#:
	alu[--, --, B, @b126]
.%import_expr common_code 219 <40:40:13,34:22:0> &bp 231 +
.219 00D839C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0 231
	beq[l_397#]
.%import_expr common_code 220 <40:40:13,34:22:0> &bp 233 +
.220 00D83A508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 1 233
	br[l_398#], defer[1]
.221 00A00DE3F800 common_code
	.%operands 264 1 0 -- -- @b126 @B126 @a94 @A94 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:891 0
	alu[@a94, --, B, @b126]
.222 00A03003F800 common_code
	.%operands 264 1 0 -- -- @b126 @B126 -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
l_393#:
	alu[--, --, B, @b126]
.%import_expr common_code 223 <40:40:13,34:22:0> &bp 227 +
.223 00D838C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0 227
	beq[l_395#]
.%import_expr common_code 224 <40:40:13,34:22:0> &bp 233 +
.224 00D83A608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 2 233
	br[l_398#], defer[2]
.225 00A00DE3F800 common_code
	.%operands 264 1 0 -- -- @b126 @B126 @a94 @A94 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:891 1
	alu[@a94, --, B, @b126]
.226 00F0000C00CE common_code
	.%operands 0 1 0 -- 0 -- -- @a78 @A78 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:891 0
	immed[@a78, 0, <<0]
.227 00A0700000EE common_code
	.%operands 264 1 0 -- -- @a110 @A110 -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
l_395#:
	alu[--, --, B, @a110]
.%import_expr common_code 228 <40:40:13,34:22:0> &bp 231 +
.228 00D839C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0 231
	beq[l_397#]
.%import_expr common_code 229 <40:40:13,34:22:0> &bp 233 +
.229 00D83A508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 1 233
	br[l_398#], defer[1]
.230 00A04DE000EE common_code
	.%operands 264 1 0 -- -- @a110 @A110 @a94 @A94 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:891 0
	alu[@a94, --, B, @a110]
.%import_expr common_code 231 <40:40:13,34:22:0> &bp 241 +
.231 00D83C508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:890 1 241
l_397#:
	br[l_403#], defer[1]
.232 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:890 0
	immed[a0, 1, <<0]
.233 00A0400000DE common_code
	.%operands 264 1 0 -- -- @a94 @A94 a0 A0 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
l_398#:
	alu[a0, --, B, @a94]
.234 00B7400C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- b0 B0 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
	ffs[b0, a0]
.235 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 1
	alu[--, b0, OR, 0]
.236 008800008600 common_code
	.%operands 40 1 0 a0 A0 -- 1 a0 A0 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:891 0
	alu_shf[a0, a0, AND~, 1, <<indirect]
.237 00A04DE00000 common_code
	.%operands 264 1 0 -- -- a0 A0 @a94 @A94 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
	alu[@a94, --, B, a0]
.238 00A0400000CE common_code
	.%operands 264 1 0 -- -- @a78 @A78 a0 A0 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
	alu[a0, --, B, @a78]
.239 009BB0580200 common_code
	.%operands 8 1 0 b0 B0 a0 A0 b5 B5 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:891 0
	alu_shf[b5, b0, OR, a0, <<5]
.240 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 638 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:890 0
	immed[a0, 0, <<0]
.241 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 639 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:890 0
/******/          if (ret) {
l_403#:
	alu[--, --, B, a0]
.%import_expr common_code 242 <40:40:13,34:22:0> &bp 257 +
.242 00D840408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 639 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:890 0 257
	beq[l_8574#]
.%import_expr common_code 243 <40:40:13,34:22:0> &bp 438 +
.243 00D06D848007 common_code
	.%operands 0 1 0 -- -- a7 A7 -- -- -- --
	.%line 84 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 438
/******/              if (!cfg_msg.msg_valid) {
l_593#:
	br_bset[a7, 31, l_905#]
.%import_expr common_code 244 <27:20:8,7:0:0> nfd_cfg_ring_num02 &v 0 + 0xffff &
.244 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 86 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
/******/                                        NFD_CFG_RING_NUM(PCIE_ISL, 2));
	immed_w0[b0, nfd_cfg_ring_num02]
.%import_expr common_code 245 <27:20:24,7:0:16> nfd_cfg_ring_num02 &v 0 + 0xffff0000 &
.245 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 86 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
	immed_w1[b0, nfd_cfg_ring_num02]
.%import_expr common_code 246 <40:40:13,34:22:0> &bp 368 +
.246 00D85C004233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:862 0 368
/******/                  nfd_cfg_check_cfg_msg(&cfg_msg, &nfd_cfg_sig_pci_out,
	br_!signal[s1, l_677#]
.%import_expr common_code 247 <40:40:13,34:22:0> &bp 368 +
.247 00D05C048007 common_code
	.%operands 0 1 0 -- -- a7 A7 -- -- -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:862 0 368
	br_bset[a7, 31, l_677#]
.%import_expr common_code 248 <27:20:8,17:10:0> __addr_emem0 &i 0 + 32 >> 0xffff &
.248 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:862 0
	immed_w0[a0, __addr_emem0]
.%import_expr common_code 249 <27:20:24,17:10:16> __addr_emem0 &i 0 + 32 >> 0xffff0000 &
.249 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:862 0
	immed_w1[a0, __addr_emem0]
.%import_expr common_code 250 <27:20:8,7:0:0> __addr_emem0 &i 0 + 0xffff &
.250 00F040001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:862 0
	immed_w0[b4, __addr_emem0]
.%import_expr common_code 251 <27:20:24,7:0:16> __addr_emem0 &i 0 + 0xffff0000 &
.251 00F440001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:862 0
	immed_w1[b4, __addr_emem0]
.252 008080501300 common_code
	.%operands 8 1 0 a0 A0 b4 B4 a5 A5 -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:862 0
	dbl_shf[a5, a0, b4, >>8]
.253 005560000305 common_code
	.%operands 2 1 0 a5 A5 b0 B0 -- -- $0 $R0
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:864 0
	mem[get, $0, a5, <<8, b0, 1], sig_done[s6]
.254 00E000000040 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:863 0
	ctx_arb[s6], all
.%import_expr common_code 255 <40:40:13,34:22:0> &bp 367 +
.255 00D85BC1C233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:863 0 367
	br_!signal[s7, l_673#]
.%import_expr common_code 256 <40:40:13,34:22:0> &bp 368 +
.256 00D85C008038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:862 0 368
	br[l_677#]
.257 0081B0501600 common_code
	.%operands 264 1 0 -- -- b5 B5 a5 A5 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:890 0
/******/          ret = _fetch_fl(&queue);
l_8574#:
	alu_shf[a5, --, B, b5, <<5]
.258 00A0C00C1005 common_code
	.%operands 8 1 0 -- 4 a5 A5 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, 4, +, a5]
.259 00FC066C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	local_csr_wr[active_lm_addr_0, a0]
.260 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	nop
.261 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	nop
.262 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	nop
.263 01A000084400 common_code
	.%operands 256 1 0 -- -- *l$index0-- *L00 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, --, B, *l$index0--], no_cc
.264 00AAC0080000 common_code
	.%operands 8 1 0 *l$index0 *L00 a0 A0 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, *l$index0, -, a0]
.265 00AAB00C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[--, a0, -, 32]
.%import_expr common_code 266 <40:40:13,34:22:0> &bp 304 +
.266 00D84C108124 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 1 304
	bhs[l_525#], defer[1]
.267 0091E0401600 common_code
	.%operands 264 1 0 -- -- b5 B5 b4 B4 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:892 0
	alu_shf[b4, --, B, b5, <<2]
.268 00A0C06010AE common_code
	.%operands 8 1 0 b4 B4 @a46 @A46 a6 A6 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:893 0
	alu[a6, b4, +, @a46]
.269 008B5008B206 common_code
	.%operands 8 1 0 -- 12 a6 A6 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:893 0
	alu_shf[a0, 12, OR, a6, <<11]
.270 040E60008000 common_code
	.%operands 2 1 0 -- 0 a0 A0 -- -- $0 $R0
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:893 0
	pcie[read_pci, $0, 0, <<8, a0, 1], ctx_swap[s6]
.271 008400082480 common_code
	.%operands 8 1 0 b9 B9 $0 $R0 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu_shf[a0, b9, AND, $0, >>0]
.272 00BA80080000 common_code
	.%operands 8 1 0 a0 A0 *l$index0 *L00 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[b0, a0, -, *l$index0]
.273 00A0C00C2005 common_code
	.%operands 8 1 0 -- 8 a5 A5 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, 8, +, a5]
.274 00FC06EC0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	local_csr_wr[active_lm_addr_1, a0]
.275 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	nop
.276 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	nop
.%import_expr common_code 277 <40:40:13,34:22:0> &bp 304 +
.277 00D04C24F480 common_code
	.%operands 0 1 2 -- -- $0 $R0 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 2 304
	br_bset[$0, 28, l_525#], defer[2]
.278 00B400000220 common_code
	.%operands 8 1 0 *l$index1 *L10 b0 B0 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:892 1
	alu[b0, *l$index1, AND, b0]
.279 00A0A0000200 common_code
	.%operands 8 1 0 *l$index0 *L00 b0 B0 *l$index0 *L00 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:892 0
	alu[*l$index0, *l$index0, +, b0]
.280 00B440001720 common_code
	.%operands 8 1 0 b5 B5 -- 32 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[b0, b5, AND, 32]
.%import_expr common_code 281 <40:40:13,34:22:0> &bp 287 +
.281 00D847C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:894 0 287
	beq[l_477#]
.282 00A44000171F common_code
	.%operands 8 1 0 b5 B5 -- 31 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:894 0
	alu[a0, b5, AND, 31]
.283 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:894 1
	alu[--, a0, OR, 0]
.284 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:894 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.%import_expr common_code 285 <40:40:13,34:22:0> &bp 290 +
.285 00D848908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:894 1 290
	br[l_478#], defer[1]
.286 00B409F27C00 common_code
	.%operands 8 1 0 a0 A0 @b31 @B31 @b31 @B31 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:894 0
	alu[@b31, a0, AND, @b31]
.287 00AA70001700 common_code
	.%operands 8 1 0 b5 B5 -- 0 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:894 1
l_477#:
	alu[--, b5, OR, 0]
.288 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:894 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.289 00B40AF2BC00 common_code
	.%operands 8 1 0 a0 A0 @b47 @B47 @b47 @B47 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:894 0
	alu[@b47, a0, AND, @b47]
.290 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:895 0
l_478#:
	alu[--, --, B, b0]
.%import_expr common_code 291 <40:40:13,34:22:0> &bp 297 +
.291 00D84A408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:895 0 297
	beq[l_482#]
.292 00A44000171F common_code
	.%operands 8 1 0 b5 B5 -- 31 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:895 0
	alu[a0, b5, AND, 31]
.293 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:895 1
	alu[--, a0, OR, 0]
.294 009200008600 common_code
	.%operands 296 1 0 -- -- -- 1 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:895 0
	alu_shf[b0, --, ~B, 1, <<indirect]
.%import_expr common_code 295 <40:40:13,34:22:0> &bp 300 +
.295 00D84B108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:895 1 300
	br[l_483#], defer[1]
.296 00A44EE000EE common_code
	.%operands 8 1 0 b0 B0 @a110 @A110 @a110 @A110 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:895 0
	alu[@a110, b0, AND, @a110]
.297 00AA70001700 common_code
	.%operands 8 1 0 b5 B5 -- 0 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:895 1
l_482#:
	alu[--, b5, OR, 0]
.298 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:895 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.299 00B40FE3F800 common_code
	.%operands 8 1 0 a0 A0 @b126 @B126 @b126 @B126 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:895 0
	alu[@b126, a0, AND, @b126]
.300 008B5008A206 common_code
	.%operands 8 1 0 -- 8 a6 A6 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:898 0
l_483#:
	alu_shf[a0, 8, OR, a6, <<11]
.301 040F50008100 common_code
	.%operands 1 1 1 -- 0 a0 A0 -- -- $0 $W0
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:898 1
	pcie[write_pci, $0, 0, <<8, a0, 1], ctx_swap[s5], defer[1]
.302 00F4001C3180 common_code
	.%operands 0 1 0 -- 268 -- -- $0 $W0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:897 0
	immed[$0, 268, <<16]
.%import_expr common_code 303 <40:40:13,34:22:0> &bp 243 +
.303 00D83CC08038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:896 0 243
	br[l_593#]
.304 00B0C00C7005 common_code
	.%operands 8 1 0 -- 28 a5 A5 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
l_525#:
	alu[b0, 28, +, a5]
.305 00A0C00C1005 common_code
	.%operands 8 1 0 -- 4 a5 A5 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, 4, +, a5]
.306 00FC06EC0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	local_csr_wr[active_lm_addr_1, a0]
.307 00FC09600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	local_csr_wr[active_lm_addr_2, b0]
.308 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	nop
.309 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	nop
.310 01A00008C000 common_code
	.%operands 256 1 0 -- -- *l$index1++ *L10 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, --, B, *l$index1++], no_cc
.311 04AAC0080000 common_code
	.%operands 8 1 0 *l$index2 *L20 a0 A0 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, *l$index2, -, a0]
.312 00A08003B400 common_code
	.%operands 8 1 0 a0 A0 @b109 @B109 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, a0, +, @b109]
.313 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[--, --, B, a0]
.%import_expr common_code 314 <40:40:13,34:22:0> &bp 357 +
.314 00D859408129 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0 357
	blt[l_582#]
.315 01A00008C400 common_code
	.%operands 256 1 0 -- -- *l$index1-- *L10 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, --, B, *l$index1--], no_cc
.316 00B440088000 common_code
	.%operands 8 1 0 *l$index1 *L10 a0 A0 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[b0, *l$index1, AND, a0]
.317 00A0C00C3005 common_code
	.%operands 8 1 0 -- 12 a5 A5 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, 12, +, a5]
.318 00FC09EC0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	local_csr_wr[active_lm_addr_3, a0]
.319 00A0801C0401 common_code
	.%operands 8 1 0 a1 A1 -- 1 a1 A1 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a1, a1, +, 1]
.320 0091D0000200 common_code
	.%operands 264 1 0 -- -- b0 B0 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu_shf[b0, --, B, b0, <<3]
.321 00F00FF01BFF common_code
	.%operands 0 1 0 -- 65535 -- -- b6 B6 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	immed[b6, 65535, <<0]
.322 04A00008C000 common_code
	.%operands 264 1 0 -- -- *l$index3++ *L30 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, --, B, *l$index3++]
.323 00C001080800 common_code
	.%operands 0 1 0 b2 B2 a0 A0 b2 B2 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	ld_field[b2, 0001, a0, >>0]
.324 04A098200231 common_code
	.%operands 8 1 0 *l$index3-- *L30 b0 B0 $2 $W2 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[$2, *l$index3--, +, b0]
.325 00A400033A20 common_code
	.%operands 8 1 0 *l$index1 *L10 @b78 @B78 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:901 0
	alu[a0, *l$index1, AND, @b78]
.326 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:901 0
	alu_shf[a0, --, B, a0, <<3]
.327 008B30001600 common_code
	.%operands 8 1 0 a0 A0 b5 B5 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:901 0
	alu_shf[a0, a0, OR, b5, <<13]
.328 00AA58000C00 common_code
	.%operands 8 1 0 b3 B3 a0 A0 $0 $W0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:901 0
	alu[$0, b3, OR, a0]
.329 0485800561FF common_code
	.%operands 8 1 0 -- 255 *l$index3 *L30 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu_shf[a0, 255, AND, *l$index3, >>24]
.330 0099402C0AFF common_code
	.%operands 8 1 0 b2 B2 -- 255 b2 B2 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu_shf[b2, b2, AND~, 255, <<12]
.331 009B40280A00 common_code
	.%operands 8 1 0 b2 B2 a0 A0 b2 B2 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu_shf[b2, b2, OR, a0, <<12]
.332 00C001180001 common_code
	.%operands 0 1 0 a1 A1 -- -- b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	ld_field_w_clr[b0, 0001, a1, <<0]
.333 00F00D0C0000 common_code
	.%operands 0 1 0 -- 53248 -- -- a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	immed[a0, 53248, <<0]
.334 009BE0000200 common_code
	.%operands 8 1 0 a0 A0 b0 B0 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	alu_shf[b0, a0, OR, b0, <<2]
.335 008B2000020A common_code
	.%operands 8 1 0 a10 A10 b0 B0 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	alu_shf[a0, a10, OR, b0, <<14]
.336 0080E0080100 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	alu_shf[a0, --, B, a0, >>14]
.337 00F440001B03 common_code
	.%operands 0 1 0 b6 B6 -- 3 b6 B6 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	immed_w1[b6, 3]
.338 00B400001800 common_code
	.%operands 8 1 0 a0 A0 b6 B6 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	alu[b0, a0, AND, b6]
.339 008920201A02 common_code
	.%operands 8 1 0 a2 A2 b6 B6 a2 A2 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	alu_shf[a2, a2, AND~, b6, <<14]
.340 008B20200202 common_code
	.%operands 8 1 0 a2 A2 b0 B0 a2 A2 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:902 0
	alu_shf[a2, a2, OR, b0, <<14]
.341 00B0C00010AE common_code
	.%operands 8 1 0 b4 B4 @a46 @A46 b0 B0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:903 0
	alu[b0, b4, +, @a46]
.342 00F0006C0000 common_code
	.%operands 0 1 0 -- 1536 -- -- a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:903 0
	immed[a0, 1536, <<0]
.343 008B50000200 common_code
	.%operands 8 1 0 a0 A0 b0 B0 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:903 0
	alu_shf[a0, a0, OR, b0, <<11]
.344 040E60008300 common_code
	.%operands 2 1 0 -- 0 a0 A0 -- -- $0 $R0
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:903 0
	pcie[read_pci, $0, 0, <<8, a0, 1], sig_done[s6]
.345 00A4000C3C01 common_code
	.%operands 8 1 0 a1 A1 -- 15 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, a1, AND, 15]
.346 0081E0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu_shf[a0, --, B, a0, <<2]
.347 00A080002800 common_code
	.%operands 8 1 0 a0 A0 b10 B10 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[a0, a0, +, b10]
.348 00FC066C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	local_csr_wr[active_lm_addr_0, a0]
.349 00A058100002 common_code
	.%operands 264 1 0 -- -- a2 A2 $1 $W1 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[$1, --, B, a2]
.350 00A018300800 common_code
	.%operands 264 1 0 -- -- b2 B2 $3 $W3 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	alu[$3, --, B, b2]
.351 00F0000D8000 common_code
	.%operands 0 1 0 -- 96 -- -- a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	immed[a0, 96, <<0]
.352 00F4400C1000 common_code
	.%operands 0 1 0 a0 A0 -- 4 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 0
	immed_w1[a0, 4]
.353 040F56008300 common_code
	.%operands 1 4 0 -- 0 a0 A0 -- -- $0 $W0
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:904 0
	pcie[write_pci, $0, 0, <<8, a0, 4], sig_done[s5]
.%import_expr common_code 354 <40:40:13,34:22:0> &bp 243 +
.354 00E03CE40060 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:892 2 243
	ctx_arb[s6, s5], all, br[l_593#], defer[2]
.355 00A0A20C8220 common_code
	.%operands 8 1 0 *l$index1 *L10 -- 32 *l$index1 *L10 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:892 1
	alu[*l$index1, *l$index1, +, 32]
.356 00A020001400 common_code
	.%operands 264 1 0 -- -- b5 B5 *l$index0 *L00 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:892 0
	alu[*l$index0, --, B, b5]
.%import_expr common_code 357 <40:40:13,34:22:0> &bp 363 +
.357 00D05AC01426 common_code
	.%operands 0 1 0 -- -- b5 B5 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:899 0 363
l_582#:
	br_bclr[b5, 5, l_585#]
.358 00A44000171F common_code
	.%operands 8 1 0 b5 B5 -- 31 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:899 0
	alu[a0, b5, AND, 31]
.359 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:899 1
	alu[--, a0, OR, 0]
.360 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:899 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.%import_expr common_code 361 <40:40:13,34:22:0> &bp 366 +
.361 00D85B908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:899 1 366
	br[l_586#], defer[1]
.362 00B409F27C00 common_code
	.%operands 8 1 0 a0 A0 @b31 @B31 @b31 @B31 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:899 0
	alu[@b31, a0, AND, @b31]
.363 00AA70001700 common_code
	.%operands 8 1 0 b5 B5 -- 0 -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:899 1
l_585#:
	alu[--, b5, OR, 0]
.364 008200008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:899 0
	alu_shf[a0, --, ~B, 1, <<indirect]
.365 00B40AF2BC00 common_code
	.%operands 8 1 0 a0 A0 @b47 @B47 @b47 @B47 -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:899 0
	alu[@b47, a0, AND, @b47]
.%import_expr common_code 366 <40:40:13,34:22:0> &bp 243 +
.366 00E03CC40001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 645 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:900 0 243
l_586#:
	ctx_arb[voluntary], br[l_593#]
.367 00A000760000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a7 A7 -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:862 0
/******/                  nfd_cfg_check_cfg_msg(&cfg_msg, &nfd_cfg_sig_pci_out,
l_673#:
	alu[a7, --, B, $0]
.%import_expr common_code 368 <40:40:13,34:22:0> &bp 370 +
.368 00D05C848007 common_code
	.%operands 0 1 0 -- -- a7 A7 -- -- -- --
	.%line 88 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 370
/******/                  if (cfg_msg.msg_valid) {
l_677#:
	br_bset[a7, 31, l_8577#]
.%import_expr common_code 369 <40:40:13,34:22:0> &bp 37 +
.369 00E009440001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 88 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 37
	ctx_arb[voluntary], br[l_80#]
.370 009510082E07 common_code
	.%operands 8 1 0 b11 B11 a7 A7 b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
/******/                      nfd_cfg_parse_msg((void *) &cfg_msg, NFD_CFG_PCI_OUT);
l_8577#:
	alu_shf[b0, b11, AND, a7, <<15]
.371 00AA40000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 1
	alu[a0, b0, OR, 0]
.372 008DF0500100 common_code
	.%operands 136 1 0 b0 B0 -- -- a5 A5 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:853 0
	asr[a5, b0, >>31]
.%import_expr common_code 373 <27:20:8,7:0:0> nfd_cfg_base0 &v 32 >> 0xffff &
.373 00F040001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w0[b4, nfd_cfg_base0]
.%import_expr common_code 374 <27:20:24,7:0:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.374 00F440001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w1[b4, nfd_cfg_base0]
.%import_expr common_code 375 <27:20:8,7:0:0> nfd_cfg_base0 &v 0 + 0xffff &
.375 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 376 <27:20:24,7:0:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.376 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w1[b0, nfd_cfg_base0]
.377 00A080000000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[a0, a0, +, b0]
.378 00B880401005 common_code
	.%operands 24 1 0 a5 A5 b4 B4 b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[b4, a5, +carry, b4]
.379 009080081300 common_code
	.%operands 8 1 0 b4 B4 a0 A0 b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:857 0
	dbl_shf[b0, b4, a0, >>8]
.380 0094800C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:857 0
	alu_shf[b0, b0, AND, 255, <<24]
.381 044054400000 common_code
	.%operands 2 2 0 b0 B0 a0 A0 -- -- $4 $R4
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:857 0
	mem[read, $4, b0, <<8, a0, 3], ctx_swap[s5]
.382 00A4000C0D85 common_code
	.%operands 8 1 0 $5 $R5 -- 3 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[a0, $5, AND, 3]
.%import_expr common_code 383 <40:40:13,34:22:0> &bp 386 +
.383 00D860808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0 386
	beq[l_762#]
.%import_expr common_code 384 <40:40:13,34:22:0> &bp 387 +
.384 00D860D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 1 387
	br[l_763#], defer[1]
.385 009A30508607 common_code
	.%operands 8 1 0 a7 A7 -- 1 b5 B5 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:853 0
	alu_shf[b5, a7, OR, 1, <<29]
.386 00B040500007 common_code
	.%operands 264 1 0 -- -- a7 A7 b5 B5 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
l_762#:
	alu[b5, --, B, a7]
.387 00C001101400 common_code
	.%operands 0 1 0 b5 B5 -- -- a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
l_763#:
	ld_field_w_clr[a0, 0001, b5, >>0]
.388 00AAB00D0000 common_code
	.%operands 8 1 0 a0 A0 -- 64 -- -- -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[--, a0, -, 64]
.%import_expr common_code 389 <40:40:13,34:22:0> &bp 394 +
.389 00D862808129 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0 394
	blt[l_765#]
.390 00F0800C0000 common_code
	.%operands 0 1 0 -- -1 -- 0 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed[a0, -1, 0]
.%import_expr common_code 391 <40:40:13,34:22:0> &bp 397 +
.391 00D863608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 2 397
	br[l_766#], defer[2]
.392 00C182081600 common_code
	.%operands 0 1 0 b5 B5 a0 A0 b5 B5 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:853 1
	ld_field[b5, 0010, a0, <<8]
.393 00A000701400 common_code
	.%operands 264 1 0 -- -- b5 B5 a7 A7 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:25 0
	alu[a7, --, B, b5]
.394 00A000701400 common_code
	.%operands 264 1 0 -- -- b5 B5 a7 A7 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
l_765#:
	alu[a7, --, B, b5]
.395 00C182008207 common_code
	.%operands 0 1 0 a7 A7 -- 0 a7 A7 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	ld_field[a7, 0010, 0, <<8]
.396 00B040500007 common_code
	.%operands 264 1 0 -- -- a7 A7 b5 B5 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[b5, --, B, a7]
.%import_expr common_code 397 <40:40:13,34:22:0> &bp 435 +
.397 00D06CC08484 common_code
	.%operands 0 1 0 -- -- $4 $R4 -- -- -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0 435
l_766#:
	br_bclr[$4, 0, l_903#]
.398 00C081101505 common_code
	.%operands 0 1 0 b5 B5 -- -- a5 A5 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
	ld_field_w_clr[a5, 0001, b5, >>8]
.399 008BD0082A05 common_code
	.%operands 8 1 0 b10 B10 a5 A5 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu_shf[a0, b10, OR, a5, <<3]
.400 009B70609605 common_code
	.%operands 8 1 0 a5 A5 -- 5 b6 B6 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu_shf[b6, a5, OR, 5, <<9]
.401 00B44060189E common_code
	.%operands 8 1 0 b6 B6 @a30 @A30 b6 B6 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[b6, b6, AND, @a30]
.%import_expr common_code 402 <27:20:8,7:0:0> nfd_cfg_base0 &v 32 >> 0xffff &
.402 00F040001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w0[b4, nfd_cfg_base0]
.%import_expr common_code 403 <27:20:24,7:0:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.403 00F440001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w1[b4, nfd_cfg_base0]
.%import_expr common_code 404 <27:20:8,7:0:0> nfd_cfg_base0 &v 0 + 0xffff &
.404 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 405 <27:20:24,7:0:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.405 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w1[b0, nfd_cfg_base0]
.406 00F207FE0006 common_code
	.%operands 0 1 0 -- 32640 -- -- a6 A6 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed[a6, 32640, <<8]
.407 00A080000000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[a0, a0, +, b0]
.408 00A880501300 common_code
	.%operands 24 1 0 -- 0 b4 B4 a5 A5 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[a5, 0, +carry, b4]
.409 009510401606 common_code
	.%operands 8 1 0 a6 A6 b5 B5 b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu_shf[b4, a6, AND, b5, <<15]
.410 00BA40001300 common_code
	.%operands 8 1 0 b4 B4 -- 0 b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 1
	alu[b0, b4, OR, 0]
.411 009DF0401100 common_code
	.%operands 136 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:853 0
	asr[b4, b4, >>31]
.412 00F207FE0006 common_code
	.%operands 0 1 0 -- 32640 -- -- a6 A6 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed[a6, 32640, <<8]
.413 00B080000000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[b0, a0, +, b0]
.414 00A880001005 common_code
	.%operands 24 1 0 a5 A5 b4 B4 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[a0, a5, +carry, b4]
.415 009080400300 common_code
	.%operands 8 1 0 a0 A0 b0 B0 b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:859 0
	dbl_shf[b4, a0, b0, >>8]
.416 0084800C12FF common_code
	.%operands 8 1 0 b4 B4 -- 255 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:859 0
	alu_shf[a0, b4, AND, 255, <<24]
.417 004050A00200 common_code
	.%operands 2 2 2 a0 A0 b0 B0 -- -- $10 $R10
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:859 2
	mem[read, $10, a0, <<8, b0, 1], ctx_swap[s5], defer[2]
.418 00A000962000 common_code
	.%operands 264 1 0 -- -- $8 $R8 a9 A9 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:853 1
	alu[a9, --, B, $8]
.419 00B000862400 common_code
	.%operands 264 1 0 -- -- $9 $R9 b8 B8 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:853 0
	alu[b8, --, B, $9]
.%import_expr common_code 420 <27:20:8,7:0:0> nfd_cfg_base0 &v 32 >> 0xffff &
.420 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 421 <27:20:24,7:0:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.421 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w1[b0, nfd_cfg_base0]
.%import_expr common_code 422 <27:20:8,17:10:0> nfd_cfg_base0 &v 0 + 0xffff &
.422 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w0[a0, nfd_cfg_base0]
.%import_expr common_code 423 <27:20:24,17:10:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.423 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	immed_w1[a0, nfd_cfg_base0]
.424 00A0C0001800 common_code
	.%operands 8 1 0 b6 B6 a0 A0 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[a0, b6, +, a0]
.425 00A880500300 common_code
	.%operands 24 1 0 -- 0 b0 B0 a5 A5 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[a5, 0, +carry, b0]
.426 009510001606 common_code
	.%operands 8 1 0 a6 A6 b5 B5 b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu_shf[b0, a6, AND, b5, <<15]
.427 00BA40400300 common_code
	.%operands 8 1 0 b0 B0 -- 0 b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 1
	alu[b4, b0, OR, 0]
.428 009DF0000100 common_code
	.%operands 136 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:853 0
	asr[b0, b0, >>31]
.429 00B080401000 common_code
	.%operands 8 1 0 a0 A0 b4 B4 b4 B4 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[b4, a0, +, b4]
.430 00A880500005 common_code
	.%operands 24 1 0 a5 A5 b0 B0 a5 A5 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 0
	alu[a5, a5, +carry, b0]
.431 008080001305 common_code
	.%operands 8 1 0 a5 A5 b4 B4 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:861 0
	dbl_shf[a0, a5, b4, >>8]
.432 00848007FE00 common_code
	.%operands 8 1 0 a0 A0 -- 255 a0 A0 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:861 0
	alu_shf[a0, a0, AND, 255, <<24]
.433 005C50C01000 common_code
	.%operands 2 1 0 a0 A0 b4 B4 -- -- $12 $R12
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:861 0
	mem[read32, $12, a0, <<8, b4, 1], ctx_swap[s5]
.%import_expr common_code 434 <40:40:13,34:22:0> &bp 37 +
.434 00E009440001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:861 0 37
	ctx_arb[voluntary], br[l_80#]
.%import_expr common_code 435 <40:40:13,34:22:0> &bp 37 +
.435 00E009640001 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:853 2 37
l_903#:
	ctx_arb[voluntary], defer[2], br[l_80#]
.436 00F000002300 common_code
	.%operands 0 1 0 -- 0 -- -- b8 B8 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:853 1
	immed[b8, 0, <<0]
.437 00F0000C0009 common_code
	.%operands 0 1 0 -- 0 -- -- a9 A9 -- --
	.%line 89 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:853 0
	immed[a9, 0, <<0]
.%import_expr common_code 438 <40:40:13,34:22:0> &bp 441 +
.438 00D06E54FC07 common_code
	.%operands 0 1 1 -- -- a7 A7 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 1 441
/******/                  cache_desc_vnic_setup((void *) &cfg_msg);
l_905#:
	br_bset[a7, 30, l_921#], defer[1]
.439 00B040000007 common_code
	.%operands 264 1 0 -- -- a7 A7 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:869 0
	alu[b0, --, B, a7]
.%import_expr common_code 440 <40:40:13,34:22:0> &bp 443 +
.440 00D06EC4003E common_code
	.%operands 0 1 0 -- -- b0 B0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0 443
	br_bset[b0, 29, l_922#]
.%import_expr common_code 441 <40:40:13,34:22:0> &bp 519 +
.441 00D881D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 1 519
l_921#:
	br[l_8597#], defer[1]
.442 008810708607 common_code
	.%operands 8 1 0 a7 A7 -- 1 a7 A7 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:870 0
	alu_shf[a7, a7, AND~, 1, <<31]
.443 00C081180107 common_code
	.%operands 0 1 0 a7 A7 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
l_922#:
	ld_field_w_clr[b0, 0001, a7, >>8]
.444 00A000000000 common_code
	.%operands 264 1 0 -- -- b0 B0 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[a0, --, B, b0]
.445 00C081180107 common_code
	.%operands 0 1 0 a7 A7 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	ld_field_w_clr[b0, 0001, a7, >>8]
.%import_expr common_code 446 <40:40:13,34:22:0> &bp 451 +
.446 00D070D00026 common_code
	.%operands 0 1 1 -- -- b0 B0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:871 1 451
	br_bclr[b0, 5, l_927#], defer[1]
.447 00B44040031F common_code
	.%operands 8 1 0 b0 B0 -- 31 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:871 0
	alu[b4, b0, AND, 31]
.448 00AA70001300 common_code
	.%operands 8 1 0 b4 B4 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:871 1
	alu[--, b4, OR, 0]
.449 009400002121 common_code
	.%operands 40 1 0 -- 1 b8 B8 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:871 0
	alu_shf[b0, 1, AND, b8, >>indirect]
.%import_expr common_code 450 <40:40:13,34:22:0> &bp 453 +
.450 00D871408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:871 0 453
	br[l_928#]
.451 00AA70001300 common_code
	.%operands 8 1 0 b4 B4 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:871 1
l_927#:
	alu[--, b4, OR, 0]
.452 009400088509 common_code
	.%operands 40 1 0 -- 1 a9 A9 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:871 0
	alu_shf[b0, 1, AND, a9, >>indirect]
.453 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
l_928#:
	alu[--, --, B, b0]
.%import_expr common_code 454 <40:40:13,34:22:0> &bp 464 +
.454 00D874008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0 464
	beq[l_935#]
.455 009A40008607 common_code
	.%operands 8 1 0 a7 A7 -- 1 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu_shf[b0, a7, OR, 1, <<28]
.456 00C081100105 common_code
	.%operands 0 1 0 b0 B0 -- -- a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:872 0
	ld_field_w_clr[a5, 0001, b0, >>8]
.457 00B4004C0C05 common_code
	.%operands 8 1 0 a5 A5 -- 3 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:872 0
	alu[b4, a5, AND, 3]
.458 0091D0401200 common_code
	.%operands 264 1 0 -- -- b4 B4 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:872 0
	alu_shf[b4, --, B, b4, <<3]
.459 00AA70001300 common_code
	.%operands 8 1 0 b4 B4 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:872 1
	alu[--, b4, OR, 0]
.460 009000623100 common_code
	.%operands 296 1 0 -- -- $12 $R12 b6 B6 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:872 0
	alu_shf[b6, --, B, $12, >>indirect]
.%import_expr common_code 461 <40:40:13,34:22:0> &bp 465 +
.461 00D874608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 2 465
	br[l_936#], defer[2]
.462 00B000762800 common_code
	.%operands 264 1 0 -- -- $10 $R10 b7 B7 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:870 1
	alu[b7, --, B, $10]
.463 00A000662C00 common_code
	.%operands 264 1 0 -- -- $11 $R11 a6 A6 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:870 0
	alu[a6, --, B, $11]
.464 009840008607 common_code
	.%operands 8 1 0 a7 A7 -- 1 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
l_935#:
	alu_shf[b0, a7, AND~, 1, <<28]
.465 00C481100105 common_code
	.%operands 8 1 0 b0 B0 -- -- a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
l_936#:
	ld_field_w_clr[a5, 0001, b0, >>8], load_cc
.%import_expr common_code 466 <40:40:13,34:22:0> &bp 518 +
.466 00D881808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0 518
	beq[l_1082#]
.467 00BA804C0405 common_code
	.%operands 8 1 0 a5 A5 -- 1 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[b4, a5, -, 1]
.468 009180401200 common_code
	.%operands 264 1 0 -- -- b4 B4 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu_shf[b4, --, B, b4, <<8]
.469 00C081101107 common_code
	.%operands 0 1 0 b4 B4 -- -- a7 A7 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	ld_field_w_clr[a7, 0001, b4, >>8]
.470 008BD0582A07 common_code
	.%operands 8 1 0 b10 B10 a7 A7 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu_shf[a5, b10, OR, a7, <<3]
.471 00C182080207 common_code
	.%operands 0 1 0 b0 B0 a7 A7 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	ld_field[b0, 0010, a7, <<8]
.472 00C081100108 common_code
	.%operands 0 1 0 b0 B0 -- -- a8 A8 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	ld_field_w_clr[a8, 0001, b0, >>8]
.%import_expr common_code 473 <40:40:13,34:22:0> &bp 480 +
.473 00D078309808 common_code
	.%operands 0 1 3 -- -- a8 A8 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:873 3 480
	br_bclr[a8, 5, l_942#], defer[3]
.474 009B70509607 common_code
	.%operands 8 1 0 a7 A7 -- 5 b5 B5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:870 2
	alu_shf[b5, a7, OR, 5, <<9]
.475 00A000700000 common_code
	.%operands 264 1 0 -- -- b0 B0 a7 A7 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:870 1
	alu[a7, --, B, b0]
.476 00B4000C7C08 common_code
	.%operands 8 1 0 a8 A8 -- 31 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:873 0
	alu[b0, a8, AND, 31]
.477 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:873 1
	alu[--, b0, OR, 0]
.478 009400002121 common_code
	.%operands 40 1 0 -- 1 b8 B8 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:873 0
	alu_shf[b0, 1, AND, b8, >>indirect]
.%import_expr common_code 479 <40:40:13,34:22:0> &bp 482 +
.479 00D878808038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:873 0 482
	br[l_943#]
.480 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:873 1
l_942#:
	alu[--, b0, OR, 0]
.481 009400088509 common_code
	.%operands 40 1 0 -- 1 a9 A9 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:873 0
	alu_shf[b0, 1, AND, a9, >>indirect]
.482 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
l_943#:
	alu[--, --, B, b0]
.%import_expr common_code 483 <40:40:13,34:22:0> &bp 498 +
.483 00D87C808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0 498
	beq[l_1010#]
.%import_expr common_code 484 <27:20:8,7:0:0> nfd_cfg_base0 &v 32 >> 0xffff &
.484 00F040001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	immed_w0[b4, nfd_cfg_base0]
.%import_expr common_code 485 <27:20:24,7:0:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.485 00F440001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	immed_w1[b4, nfd_cfg_base0]
.%import_expr common_code 486 <27:20:8,7:0:0> nfd_cfg_base0 &v 0 + 0xffff &
.486 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 487 <27:20:24,7:0:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.487 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	immed_w1[b0, nfd_cfg_base0]
.488 00A080500005 common_code
	.%operands 8 1 0 a5 A5 b0 B0 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[a5, a5, +, b0]
.489 00A880801300 common_code
	.%operands 24 1 0 -- 0 b4 B4 a8 A8 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[a8, 0, +carry, b4]
.490 009510082E07 common_code
	.%operands 8 1 0 b11 B11 a7 A7 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu_shf[b0, b11, AND, a7, <<15]
.491 00BA40400300 common_code
	.%operands 8 1 0 b0 B0 -- 0 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 1
	alu[b4, b0, OR, 0]
.492 009DF0000100 common_code
	.%operands 136 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:870 0
	asr[b0, b0, >>31]
.493 00A080501005 common_code
	.%operands 8 1 0 a5 A5 b4 B4 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[a5, a5, +, b4]
.494 00B880400008 common_code
	.%operands 24 1 0 a8 A8 b0 B0 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[b4, a8, +carry, b0]
.495 009080081305 common_code
	.%operands 8 1 0 b4 B4 a5 A5 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:875 0
	dbl_shf[b0, b4, a5, >>8]
.496 0094800C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:875 0
	alu_shf[b0, b0, AND, 255, <<24]
.497 044050A00005 common_code
	.%operands 2 2 0 b0 B0 a5 A5 -- -- $10 $R10
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:875 0
	mem[read, $10, b0, <<8, a5, 1], ctx_swap[s5]
.498 00C081180107 common_code
	.%operands 0 1 0 a7 A7 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
l_1010#:
	ld_field_w_clr[b0, 0001, a7, >>8]
.499 00B440000303 common_code
	.%operands 8 1 0 b0 B0 -- 3 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[b0, b0, AND, 3]
.500 00AAF0000303 common_code
	.%operands 8 1 0 b0 B0 -- 3 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[--, b0, -, 3]
.%import_expr common_code 501 <40:40:13,34:22:0> &bp 519 +
.501 00D881C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0 519
	bne[l_8597#]
.502 00B44050149E common_code
	.%operands 8 1 0 b5 B5 @a30 @A30 b5 B5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[b5, b5, AND, @a30]
.%import_expr common_code 503 <27:20:8,7:0:0> nfd_cfg_base0 &v 32 >> 0xffff &
.503 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 504 <27:20:24,7:0:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.504 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	immed_w1[b0, nfd_cfg_base0]
.%import_expr common_code 505 <27:20:8,17:10:0> nfd_cfg_base0 &v 0 + 0xffff &
.505 00F0400C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	immed_w0[a5, nfd_cfg_base0]
.%import_expr common_code 506 <27:20:24,17:10:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.506 00F4400C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	immed_w1[a5, nfd_cfg_base0]
.507 00A0C0501405 common_code
	.%operands 8 1 0 b5 B5 a5 A5 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[a5, b5, +, a5]
.508 00A880800300 common_code
	.%operands 24 1 0 -- 0 b0 B0 a8 A8 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[a8, 0, +carry, b0]
.509 009510482E07 common_code
	.%operands 8 1 0 b11 B11 a7 A7 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu_shf[b4, b11, AND, a7, <<15]
.510 00BA40001300 common_code
	.%operands 8 1 0 b4 B4 -- 0 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 1
	alu[b0, b4, OR, 0]
.511 009DF0401100 common_code
	.%operands 136 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:870 0
	asr[b4, b4, >>31]
.512 00A080500005 common_code
	.%operands 8 1 0 a5 A5 b0 B0 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[a5, a5, +, b0]
.513 00B880001008 common_code
	.%operands 24 1 0 a8 A8 b4 B4 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
	alu[b0, a8, +carry, b4]
.514 008080880305 common_code
	.%operands 8 1 0 b0 B0 a5 A5 a8 A8 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:877 0
	dbl_shf[a8, b0, a5, >>8]
.515 00948007FE08 common_code
	.%operands 8 1 0 a8 A8 -- 255 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:877 0
	alu_shf[b0, a8, AND, 255, <<24]
.516 045C50C00005 common_code
	.%operands 2 1 0 b0 B0 a5 A5 -- -- $12 $R12
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:877 0
	mem[read32, $12, b0, <<8, a5, 1], ctx_swap[s5]
.%import_expr common_code 517 <40:40:13,34:22:0> &bp 519 +
.517 00D881C08038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 519
	br[l_8597#]
.518 008810780221 common_code
	.%operands 8 1 0 b0 B0 -- 1 a7 A7 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
l_1082#:
	alu_shf[a7, b0, AND~, 1, <<31]
.519 00B040000007 common_code
	.%operands 264 1 0 -- -- a7 A7 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:870 0
l_8597#:
	alu[b0, --, B, a7]
.%import_expr common_code 520 <40:40:13,34:22:0> &bp 651 +
.520 00D0A2C4003F common_code
	.%operands 0 1 0 -- -- b0 B0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0 651
	br_bset[b0, 30, l_1305#]
.%import_expr common_code 521 <40:40:13,34:22:0> &bp 651 +
.521 00D0A2C0003E common_code
	.%operands 0 1 0 -- -- b0 B0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0 651
	br_bclr[b0, 29, l_1305#]
.522 00A480000000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[a0, a0, +8, b0]
.523 0095C0088507 common_code
	.%operands 8 1 0 -- 1 a7 A7 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
	alu_shf[b0, 1, AND, a7, >>28]
.%import_expr common_code 524 <40:40:13,34:22:0> &bp 578 +
.524 00D890808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0 578
	beq[l_1186#]
.525 0091B0480200 common_code
	.%operands 264 1 0 -- -- a0 A0 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
	alu_shf[b4, --, B, a0, <<5]
.526 00A08050130C common_code
	.%operands 8 1 0 -- 12 b4 B4 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[a5, 12, +, b4]
.527 00FC066C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	local_csr_wr[active_lm_addr_0, a5]
.528 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	nop
.529 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	nop
.530 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	nop
.531 00A000584400 common_code
	.%operands 264 1 0 -- -- *l$index0-- *L00 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[a5, --, B, *l$index0--]
.%import_expr common_code 532 <40:40:13,34:22:0> &bp 578 +
.532 00D09084A405 common_code
	.%operands 0 1 0 -- -- a5 A5 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0 578
	br_bset[a5, 8, l_1186#]
.533 00FC06E01300 common_code
	.%operands 0 1 0 b4 B4 -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	local_csr_wr[active_lm_addr_1, b4]
.534 00C001101805 common_code
	.%operands 0 1 0 b6 B6 -- -- a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	ld_field_w_clr[a5, 0001, b6, >>0]
.535 00AA300C0005 common_code
	.%operands 8 1 0 a5 A5 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 1
	alu[--, a5, OR, 0]
.536 009000008600 common_code
	.%operands 296 1 0 -- -- -- 1 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:869 0
	alu_shf[b0, --, B, 1, <<indirect]
.537 00F0000C0230 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index1++ *L10 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	immed[*l$index1++, 0, <<0]
.538 00F0000C0220 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index1 *L10 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	immed[*l$index1, 0, <<0]
.539 00AAE1000301 common_code
	.%operands 8 1 0 b0 B0 -- 1 *l$index0++ *L00 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[*l$index0++, b0, -, 1]
.540 00C001180007 common_code
	.%operands 0 1 0 a7 A7 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
	ld_field_w_clr[b0, 0001, a7, >>0]
.541 00AAF0000340 common_code
	.%operands 8 1 0 b0 B0 -- 64 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[--, b0, -, 64]
.%import_expr common_code 542 <40:40:13,34:22:0> &bp 548 +
.542 00D889308128 common_code
	.%operands 16 1 3 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 3 548
	bge[l_1089#], defer[3]
.543 00C088008250 common_code
	.%operands 0 1 0 *l$index0 *L00 -- 0 *l$index0 *L00 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:869 2
	ld_field[*l$index0, 1000, 0, <<24]
.544 0081E0580200 common_code
	.%operands 264 1 0 -- -- a0 A0 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:869 1
	alu_shf[a5, --, B, a0, <<2]
.545 0081C0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:886 0
	alu_shf[a0, --, B, a0, <<4]
.546 00B0C0000340 common_code
	.%operands 8 1 0 b0 B0 -- 64 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[b0, b0, +, 64]
.547 00C088000250 common_code
	.%operands 0 1 0 *l$index0 *L00 b0 B0 *l$index0 *L00 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	ld_field[*l$index0, 1000, b0, <<24]
.548 00B08000130C common_code
	.%operands 8 1 0 -- 12 b4 B4 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
l_1089#:
	alu[b0, 12, +, b4]
.549 00FC09600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	local_csr_wr[active_lm_addr_2, b0]
.550 00F007F003FF common_code
	.%operands 0 1 0 -- 32767 -- -- b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	immed[b0, 32767, <<0]
.551 0081C205E600 common_code
	.%operands 264 1 0 -- -- -- 185 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:886 1
	alu_shf[--, --, B, 185, <<4]
.552 124406088300 common_code
	.%operands 4 0 0 -- 0 a0 A0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:886 0
	mem[atomic_write_imm, --, 0, a0, 4], indirect_ref
.553 0C8975000250 common_code
	.%operands 8 1 0 *l$index2 *L20 b0 B0 *l$index2 *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu_shf[*l$index2, *l$index2, AND~, b0, <<9]
.554 0C8B85008650 common_code
	.%operands 8 1 0 *l$index2 *L20 -- 1 *l$index2 *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu_shf[*l$index2, *l$index2, OR, 1, <<8]
.555 04B000080000 common_code
	.%operands 264 1 0 -- -- *l$index2 *L20 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[b0, --, B, *l$index2]
.556 00C001080006 common_code
	.%operands 0 1 0 b0 B0 a6 A6 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	ld_field[b0, 0001, a6, <<0]
.557 08A021000000 common_code
	.%operands 264 1 0 -- -- b0 B0 *l$index2++ *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[*l$index2++, --, B, b0]
.558 00B080037405 common_code
	.%operands 8 1 0 a5 A5 @b93 @B93 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[b0, a5, +, @b93]
.559 00FC09E00300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	local_csr_wr[active_lm_addr_3, b0]
.560 08A021001C00 common_code
	.%operands 264 1 0 -- -- b7 B7 *l$index2++ *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[*l$index2++, --, B, b7]
.561 08F0000C0210 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index2++ *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	immed[*l$index2++, 0, <<0]
.562 08F0000C0210 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index2++ *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	immed[*l$index2++, 0, <<0]
.563 00C001101800 common_code
	.%operands 0 1 0 b6 B6 -- -- a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	ld_field_w_clr[a0, 0001, b6, >>0]
.564 00AA800C2000 common_code
	.%operands 8 1 0 a0 A0 -- 8 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[a0, a0, -, 8]
.565 00F4081C3180 common_code
	.%operands 0 1 0 -- 33036 -- -- $0 $W0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:887 0
	immed[$0, 33036, <<16]
.566 00B4000C3C00 common_code
	.%operands 8 1 0 a0 A0 -- 15 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:887 0
	alu[b0, a0, AND, 15]
.567 00F4000F0000 common_code
	.%operands 0 1 0 -- 192 -- -- a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:887 0
	immed[a0, 192, <<16]
.568 008AE0000200 common_code
	.%operands 8 1 0 a0 A0 b0 B0 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:887 0
	alu_shf[a0, a0, OR, b0, <<18]
.569 008A68108600 common_code
	.%operands 8 1 0 a0 A0 -- 1 $1 $W1 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:887 0
	alu_shf[$1, a0, OR, 1, <<26]
.570 00A080037805 common_code
	.%operands 8 1 0 a5 A5 @b94 @B94 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:889 0
	alu[a0, a5, +, @b94]
.571 009B5008A200 common_code
	.%operands 8 1 0 -- 8 a0 A0 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:889 0
	alu_shf[b0, 8, OR, a0, <<11]
.572 000F60000320 common_code
	.%operands 1 1 0 -- 0 b0 B0 -- -- $0 $W0
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:889 0
	pcie[write_pci, $0, 0, <<8, b0, 1], sig_done[s6]
.573 008B5008B200 common_code
	.%operands 8 1 0 -- 12 a0 A0 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:888 0
	alu_shf[a0, 12, OR, a0, <<11]
.574 040F50108300 common_code
	.%operands 1 1 0 -- 0 a0 A0 -- -- $1 $W1
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:888 0
	pcie[write_pci, $1, 0, <<8, a0, 1], sig_done[s5]
.%import_expr common_code 575 <40:40:13,34:22:0> &bp 651 +
.575 00E0A2E40060 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:887 2 651
	ctx_arb[s5, s6], all, br[l_1305#], defer[2]
.576 08F0000C0200 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index2 *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:869 1
	immed[*l$index2, 0, <<0]
.577 08F0000C0220 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index3 *L30 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:869 0
	immed[*l$index3, 0, <<0]
.578 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
l_1186#:
	alu[--, --, B, b0]
.%import_expr common_code 579 <40:40:13,34:22:0> &bp 651 +
.579 00D8A2C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0 651
	bne[l_1305#]
.580 0091B0480200 common_code
	.%operands 264 1 0 -- -- a0 A0 b4 B4 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
	alu_shf[b4, --, B, a0, <<5]
.581 00B08000130C common_code
	.%operands 8 1 0 -- 12 b4 B4 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[b0, 12, +, b4]
.582 00FC06600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	local_csr_wr[active_lm_addr_0, b0]
.583 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	nop
.584 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	nop
.585 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	nop
.%import_expr common_code 586 <40:40:13,34:22:0> &bp 651 +
.586 00D0A2C0A450 common_code
	.%operands 0 1 0 -- -- *l$index0 *L00 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0 651
	br_bclr[*l$index0, 8, l_1305#]
.587 00B4005C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b5 B5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[b5, a0, AND, 32]
.%import_expr common_code 588 <40:40:13,34:22:0> &bp 596 +
.588 00D895208120 common_code
	.%operands 16 1 2 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:878 2 596
	beq[l_1191#], defer[2]
.589 00F4081C0180 common_code
	.%operands 0 1 0 -- 33024 -- -- $0 $W0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:883 1
	immed[$0, 33024, <<16]
.590 00F4004F0181 common_code
	.%operands 0 1 0 -- 1216 -- -- $1 $W1 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:883 0
	immed[$1, 1216, <<16]
.591 00B4000C7C00 common_code
	.%operands 8 1 0 a0 A0 -- 31 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:878 0
	alu[b0, a0, AND, 31]
.592 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:878 1
	alu[--, b0, OR, 0]
.593 009200008600 common_code
	.%operands 296 1 0 -- -- -- 1 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:878 0
	alu_shf[b0, --, ~B, 1, <<indirect]
.%import_expr common_code 594 <40:40:13,34:22:0> &bp 599 +
.594 00D895D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:878 1 599
	br[l_1192#], defer[1]
.595 00A44EE000EE common_code
	.%operands 8 1 0 b0 B0 @a110 @A110 @a110 @A110 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:878 0
	alu[@a110, b0, AND, @a110]
.596 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:878 1
l_1191#:
	alu[--, a0, OR, 0]
.597 008200508600 common_code
	.%operands 296 1 0 -- -- -- 1 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:878 0
	alu_shf[a5, --, ~B, 1, <<indirect]
.598 00B40FE3F805 common_code
	.%operands 8 1 0 a5 A5 @b126 @B126 @b126 @B126 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:878 0
	alu[@b126, a5, AND, @b126]
.599 00A030001400 common_code
	.%operands 264 1 0 -- -- b5 B5 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:879 0
l_1192#:
	alu[--, --, B, b5]
.%import_expr common_code 600 <40:40:13,34:22:0> &bp 606 +
.600 00D897808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:879 0 606
	beq[l_1196#]
.601 00B4000C7C00 common_code
	.%operands 8 1 0 a0 A0 -- 31 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:879 0
	alu[b0, a0, AND, 31]
.602 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:879 1
	alu[--, b0, OR, 0]
.603 008200508600 common_code
	.%operands 296 1 0 -- -- -- 1 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:879 0
	alu_shf[a5, --, ~B, 1, <<indirect]
.%import_expr common_code 604 <40:40:13,34:22:0> &bp 609 +
.604 00D898508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:879 1 609
	br[l_1197#], defer[1]
.605 00B409F27C05 common_code
	.%operands 8 1 0 a5 A5 @b31 @B31 @b31 @B31 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:879 0
	alu[@b31, a5, AND, @b31]
.606 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:879 1
l_1196#:
	alu[--, a0, OR, 0]
.607 008200508600 common_code
	.%operands 296 1 0 -- -- -- 1 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:879 0
	alu_shf[a5, --, ~B, 1, <<indirect]
.608 00B40AF2BC05 common_code
	.%operands 8 1 0 a5 A5 @b47 @B47 @b47 @B47 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:879 0
	alu[@b47, a5, AND, @b47]
.609 00A030001400 common_code
	.%operands 264 1 0 -- -- b5 B5 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:880 0
l_1197#:
	alu[--, --, B, b5]
.%import_expr common_code 610 <40:40:13,34:22:0> &bp 616 +
.610 00D89A008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:880 0 616
	beq[l_1201#]
.611 00B4000C7C00 common_code
	.%operands 8 1 0 a0 A0 -- 31 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:880 0
	alu[b0, a0, AND, 31]
.612 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:880 1
	alu[--, b0, OR, 0]
.613 009200008600 common_code
	.%operands 296 1 0 -- -- -- 1 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:880 0
	alu_shf[b0, --, ~B, 1, <<indirect]
.%import_expr common_code 614 <40:40:13,34:22:0> &bp 619 +
.614 00D89AD08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:880 1 619
	br[l_1202#], defer[1]
.615 00A44AF000AF common_code
	.%operands 8 1 0 b0 B0 @a47 @A47 @a47 @A47 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:880 0
	alu[@a47, b0, AND, @a47]
.616 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:880 1
l_1201#:
	alu[--, a0, OR, 0]
.617 008200508600 common_code
	.%operands 296 1 0 -- -- -- 1 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:880 0
	alu_shf[a5, --, ~B, 1, <<indirect]
.618 00B40BF2FC05 common_code
	.%operands 8 1 0 a5 A5 @b63 @B63 @b63 @B63 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:880 0
	alu[@b63, a5, AND, @b63]
.619 00A030001400 common_code
	.%operands 264 1 0 -- -- b5 B5 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:881 0
l_1202#:
	alu[--, --, B, b5]
.%import_expr common_code 620 <40:40:13,34:22:0> &bp 626 +
.620 00D89C808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:881 0 626
	beq[l_1206#]
.621 00B4000C7C00 common_code
	.%operands 8 1 0 a0 A0 -- 31 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:881 0
	alu[b0, a0, AND, 31]
.622 00AA70000300 common_code
	.%operands 8 1 0 b0 B0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:881 1
	alu[--, b0, OR, 0]
.623 009200008600 common_code
	.%operands 296 1 0 -- -- -- 1 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:881 0
	alu_shf[b0, --, ~B, 1, <<indirect]
.%import_expr common_code 624 <40:40:13,34:22:0> &bp 629 +
.624 00D89D508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:881 1 629
	br[l_1207#], defer[1]
.625 00A44DF000DF common_code
	.%operands 8 1 0 b0 B0 @a95 @A95 @a95 @A95 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:881 0
	alu[@a95, b0, AND, @a95]
.626 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:881 1
l_1206#:
	alu[--, a0, OR, 0]
.627 008200508600 common_code
	.%operands 296 1 0 -- -- -- 1 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:881 0
	alu_shf[a5, --, ~B, 1, <<indirect]
.628 00B40CF33C05 common_code
	.%operands 8 1 0 a5 A5 @b79 @B79 @b79 @B79 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:881 0
	alu[@b79, a5, AND, @b79]
.629 00FC06E01300 common_code
	.%operands 0 1 0 b4 B4 -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
l_1207#:
	local_csr_wr[active_lm_addr_1, b4]
.630 00B080001314 common_code
	.%operands 8 1 0 -- 20 b4 B4 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[b0, 20, +, b4]
.631 00FC09600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	local_csr_wr[active_lm_addr_2, b0]
.632 0081E0580200 common_code
	.%operands 264 1 0 -- -- a0 A0 a5 A5 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu_shf[a5, --, B, a0, <<2]
.633 00B080037405 common_code
	.%operands 8 1 0 a5 A5 @b93 @B93 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu[b0, a5, +, @b93]
.634 00FC09E00300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	local_csr_wr[active_lm_addr_3, b0]
.635 00F0000C0230 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index1++ *L10 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	immed[*l$index1++, 0, <<0]
.636 00F0000C0220 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index1 *L10 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	immed[*l$index1, 0, <<0]
.637 008985008650 common_code
	.%operands 8 1 0 *l$index0 *L00 -- 1 *l$index0 *L00 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	alu_shf[*l$index0, *l$index0, AND~, 1, <<8]
.638 08F0000C0210 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index2++ *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	immed[*l$index2++, 0, <<0]
.639 08F0000C0210 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index2++ *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:869 0
	immed[*l$index2++, 0, <<0]
.640 0081C0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:882 0
	alu_shf[a0, --, B, a0, <<4]
.641 0081C205E600 common_code
	.%operands 264 1 0 -- -- -- 185 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:882 1
	alu_shf[--, --, B, 185, <<4]
.642 124406088300 common_code
	.%operands 4 0 0 -- 0 a0 A0 -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:882 0
	mem[atomic_write_imm, --, 0, a0, 4], indirect_ref
.643 00A080037805 common_code
	.%operands 8 1 0 a5 A5 @b94 @B94 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:885 0
	alu[a0, a5, +, @b94]
.644 009B5008A200 common_code
	.%operands 8 1 0 -- 8 a0 A0 b0 B0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:885 0
	alu_shf[b0, 8, OR, a0, <<11]
.645 000F60000320 common_code
	.%operands 1 1 0 -- 0 b0 B0 -- -- $0 $W0
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:885 0
	pcie[write_pci, $0, 0, <<8, b0, 1], sig_done[s6]
.646 008B5008B200 common_code
	.%operands 8 1 0 -- 12 a0 A0 a0 A0 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:884 0
	alu_shf[a0, 12, OR, a0, <<11]
.647 040F50108300 common_code
	.%operands 1 1 0 -- 0 a0 A0 -- -- $1 $W1
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:884 0
	pcie[write_pci, $1, 0, <<8, a0, 1], sig_done[s5]
.648 00E000200060 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:883 2
	ctx_arb[s5, s6], all, defer[2]
.649 08F0000C0200 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index2 *L20 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:869 1
	immed[*l$index2, 0, <<0]
.650 08F0000C0220 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index3 *L30 -- --
	.%line 92 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:869 0
	immed[*l$index3, 0, <<0]
.%import_expr common_code 651 <40:40:13,34:22:0> &bp 653 +
.651 00D0A3408007 common_code
	.%operands 0 1 0 -- -- a7 A7 -- -- -- --
	.%line 94 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 653
/******/                  if (!cfg_msg.msg_valid) {
l_1305#:
	br_bclr[a7, 31, l_8581#]
.%import_expr common_code 652 <40:40:13,34:22:0> &bp 37 +
.652 00E009440001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 94 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 37
	ctx_arb[voluntary], br[l_80#]
.%import_expr common_code 653 <27:20:8,17:10:0> nfd_cfg_ring_num03 &v 0 + 0xffff &
.653 00F0400C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 98 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
/******/                                               NFD_CFG_RING_NUM(PCIE_ISL, 3),
l_8581#:
	immed_w0[a5, nfd_cfg_ring_num03]
.%import_expr common_code 654 <27:20:24,17:10:16> nfd_cfg_ring_num03 &v 0 + 0xffff0000 &
.654 00F4400C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 98 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
	immed_w1[a5, nfd_cfg_ring_num03]
.%import_expr common_code 655 <27:20:8,17:10:0> nfd_cfg_ring_num02 &v 0 + 0xffff &
.655 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 99 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
/******/                                               NFD_CFG_RING_NUM(PCIE_ISL, 2));
	immed_w0[a0, nfd_cfg_ring_num02]
.%import_expr common_code 656 <27:20:24,17:10:16> nfd_cfg_ring_num02 &v 0 + 0xffff0000 &
.656 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 99 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0
	immed_w1[a0, nfd_cfg_ring_num02]
.%import_expr common_code 657 <27:20:8,7:0:0> __addr_emem0 &i 0 + 32 >> 0xffff &
.657 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
/******/                      nfd_cfg_complete_cfg_msg(&cfg_msg,
	immed_w0[b0, __addr_emem0]
.%import_expr common_code 658 <27:20:24,7:0:16> __addr_emem0 &i 0 + 32 >> 0xffff0000 &
.658 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	immed_w1[b0, __addr_emem0]
.%import_expr common_code 659 <27:20:8,17:10:0> __addr_emem0 &i 0 + 0xffff &
.659 00F0400C0006 common_code
	.%operands 0 1 0 a6 A6 -- -- a6 A6 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	immed_w0[a6, __addr_emem0]
.%import_expr common_code 660 <27:20:24,17:10:16> __addr_emem0 &i 0 + 0xffff0000 &
.660 00F4400C0006 common_code
	.%operands 0 1 0 a6 A6 -- -- a6 A6 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	immed_w1[a6, __addr_emem0]
.661 009080480306 common_code
	.%operands 8 1 0 b0 B0 a6 A6 b4 B4 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	dbl_shf[b4, b0, a6, >>8]
.662 00F0000003FF common_code
	.%operands 0 1 0 -- 255 -- -- b0 B0 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	immed[b0, 255, <<0]
.663 00F444000300 common_code
	.%operands 0 1 0 b0 B0 -- 16384 b0 B0 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	immed_w1[b0, 16384]
.664 00A400600007 common_code
	.%operands 8 1 0 a7 A7 b0 B0 a6 A6 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	alu[a6, a7, AND, b0]
.665 009A10008606 common_code
	.%operands 8 1 0 a6 A6 -- 1 b0 B0 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	alu_shf[b0, a6, OR, 1, <<31]
.666 00A018000000 common_code
	.%operands 264 1 0 -- -- b0 B0 $0 $W0 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	alu[$0, --, B, b0]
.667 045450081305 common_code
	.%operands 3 1 0 b4 B4 a5 A5 -- -- $0 $W0
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:866 0
	mem[journal, $0, b4, <<8, a5, 1], sig_done[s5]
.668 045560001300 common_code
	.%operands 2 1 0 b4 B4 a0 A0 -- -- $0 $R0
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:867 0
	mem[get, $0, b4, <<8, a0, 1], sig_done[s6]
.669 00E000200060 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 2
	ctx_arb[s6, s5], all, defer[2]
.%import_expr common_code 670 <27:20:8,17:10:0> 553655296  542 _nfd_cfg_sig_sb &r 0 + 15 & 2 << | 0 | 65535 &
.670 00F0000C0000 common_code
	.%operands 0 1 0 -- -- -- 0 a0 A0 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:868 1
	immed[a0, (((553655296 | (((&remote(_nfd_cfg_sig_sb,542) + 0) & 15) << 2)) | 0) & 65535), 0]
.%import_expr common_code 671 <27:20:8,17:10:0> 553655296  542 _nfd_cfg_sig_sb &r 0 + 15 & 2 << | 0 | 16 >>
.671 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:868 0
	immed_w1[a0, (((553655296 | (((&remote(_nfd_cfg_sig_sb,542) + 0) & 15) << 2)) | 0) >> 16)]
.%import_expr common_code 672 <40:40:13,34:22:0> &bp 674 +
.672 00D8A881C232 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0 674
	br_signal[s7, l_8572#]
.673 00A000760000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a7 A7 -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:865 0
	alu[a7, --, B, $0]
.674 101C00088300 common_code
	.%operands 0 0 0 a0 A0 -- 0 -- -- -- --
	.%line 95 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:868 0
l_8572#:
	ct[interthread_signal, --, a0, 0, 1]
.%import_expr common_code 675 <40:40:13,34:22:0> &bp 37 +
.675 00E009440001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 104 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:852 0 37
/******/              ctx_swap();
	ctx_arb[voluntary], br[l_80#]
.%import_expr common_code 676 <40:40:13,34:22:0> &bp 1262 +
.676 00D93B804031 common_code
	.%operands 0 1 0 -- 1 -- -- -- -- -- --
	.%line 106 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:25 0 1262
/******/       } else if (ctx() == 1) {
l_1479#:
	br!=ctx[1, l_2003#]
.%import_expr common_code 677 <40:40:13,34:22:0> &bp 712 +
.677 00D8B200C233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0 712
/******/              send_desc_complete_send();  /* Swaps once */
l_1482#:
	br_!signal[s3, l_1582#]
.678 008060020D00 common_code
	.%operands 264 1 0 -- -- $3 $R3 a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:969 0
	alu_shf[a0, --, B, $3, >>6]
.679 00BA80137C00 common_code
	.%operands 8 1 0 a0 A0 @b95 @B95 b1 B1 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:969 0
	alu[b1, a0, -, @b95]
.680 00C001100400 common_code
	.%operands 0 1 0 b1 B1 -- -- a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:969 0
	ld_field_w_clr[a0, 0001, b1, <<0]
.681 00B0CDF37C00 common_code
	.%operands 8 1 0 @b95 @B95 a0 A0 @b95 @B95 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:969 0
	alu[@b95, @b95, +, a0]
.682 10611000810D common_code
	.%operands 1 1 1 a13 A13 -- 0 -- -- $0 $W0
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:973 1
	cls[write_be, $0, a13, 0, 1], ctx_swap[s1], defer[1]
.683 00F0003C2580 common_code
	.%operands 0 1 0 -- 777 -- -- $0 $W0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:971 0
	immed[$0, 777, <<0]
.%import_expr common_code 684 <40:40:13,34:22:0> &bp 709 +
.684 00D8B1408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0 709
	br[l_8598#]
.685 00A08EFC04EF common_code
	.%operands 8 1 0 @a111 @A111 -- 1 @a111 @A111 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
l_1571#:
	alu[@a111, @a111, +, 1]
.686 00A4000CFCEF common_code
	.%operands 8 1 0 @a111 @A111 -- 63 a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu[a0, @a111, AND, 63]
.687 0081E0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu_shf[a0, --, B, a0, <<2]
.688 00A08002F800 common_code
	.%operands 8 1 0 a0 A0 @b62 @B62 a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu[a0, a0, +, @b62]
.689 00FC066C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	local_csr_wr[active_lm_addr_0, a0]
.690 00F001FF8000 common_code
	.%operands 0 1 0 -- 8160 -- -- a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	immed[a0, 8160, <<0]
.691 00F001FF8001 common_code
	.%operands 0 1 0 -- 8160 -- -- a1 A1 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	immed[a1, 8160, <<0]
.692 00F000800B90 common_code
	.%operands 0 1 0 -- 2192 -- -- b2 B2 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:974 0
	immed[b2, 2192, <<0]
.693 00B000180000 common_code
	.%operands 264 1 0 -- -- *l$index0 *L00 b1 B1 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu[b1, --, B, *l$index0]
.694 0085B0000600 common_code
	.%operands 8 1 0 a0 A0 b1 B1 a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu_shf[a0, a0, AND, b1, <<5]
.695 00A0C00C7000 common_code
	.%operands 8 1 0 -- 28 a0 A0 a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu[a0, 28, +, a0]
.696 0085B0100601 common_code
	.%operands 8 1 0 a1 A1 b1 B1 a1 A1 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu_shf[a1, a1, AND, b1, <<5]
.697 00A0C01C7001 common_code
	.%operands 8 1 0 -- 28 a1 A1 a1 A1 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu[a1, 28, +, a1]
.698 00FC06EC0001 common_code
	.%operands 0 1 0 a1 A1 -- -- -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	local_csr_wr[active_lm_addr_1, a1]
.699 00FC096C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	local_csr_wr[active_lm_addr_2, a0]
.700 00C081100502 common_code
	.%operands 0 1 0 b1 B1 -- -- a2 A2 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	ld_field_w_clr[a2, 0001, b1, >>8]
.701 00C001100401 common_code
	.%operands 0 1 0 b1 B1 -- -- a1 A1 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	ld_field_w_clr[a1, 0001, b1, >>0]
.702 00C081100500 common_code
	.%operands 0 1 0 b1 B1 -- -- a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	ld_field_w_clr[a0, 0001, b1, >>8]
.703 08A0A0088002 common_code
	.%operands 8 1 0 a2 A2 *l$index1 *L10 *l$index2 *L20 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu[*l$index2, a2, +, *l$index1]
.704 008BC0189201 common_code
	.%operands 8 1 0 -- 4 a1 A1 a1 A1 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:974 0
	alu_shf[a1, 4, OR, a1, <<4]
.705 008B02080A00 common_code
	.%operands 8 1 0 b2 B2 a0 A0 -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:974 1
	alu_shf[--, b2, OR, a0, <<16]
.706 124700088301 common_code
	.%operands 4 0 0 -- 0 a1 A1 -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 0 fiid:974 0
	mem[add_imm, --, 0, a1, 1], indirect_ref
.707 00C081100500 common_code
	.%operands 0 1 0 b1 B1 -- -- a0 A0 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	ld_field_w_clr[a0, 0001, b1, >>8]
.708 00B08EF3BC00 common_code
	.%operands 8 1 0 a0 A0 @b111 @B111 @b111 @B111 -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
	alu[@b111, a0, +, @b111]
.709 00AAF0037CEF common_code
	.%operands 8 1 0 @b95 @B95 @a111 @A111 -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0
l_8598#:
	alu[--, @b95, -, @a111]
.%import_expr common_code 710 <40:40:13,34:22:0> &bp 685 +
.710 00D8AB408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0 685
	bne[l_1571#]
.%import_expr common_code 711 <40:40:13,34:22:0> &bp 713 +
.711 00D8B2408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:967 0 713
	br[l_8599#]
.712 00E000000001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 109 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:968 0
l_1582#:
	ctx_arb[voluntary]
.713 00AAC003FCEF common_code
	.%operands 8 1 0 @b127 @B127 @a111 @A111 a0 A0 -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:953 0
/******/      if ((desc_dma_issued - desc_dma_served) < NFD_OUT_DESC_MAX_IN_FLIGHT) {
l_8599#:
	alu[a0, @b127, -, @a111]
.714 00AAB00D0000 common_code
	.%operands 8 1 0 a0 A0 -- 64 -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:953 0
	alu[--, a0, -, 64]
.%import_expr common_code 715 <40:40:13,34:22:0> &bp 750 +
.715 00D8BB808124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:953 0 750
	bhs[l_1727#]
.716 00A07000009F common_code
	.%operands 264 1 0 -- -- @a31 @A31 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
/******/          ret = select_queue(&queue, &cached_bmsk);
	alu[--, --, B, @a31]
.%import_expr common_code 717 <40:40:13,34:22:0> &bp 740 +
.717 00D8B9008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0 740
	bne[l_1608#]
.718 00A07000008F common_code
	.%operands 264 1 0 -- -- @a15 @A15 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
	alu[--, --, B, @a15]
.%import_expr common_code 719 <40:40:13,34:22:0> &bp 729 +
.719 00D8B6408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0 729
	bne[l_1603#]
.720 00A0700000AF common_code
	.%operands 264 1 0 -- -- @a47 @A47 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
	alu[--, --, B, @a47]
.%import_expr common_code 721 <40:40:13,34:22:0> &bp 725 +
.721 00D8B5408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0 725
	beq[l_1600#]
.%import_expr common_code 722 <40:40:13,34:22:0> &bp 740 +
.722 00D8B9208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 2 740
	br[l_1608#], defer[2]
.723 00A049F000AF common_code
	.%operands 264 1 0 -- -- @a47 @A47 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:954 1
	alu[@a31, --, B, @a47]
.724 00F0000C048F common_code
	.%operands 0 1 0 -- 1 -- -- @a15 @A15 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:954 0
	immed[@a15, 1, <<0]
.725 00A03002FC00 common_code
	.%operands 264 1 0 -- -- @b63 @B63 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
l_1600#:
	alu[--, --, B, @b63]
.%import_expr common_code 726 <40:40:13,34:22:0> &bp 738 +
.726 00D8B8808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0 738
	beq[l_1607#]
.%import_expr common_code 727 <40:40:13,34:22:0> &bp 740 +
.727 00D8B9108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 1 740
	br[l_1608#], defer[1]
.728 00A009F2FC00 common_code
	.%operands 264 1 0 -- -- @b63 @B63 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:954 0
	alu[@a31, --, B, @b63]
.729 00A03002FC00 common_code
	.%operands 264 1 0 -- -- @b63 @B63 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
l_1603#:
	alu[--, --, B, @b63]
.%import_expr common_code 730 <40:40:13,34:22:0> &bp 734 +
.730 00D8B7808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0 734
	beq[l_1605#]
.%import_expr common_code 731 <40:40:13,34:22:0> &bp 740 +
.731 00D8B9208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 2 740
	br[l_1608#], defer[2]
.732 00A009F2FC00 common_code
	.%operands 264 1 0 -- -- @b63 @B63 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:954 1
	alu[@a31, --, B, @b63]
.733 00F0000C008F common_code
	.%operands 0 1 0 -- 0 -- -- @a15 @A15 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:954 0
	immed[@a15, 0, <<0]
.734 00A0700000AF common_code
	.%operands 264 1 0 -- -- @a47 @A47 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
l_1605#:
	alu[--, --, B, @a47]
.%import_expr common_code 735 <40:40:13,34:22:0> &bp 738 +
.735 00D8B8808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0 738
	beq[l_1607#]
.%import_expr common_code 736 <40:40:13,34:22:0> &bp 740 +
.736 00D8B9108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 1 740
	br[l_1608#], defer[1]
.737 00A049F000AF common_code
	.%operands 264 1 0 -- -- @a47 @A47 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:954 0
	alu[@a31, --, B, @a47]
.%import_expr common_code 738 <40:40:13,34:22:0> &bp 748 +
.738 00D8BB108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:953 1 748
l_1607#:
	br[l_1613#], defer[1]
.739 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:953 0
	immed[a0, 1, <<0]
.740 00A04010009F common_code
	.%operands 264 1 0 -- -- @a31 @A31 a1 A1 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
l_1608#:
	alu[a1, --, B, @a31]
.741 00A7400C0001 common_code
	.%operands 8 1 0 a1 A1 -- -- a0 A0 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
	ffs[a0, a1]
.742 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 1
	alu[--, a0, OR, 0]
.743 008800108601 common_code
	.%operands 40 1 0 a1 A1 -- 1 a1 A1 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:954 0
	alu_shf[a1, a1, AND~, 1, <<indirect]
.744 00A049F00001 common_code
	.%operands 264 1 0 -- -- a1 A1 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
	alu[@a31, --, B, a1]
.745 00B04010008F common_code
	.%operands 264 1 0 -- -- @a15 @A15 b1 B1 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
	alu[b1, --, B, @a15]
.746 009BB0100600 common_code
	.%operands 8 1 0 a0 A0 b1 B1 b1 B1 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:954 0
	alu_shf[b1, a0, OR, b1, <<5]
.747 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:953 0
	immed[a0, 0, <<0]
.748 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:953 0
/******/          if (ret) {
l_1613#:
	alu[--, --, B, a0]
.%import_expr common_code 749 <40:40:13,34:22:0> &bp 762 +
.749 00D8BE808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:953 0 762
	beq[l_8575#]
.750 00AAC003FCEF common_code
	.%operands 8 1 0 @b127 @B127 @a111 @A111 a0 A0 -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:939 0
/******/      if ((desc_dma_issued - desc_dma_served) < NFD_OUT_DESC_MAX_IN_FLIGHT) {
l_1727#:
	alu[a0, @b127, -, @a111]
.751 00AAB00D0000 common_code
	.%operands 8 1 0 a0 A0 -- 64 -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:939 0
	alu[--, a0, -, 64]
.%import_expr common_code 752 <40:40:13,34:22:0> &bp 933 +
.752 00D8E9408124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 901 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:939 0 933
	bhs[l_1865#]
.753 00A07000009F common_code
	.%operands 264 1 0 -- -- @a31 @A31 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
/******/          ret = select_queue(&queue, &cached_bmsk);
	alu[--, --, B, @a31]
.%import_expr common_code 754 <40:40:13,34:22:0> &bp 923 +
.754 00D8E6C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0 923
	bne[l_1746#]
.755 00A07000008F common_code
	.%operands 264 1 0 -- -- @a15 @A15 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
	alu[--, --, B, @a15]
.%import_expr common_code 756 <40:40:13,34:22:0> &bp 912 +
.756 00D8E4008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0 912
	bne[l_1741#]
.757 00A0700000AF common_code
	.%operands 264 1 0 -- -- @a47 @A47 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
	alu[--, --, B, @a47]
.%import_expr common_code 758 <40:40:13,34:22:0> &bp 908 +
.758 00D8E3008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0 908
	beq[l_1738#]
.%import_expr common_code 759 <40:40:13,34:22:0> &bp 923 +
.759 00D8E6E08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 2 923
	br[l_1746#], defer[2]
.760 00A049F000AF common_code
	.%operands 264 1 0 -- -- @a47 @A47 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:940 1
	alu[@a31, --, B, @a47]
.761 00F0000C048F common_code
	.%operands 0 1 0 -- 1 -- -- @a15 @A15 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:940 0
	immed[@a15, 1, <<0]
.762 008BC0100628 common_code
	.%operands 8 1 0 -- 8 b1 B1 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
/******/          _start_send(&queue);
l_8575#:
	alu_shf[a1, 8, OR, b1, <<4]
.763 104310008201 common_code
	.%operands 2 1 2 -- 0 a1 A1 -- -- $0 $R0
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 2
	mem[atomic_read, $0, 0, a1, 1], ctx_swap[s1], defer[2]
.764 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:955 1
	immed[a0, 0, <<0]
.765 0081B0200600 common_code
	.%operands 264 1 0 -- -- b1 B1 a2 A2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:953 0
	alu_shf[a2, --, B, b1, <<5]
.766 00A0C01C3002 common_code
	.%operands 8 1 0 -- 12 a2 A2 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a1, 12, +, a2]
.767 00FC066C0001 common_code
	.%operands 0 1 0 a1 A1 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	local_csr_wr[active_lm_addr_0, a1]
.768 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	nop
.769 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	nop
.770 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	nop
.771 00A000184400 common_code
	.%operands 264 1 0 -- -- *l$index0-- *L00 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a1, --, B, *l$index0--]
.%import_expr common_code 772 <40:40:13,34:22:0> &bp 883 +
.772 00D0DCC0A401 common_code
	.%operands 0 1 0 -- -- a1 A1 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0 883
	br_bclr[a1, 8, l_1706#]
.773 00A0C01C6002 common_code
	.%operands 8 1 0 -- 24 a2 A2 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a1, 24, +, a2]
.774 00FC06EC0001 common_code
	.%operands 0 1 0 a1 A1 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	local_csr_wr[active_lm_addr_1, a1]
.775 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	nop
.776 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	nop
.777 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	nop
.778 00A00018C400 common_code
	.%operands 264 1 0 -- -- *l$index1-- *L10 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a1, --, B, *l$index1--]
.779 00AAF0060001 common_code
	.%operands 8 1 0 $0 $R0 a1 A1 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[--, $0, -, a1]
.%import_expr common_code 780 <40:40:13,34:22:0> &bp 829 +
.780 00D8CF408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0 829
	beq[l_1682#]
.781 00A0800E0001 common_code
	.%operands 8 1 0 a1 A1 -- 128 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a0, a1, +, 128]
.782 00A400027800 common_code
	.%operands 8 1 0 a0 A0 @b30 @B30 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a0, a0, AND, @b30]
.783 00AAC0360000 common_code
	.%operands 8 1 0 $0 $R0 a0 A0 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a3, $0, -, a0]
.784 00A070000003 common_code
	.%operands 264 1 0 -- -- a3 A3 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[--, --, B, a3]
.%import_expr common_code 785 <40:40:13,34:22:0> &bp 790 +
.785 00D8C5B08128 common_code
	.%operands 16 1 3 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 3 790
	bge[l_1652#], defer[3]
.786 00B0CFF3FF01 common_code
	.%operands 8 1 0 @b127 @B127 -- 1 @b127 @B127 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:955 2
	alu[@b127, @b127, +, 1]
.787 00A4000DFC01 common_code
	.%operands 8 1 0 a1 A1 -- 127 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:955 1
	alu[a0, a1, AND, 127]
.788 00BAC02E0000 common_code
	.%operands 8 1 0 -- 128 a0 A0 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:955 0
	alu[b2, 128, -, a0]
.789 00B0C0200803 common_code
	.%operands 8 1 0 b2 B2 a3 A3 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[b2, b2, +, a3]
.790 00B440584001 common_code
	.%operands 8 1 0 *l$index0++ *L00 a1 A1 b5 B5 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
l_1652#:
	alu[b5, *l$index0++, AND, a1]
.791 0091D0501600 common_code
	.%operands 264 1 0 -- -- b5 B5 b5 B5 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu_shf[b5, --, B, b5, <<3]
.792 0081D0000A00 common_code
	.%operands 264 1 0 -- -- b2 B2 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu_shf[a0, --, B, b2, <<3]
.793 00BA804C0400 common_code
	.%operands 8 1 0 a0 A0 -- 1 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[b4, a0, -, 1]
.794 00A44000100B common_code
	.%operands 8 1 0 b4 B4 a11 A11 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a0, b4, AND, a11]
.795 0098C008020B common_code
	.%operands 8 1 0 b0 B0 a11 A11 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu_shf[b0, b0, AND~, a11, <<20]
.796 009AC0080200 common_code
	.%operands 8 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu_shf[b0, b0, OR, a0, <<20]
.797 00A000084000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a0, --, B, *l$index0++]
.798 00C001080000 common_code
	.%operands 0 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	ld_field[b0, 0001, a0, >>0]
.799 00A098201611 common_code
	.%operands 8 1 0 *l$index0-- *L00 b5 B5 $2 $W2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[$2, *l$index0--, +, b5]
.800 00A400033801 common_code
	.%operands 8 1 0 a1 A1 @b78 @B78 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:959 0
	alu[a0, a1, AND, @b78]
.801 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:959 0
	alu_shf[a0, --, B, a0, <<3]
.802 008B30000600 common_code
	.%operands 8 1 0 a0 A0 b1 B1 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:959 0
	alu_shf[a0, a0, OR, b1, <<13]
.803 00AA58000C00 common_code
	.%operands 8 1 0 b3 B3 a0 A0 $0 $W0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:959 0
	alu[$0, b3, OR, a0]
.804 0085800541FF common_code
	.%operands 8 1 0 -- 255 *l$index0 *L00 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu_shf[a0, 255, AND, *l$index0, >>24]
.805 0099400C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu_shf[b0, b0, AND~, 255, <<12]
.806 009B40080200 common_code
	.%operands 8 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu_shf[b0, b0, OR, a0, <<12]
.807 00A00003FC00 common_code
	.%operands 264 1 0 -- -- @b127 @B127 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a0, --, B, @b127]
.808 00C001181000 common_code
	.%operands 0 1 0 a0 A0 -- -- b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:960 0
	ld_field_w_clr[b4, 0001, a0, <<0]
.809 00F00D0C0400 common_code
	.%operands 0 1 0 -- 53249 -- -- a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:960 0
	immed[a0, 53249, <<0]
.810 009BE0401200 common_code
	.%operands 8 1 0 a0 A0 b4 B4 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:960 0
	alu_shf[b4, a0, OR, b4, <<2]
.811 008B2000120A common_code
	.%operands 8 1 0 a10 A10 b4 B4 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:960 0
	alu_shf[a0, a10, OR, b4, <<14]
.812 0080E0080100 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:960 0
	alu_shf[a0, --, B, a0, >>14]
.813 00B400402400 common_code
	.%operands 8 1 0 a0 A0 b9 B9 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:960 0
	alu[b4, a0, AND, b9]
.814 00A0C0100801 common_code
	.%operands 8 1 0 b2 B2 a1 A1 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a1, b2, +, a1]
.815 00A08FF008FF common_code
	.%operands 8 1 0 @a127 @A127 b2 B2 @a127 @A127 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[@a127, @a127, +, b2]
.816 00A44033FF3F common_code
	.%operands 8 1 0 @b127 @B127 -- 63 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[a3, @b127, AND, 63]
.817 00C182100A00 common_code
	.%operands 0 1 0 b2 B2 -- -- a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	ld_field_w_clr[a0, 0010, b2, <<8]
.818 0081E0380203 common_code
	.%operands 264 1 0 -- -- a3 A3 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu_shf[a3, --, B, a3, <<2]
.819 00B08022F803 common_code
	.%operands 8 1 0 a3 A3 @b62 @B62 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[b2, a3, +, @b62]
.820 00FC09600B00 common_code
	.%operands 0 1 0 b2 B2 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	local_csr_wr[active_lm_addr_2, b2]
.821 008920502605 common_code
	.%operands 8 1 0 a5 A5 b9 B9 a5 A5 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:960 0
	alu_shf[a5, a5, AND~, b9, <<14]
.822 008B20501205 common_code
	.%operands 8 1 0 a5 A5 b4 B4 a5 A5 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:960 0
	alu_shf[a5, a5, OR, b4, <<14]
.823 00A058100005 common_code
	.%operands 264 1 0 -- -- a5 A5 $1 $W1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[$1, --, B, a5]
.824 00A018300000 common_code
	.%operands 264 1 0 -- -- b0 B0 $3 $W3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[$3, --, B, b0]
.825 040F1600830C common_code
	.%operands 1 4 0 -- 0 a12 A12 -- -- $0 $W0
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:961 0
	pcie[write_pci, $0, 0, <<8, a12, 4], sig_done[s1]
.826 00C001000400 common_code
	.%operands 0 1 0 a0 A0 b1 B1 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	ld_field[a0, 0001, b1, <<0]
.827 08A060000000 common_code
	.%operands 264 1 0 -- -- a0 A0 *l$index2 *L20 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[*l$index2, --, B, a0]
.828 00F0000C0800 common_code
	.%operands 0 1 0 -- 2 -- -- a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	immed[a0, 2, <<0]
.829 00AAF0060001 common_code
	.%operands 8 1 0 $0 $R0 a1 A1 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
l_1682#:
	alu[--, $0, -, a1]
.%import_expr common_code 830 <40:40:13,34:22:0> &bp 842 +
.830 00D8D2808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0 842
	bne[l_1688#]
.831 00B440400720 common_code
	.%operands 8 1 0 b1 B1 -- 32 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[b4, b1, AND, 32]
.%import_expr common_code 832 <40:40:13,34:22:0> &bp 838 +
.832 00D8D1808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:963 0 838
	beq[l_1686#]
.833 00B44020071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:963 0
	alu[b2, b1, AND, 31]
.834 00AA70000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:963 1
	alu[--, b2, OR, 0]
.835 009200208600 common_code
	.%operands 296 1 0 -- -- -- 1 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:963 0
	alu_shf[b2, --, ~B, 1, <<indirect]
.%import_expr common_code 836 <40:40:13,34:22:0> &bp 852 +
.836 00D8D5108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:963 1 852
	br[l_1692#], defer[1]
.837 00A44DF008DF common_code
	.%operands 8 1 0 b2 B2 @a95 @A95 @a95 @A95 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:963 0
	alu[@a95, b2, AND, @a95]
.838 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:963 1
l_1686#:
	alu[--, b1, OR, 0]
.839 008200308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:963 0
	alu_shf[a3, --, ~B, 1, <<indirect]
.%import_expr common_code 840 <40:40:13,34:22:0> &bp 852 +
.840 00D8D5108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:963 1 852
	br[l_1692#], defer[1]
.841 00B40CF33C03 common_code
	.%operands 8 1 0 a3 A3 @b79 @B79 @b79 @B79 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:963 0
	alu[@b79, a3, AND, @b79]
.842 00B440400720 common_code
	.%operands 8 1 0 b1 B1 -- 32 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
l_1688#:
	alu[b4, b1, AND, 32]
.%import_expr common_code 843 <40:40:13,34:22:0> &bp 849 +
.843 00D8D4408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:962 0 849
	beq[l_1691#]
.844 00B44020071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:962 0
	alu[b2, b1, AND, 31]
.845 00AA70000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:962 1
	alu[--, b2, OR, 0]
.846 009000208600 common_code
	.%operands 296 1 0 -- -- -- 1 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:962 0
	alu_shf[b2, --, B, 1, <<indirect]
.%import_expr common_code 847 <40:40:13,34:22:0> &bp 852 +
.847 00D8D5108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:962 1 852
	br[l_1692#], defer[1]
.848 00AA4DF008DF common_code
	.%operands 8 1 0 b2 B2 @a95 @A95 @a95 @A95 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:962 0
	alu[@a95, b2, OR, @a95]
.849 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:962 1
l_1691#:
	alu[--, b1, OR, 0]
.850 008000308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:962 0
	alu_shf[a3, --, B, 1, <<indirect]
.851 00BA0CF33C03 common_code
	.%operands 8 1 0 a3 A3 @b79 @B79 @b79 @B79 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:962 0
	alu[@b79, a3, OR, @b79]
.852 00AAC0388001 common_code
	.%operands 8 1 0 *l$index1 *L10 a1 A1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
l_1692#:
	alu[a3, *l$index1, -, a1]
.853 00AAB0037803 common_code
	.%operands 8 1 0 a3 A3 @b94 @B94 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	alu[--, a3, -, @b94]
.%import_expr common_code 854 <40:40:13,34:22:0> &bp 877 +
.854 00D8DB408124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0 877
	bhs[l_1704#]
.855 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:964 0
	alu[--, --, B, b4]
.%import_expr common_code 856 <40:40:13,34:22:0> &bp 862 +
.856 00D8D7808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:964 0 862
	beq[l_1697#]
.857 00B44020071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:964 0
	alu[b2, b1, AND, 31]
.858 00AA70000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:964 1
	alu[--, b2, OR, 0]
.859 008000308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:964 0
	alu_shf[a3, --, B, 1, <<indirect]
.%import_expr common_code 860 <40:40:13,34:22:0> &bp 865 +
.860 00D8D8508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:964 1 865
	br[l_1698#], defer[1]
.861 00BA09F27C03 common_code
	.%operands 8 1 0 a3 A3 @b31 @B31 @b31 @B31 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:964 0
	alu[@b31, a3, OR, @b31]
.862 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:964 1
l_1697#:
	alu[--, b1, OR, 0]
.863 008000308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:964 0
	alu_shf[a3, --, B, 1, <<indirect]
.864 00BA0AF2BC03 common_code
	.%operands 8 1 0 a3 A3 @b47 @B47 @b47 @B47 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:964 0
	alu[@b47, a3, OR, @b47]
.865 00AAF0088001 common_code
	.%operands 8 1 0 *l$index1 *L10 a1 A1 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
l_1698#:
	alu[--, *l$index1, -, a1]
.%import_expr common_code 866 <40:40:13,34:22:0> &bp 877 +
.866 00D8DB408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0 877
	bne[l_1704#]
.867 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:965 0
	alu[--, --, B, b4]
.%import_expr common_code 868 <40:40:13,34:22:0> &bp 874 +
.868 00D8DA808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:965 0 874
	beq[l_1703#]
.869 00B44010071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b1 B1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:965 0
	alu[b1, b1, AND, 31]
.870 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:965 1
	alu[--, b1, OR, 0]
.871 009200108600 common_code
	.%operands 296 1 0 -- -- -- 1 b1 B1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:965 0
	alu_shf[b1, --, ~B, 1, <<indirect]
.%import_expr common_code 872 <40:40:13,34:22:0> &bp 877 +
.872 00D8DB508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:965 1 877
	br[l_1704#], defer[1]
.873 00A44AF004AF common_code
	.%operands 8 1 0 b1 B1 @a47 @A47 @a47 @A47 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:965 0
	alu[@a47, b1, AND, @a47]
.874 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:965 1
l_1703#:
	alu[--, b1, OR, 0]
.875 008200308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:965 0
	alu_shf[a3, --, ~B, 1, <<indirect]
.876 00B40BF2FC03 common_code
	.%operands 8 1 0 a3 A3 @b63 @B63 @b63 @B63 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:965 0
	alu[@b63, a3, AND, @b63]
.877 00B0C01C6002 common_code
	.%operands 8 1 0 -- 24 a2 A2 b1 B1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
l_1704#:
	alu[b1, 24, +, a2]
.878 00FC09600700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	local_csr_wr[active_lm_addr_2, b1]
.879 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	nop
.880 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
	nop
.%import_expr common_code 881 <40:40:13,34:22:0> &bp 904 +
.881 00D8E2108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 1 904
	br[l_1722#], defer[1]
.882 08A060000001 common_code
	.%operands 264 1 0 -- -- a1 A1 *l$index2 *L20 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:955 0
	alu[*l$index2, --, B, a1]
.883 00B440400720 common_code
	.%operands 8 1 0 b1 B1 -- 32 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0
l_1706#:
	alu[b4, b1, AND, 32]
.%import_expr common_code 884 <40:40:13,34:22:0> &bp 890 +
.884 00D8DE808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:956 0 890
	beq[l_1709#]
.885 00A44010071F common_code
	.%operands 8 1 0 b1 B1 -- 31 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:956 0
	alu[a1, b1, AND, 31]
.886 00AA300C0001 common_code
	.%operands 8 1 0 a1 A1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:956 1
	alu[--, a1, OR, 0]
.887 009200208600 common_code
	.%operands 296 1 0 -- -- -- 1 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:956 0
	alu_shf[b2, --, ~B, 1, <<indirect]
.%import_expr common_code 888 <40:40:13,34:22:0> &bp 893 +
.888 00D8DF508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:956 1 893
	br[l_1710#], defer[1]
.889 00A44AF008AF common_code
	.%operands 8 1 0 b2 B2 @a47 @A47 @a47 @A47 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:956 0
	alu[@a47, b2, AND, @a47]
.890 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:956 1
l_1709#:
	alu[--, b1, OR, 0]
.891 008200108600 common_code
	.%operands 296 1 0 -- -- -- 1 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:956 0
	alu_shf[a1, --, ~B, 1, <<indirect]
.892 00B40BF2FC01 common_code
	.%operands 8 1 0 a1 A1 @b63 @B63 @b63 @B63 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:956 0
	alu[@b63, a1, AND, @b63]
.893 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:957 0
l_1710#:
	alu[--, --, B, b4]
.%import_expr common_code 894 <40:40:13,34:22:0> &bp 900 +
.894 00D8E1008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:957 0 900
	beq[l_1714#]
.895 00A44010071F common_code
	.%operands 8 1 0 b1 B1 -- 31 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:957 0
	alu[a1, b1, AND, 31]
.896 00AA300C0001 common_code
	.%operands 8 1 0 a1 A1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:957 1
	alu[--, a1, OR, 0]
.897 009200108600 common_code
	.%operands 296 1 0 -- -- -- 1 b1 B1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:957 0
	alu_shf[b1, --, ~B, 1, <<indirect]
.%import_expr common_code 898 <40:40:13,34:22:0> &bp 903 +
.898 00D8E1D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:957 1 903
	br[l_1715#], defer[1]
.899 00A44DF004DF common_code
	.%operands 8 1 0 b1 B1 @a95 @A95 @a95 @A95 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:957 0
	alu[@a95, b1, AND, @a95]
.900 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:957 1
l_1714#:
	alu[--, b1, OR, 0]
.901 008200108600 common_code
	.%operands 296 1 0 -- -- -- 1 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:957 0
	alu_shf[a1, --, ~B, 1, <<indirect]
.902 00B40CF33C01 common_code
	.%operands 8 1 0 a1 A1 @b79 @B79 @b79 @B79 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:957 0
	alu[@b79, a1, AND, @b79]
.903 00E000000001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:958 0
l_1715#:
	ctx_arb[voluntary]
.904 00E000280000 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:966 0
l_1722#:
	ctx_arb[--], defer[2]
.905 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:966 1
	nop
.906 00FC056C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:966 0
	local_csr_wr[active_ctx_wakeup_events, a0]
.%import_expr common_code 907 <40:40:13,34:22:0> &bp 750 +
.907 00D8BB808038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:955 0 750
	br[l_1727#]
.908 00A03002FC00 common_code
	.%operands 264 1 0 -- -- @b63 @B63 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
/******/          ret = select_queue(&queue, &cached_bmsk);
l_1738#:
	alu[--, --, B, @b63]
.%import_expr common_code 909 <40:40:13,34:22:0> &bp 921 +
.909 00D8E6408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0 921
	beq[l_1745#]
.%import_expr common_code 910 <40:40:13,34:22:0> &bp 923 +
.910 00D8E6D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 1 923
	br[l_1746#], defer[1]
.911 00A009F2FC00 common_code
	.%operands 264 1 0 -- -- @b63 @B63 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:940 0
	alu[@a31, --, B, @b63]
.912 00A03002FC00 common_code
	.%operands 264 1 0 -- -- @b63 @B63 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
l_1741#:
	alu[--, --, B, @b63]
.%import_expr common_code 913 <40:40:13,34:22:0> &bp 917 +
.913 00D8E5408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0 917
	beq[l_1743#]
.%import_expr common_code 914 <40:40:13,34:22:0> &bp 923 +
.914 00D8E6E08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 2 923
	br[l_1746#], defer[2]
.915 00A009F2FC00 common_code
	.%operands 264 1 0 -- -- @b63 @B63 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:940 1
	alu[@a31, --, B, @b63]
.916 00F0000C008F common_code
	.%operands 0 1 0 -- 0 -- -- @a15 @A15 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:940 0
	immed[@a15, 0, <<0]
.917 00A0700000AF common_code
	.%operands 264 1 0 -- -- @a47 @A47 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
l_1743#:
	alu[--, --, B, @a47]
.%import_expr common_code 918 <40:40:13,34:22:0> &bp 921 +
.918 00D8E6408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0 921
	beq[l_1745#]
.%import_expr common_code 919 <40:40:13,34:22:0> &bp 923 +
.919 00D8E6D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 1 923
	br[l_1746#], defer[1]
.920 00A049F000AF common_code
	.%operands 264 1 0 -- -- @a47 @A47 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:940 0
	alu[@a31, --, B, @a47]
.%import_expr common_code 921 <40:40:13,34:22:0> &bp 931 +
.921 00D8E8D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:939 1 931
l_1745#:
	br[l_1751#], defer[1]
.922 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:939 0
	immed[a0, 1, <<0]
.923 00A04000009F common_code
	.%operands 264 1 0 -- -- @a31 @A31 a0 A0 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
l_1746#:
	alu[a0, --, B, @a31]
.924 00B7401C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- b1 B1 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
	ffs[b1, a0]
.925 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 1
	alu[--, b1, OR, 0]
.926 008800008600 common_code
	.%operands 40 1 0 a0 A0 -- 1 a0 A0 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:940 0
	alu_shf[a0, a0, AND~, 1, <<indirect]
.927 00A049F00000 common_code
	.%operands 264 1 0 -- -- a0 A0 @a31 @A31 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
	alu[@a31, --, B, a0]
.928 00A04000008F common_code
	.%operands 264 1 0 -- -- @a15 @A15 a0 A0 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
	alu[a0, --, B, @a15]
.929 009BB0180600 common_code
	.%operands 8 1 0 b1 B1 a0 A0 b1 B1 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:940 0
	alu_shf[b1, b1, OR, a0, <<5]
.930 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 905 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:939 0
	immed[a0, 0, <<0]
.931 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:939 0
/******/          if (ret) {
l_1751#:
	alu[--, --, B, a0]
.%import_expr common_code 932 <40:40:13,34:22:0> &bp 945 +
.932 00D8EC408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 906 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:939 0 945
	beq[l_8576#]
.933 00AAC003FCEF common_code
	.%operands 8 1 0 @b127 @B127 @a111 @A111 a0 A0 -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:925 0
/******/      if ((desc_dma_issued - desc_dma_served) < NFD_OUT_DESC_MAX_IN_FLIGHT) {
l_1865#:
	alu[a0, @b127, -, @a111]
.934 00AAB00D0000 common_code
	.%operands 8 1 0 a0 A0 -- 64 -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:925 0
	alu[--, a0, -, 64]
.%import_expr common_code 935 <40:40:13,34:22:0> &bp 677 +
.935 00D8A9408124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 932 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:925 0 677
	bhs[l_1482#]
.936 00A0700000CF common_code
	.%operands 264 1 0 -- -- @a79 @A79 -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
/******/          ret = select_queue(&queue, &pending_bmsk);
	alu[--, --, B, @a79]
.%import_expr common_code 937 <40:40:13,34:22:0> &bp 1107 +
.937 00D914C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0 1107
	bne[l_1884#]
.938 00A0700000BF common_code
	.%operands 264 1 0 -- -- @a63 @A63 -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
	alu[--, --, B, @a63]
.%import_expr common_code 939 <40:40:13,34:22:0> &bp 1096 +
.939 00D912008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0 1096
	bne[l_1879#]
.940 00A0700000DF common_code
	.%operands 264 1 0 -- -- @a95 @A95 -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
	alu[--, --, B, @a95]
.%import_expr common_code 941 <40:40:13,34:22:0> &bp 1092 +
.941 00D911008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0 1092
	beq[l_1876#]
.%import_expr common_code 942 <40:40:13,34:22:0> &bp 1107 +
.942 00D914E08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 2 1107
	br[l_1884#], defer[2]
.943 00A04CF000DF common_code
	.%operands 264 1 0 -- -- @a95 @A95 @a79 @A79 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:926 1
	alu[@a79, --, B, @a95]
.944 00F0000C04BF common_code
	.%operands 0 1 0 -- 1 -- -- @a63 @A63 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:926 0
	immed[@a63, 1, <<0]
.945 008BC0100628 common_code
	.%operands 8 1 0 -- 8 b1 B1 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
/******/          _start_send(&queue);
l_8576#:
	alu_shf[a1, 8, OR, b1, <<4]
.946 104310008201 common_code
	.%operands 2 1 2 -- 0 a1 A1 -- -- $0 $R0
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 2
	mem[atomic_read, $0, 0, a1, 1], ctx_swap[s1], defer[2]
.947 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:941 1
	immed[a0, 0, <<0]
.948 0081B0200600 common_code
	.%operands 264 1 0 -- -- b1 B1 a2 A2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:939 0
	alu_shf[a2, --, B, b1, <<5]
.949 00A0C01C3002 common_code
	.%operands 8 1 0 -- 12 a2 A2 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a1, 12, +, a2]
.950 00FC066C0001 common_code
	.%operands 0 1 0 a1 A1 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	local_csr_wr[active_lm_addr_0, a1]
.951 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	nop
.952 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	nop
.953 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	nop
.954 00A000184400 common_code
	.%operands 264 1 0 -- -- *l$index0-- *L00 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a1, --, B, *l$index0--]
.%import_expr common_code 955 <40:40:13,34:22:0> &bp 1067 +
.955 00D10AC0A401 common_code
	.%operands 0 1 0 -- -- a1 A1 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0 1067
	br_bclr[a1, 8, l_1844#]
.956 00A0C01C6002 common_code
	.%operands 8 1 0 -- 24 a2 A2 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a1, 24, +, a2]
.957 00FC06EC0001 common_code
	.%operands 0 1 0 a1 A1 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	local_csr_wr[active_lm_addr_1, a1]
.958 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	nop
.959 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	nop
.960 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	nop
.961 00A00018C400 common_code
	.%operands 264 1 0 -- -- *l$index1-- *L10 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a1, --, B, *l$index1--]
.962 00AAF0060001 common_code
	.%operands 8 1 0 $0 $R0 a1 A1 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[--, $0, -, a1]
.%import_expr common_code 963 <40:40:13,34:22:0> &bp 1013 +
.963 00D8FD408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0 1013
	beq[l_1820#]
.964 00A0800E0001 common_code
	.%operands 8 1 0 a1 A1 -- 128 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a0, a1, +, 128]
.965 00A400027800 common_code
	.%operands 8 1 0 a0 A0 @b30 @B30 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a0, a0, AND, @b30]
.966 00AAC0360000 common_code
	.%operands 8 1 0 $0 $R0 a0 A0 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a3, $0, -, a0]
.967 00A070000003 common_code
	.%operands 264 1 0 -- -- a3 A3 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[--, --, B, a3]
.%import_expr common_code 968 <40:40:13,34:22:0> &bp 973 +
.968 00D8F3708128 common_code
	.%operands 16 1 3 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 3 973
	bge[l_1790#], defer[3]
.969 00B0CFF3FF01 common_code
	.%operands 8 1 0 @b127 @B127 -- 1 @b127 @B127 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:941 2
	alu[@b127, @b127, +, 1]
.970 00A4000DFC01 common_code
	.%operands 8 1 0 a1 A1 -- 127 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:941 1
	alu[a0, a1, AND, 127]
.971 00BAC02E0000 common_code
	.%operands 8 1 0 -- 128 a0 A0 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:941 0
	alu[b2, 128, -, a0]
.972 00B0C0200803 common_code
	.%operands 8 1 0 b2 B2 a3 A3 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[b2, b2, +, a3]
.973 00B440584001 common_code
	.%operands 8 1 0 *l$index0++ *L00 a1 A1 b5 B5 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
l_1790#:
	alu[b5, *l$index0++, AND, a1]
.974 0091D0501600 common_code
	.%operands 264 1 0 -- -- b5 B5 b5 B5 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu_shf[b5, --, B, b5, <<3]
.975 0081D0000A00 common_code
	.%operands 264 1 0 -- -- b2 B2 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu_shf[a0, --, B, b2, <<3]
.976 00BA804C0400 common_code
	.%operands 8 1 0 a0 A0 -- 1 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[b4, a0, -, 1]
.977 00A44000100B common_code
	.%operands 8 1 0 b4 B4 a11 A11 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a0, b4, AND, a11]
.978 0098C008020B common_code
	.%operands 8 1 0 b0 B0 a11 A11 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu_shf[b0, b0, AND~, a11, <<20]
.979 009AC0080200 common_code
	.%operands 8 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu_shf[b0, b0, OR, a0, <<20]
.980 00A000084000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a0, --, B, *l$index0++]
.981 00C001080000 common_code
	.%operands 0 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	ld_field[b0, 0001, a0, >>0]
.982 00A098201611 common_code
	.%operands 8 1 0 *l$index0-- *L00 b5 B5 $2 $W2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[$2, *l$index0--, +, b5]
.983 00A400033801 common_code
	.%operands 8 1 0 a1 A1 @b78 @B78 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:945 0
	alu[a0, a1, AND, @b78]
.984 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:945 0
	alu_shf[a0, --, B, a0, <<3]
.985 008B30000600 common_code
	.%operands 8 1 0 a0 A0 b1 B1 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:945 0
	alu_shf[a0, a0, OR, b1, <<13]
.986 00AA58000C00 common_code
	.%operands 8 1 0 b3 B3 a0 A0 $0 $W0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:945 0
	alu[$0, b3, OR, a0]
.987 0085800541FF common_code
	.%operands 8 1 0 -- 255 *l$index0 *L00 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu_shf[a0, 255, AND, *l$index0, >>24]
.988 0099400C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu_shf[b0, b0, AND~, 255, <<12]
.989 009B40080200 common_code
	.%operands 8 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu_shf[b0, b0, OR, a0, <<12]
.990 00B00043FC00 common_code
	.%operands 264 1 0 -- -- @b127 @B127 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[b4, --, B, @b127]
.991 00C001101000 common_code
	.%operands 0 1 0 b4 B4 -- -- a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:946 0
	ld_field_w_clr[a0, 0001, b4, <<0]
.992 00F00D001301 common_code
	.%operands 0 1 0 -- 53249 -- -- b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:946 0
	immed[b4, 53249, <<0]
.993 008BE0081200 common_code
	.%operands 8 1 0 b4 B4 a0 A0 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:946 0
	alu_shf[a0, b4, OR, a0, <<2]
.994 00F408001300 common_code
	.%operands 0 1 0 -- 32768 -- -- b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:946 0
	immed[b4, 32768, <<16]
.995 008B20081200 common_code
	.%operands 8 1 0 b4 B4 a0 A0 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:946 0
	alu_shf[a0, b4, OR, a0, <<14]
.996 0080E0080100 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:946 0
	alu_shf[a0, --, B, a0, >>14]
.997 00B400402400 common_code
	.%operands 8 1 0 a0 A0 b9 B9 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:946 0
	alu[b4, a0, AND, b9]
.998 00A0C0100801 common_code
	.%operands 8 1 0 b2 B2 a1 A1 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a1, b2, +, a1]
.999 00A08FF008FF common_code
	.%operands 8 1 0 @a127 @A127 b2 B2 @a127 @A127 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[@a127, @a127, +, b2]
.1000 00A44033FF3F common_code
	.%operands 8 1 0 @b127 @B127 -- 63 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[a3, @b127, AND, 63]
.1001 00C182100A00 common_code
	.%operands 0 1 0 b2 B2 -- -- a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	ld_field_w_clr[a0, 0010, b2, <<8]
.1002 0081E0380203 common_code
	.%operands 264 1 0 -- -- a3 A3 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu_shf[a3, --, B, a3, <<2]
.1003 00B08022F803 common_code
	.%operands 8 1 0 a3 A3 @b62 @B62 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[b2, a3, +, @b62]
.1004 00FC09600B00 common_code
	.%operands 0 1 0 b2 B2 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	local_csr_wr[active_lm_addr_2, b2]
.1005 008920502605 common_code
	.%operands 8 1 0 a5 A5 b9 B9 a5 A5 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:946 0
	alu_shf[a5, a5, AND~, b9, <<14]
.1006 008B20501205 common_code
	.%operands 8 1 0 a5 A5 b4 B4 a5 A5 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:946 0
	alu_shf[a5, a5, OR, b4, <<14]
.1007 00A058100005 common_code
	.%operands 264 1 0 -- -- a5 A5 $1 $W1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[$1, --, B, a5]
.1008 00A018300000 common_code
	.%operands 264 1 0 -- -- b0 B0 $3 $W3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[$3, --, B, b0]
.1009 040F1600830C common_code
	.%operands 1 4 0 -- 0 a12 A12 -- -- $0 $W0
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:947 0
	pcie[write_pci, $0, 0, <<8, a12, 4], sig_done[s1]
.1010 00C001000400 common_code
	.%operands 0 1 0 a0 A0 b1 B1 a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	ld_field[a0, 0001, b1, <<0]
.1011 08A060000000 common_code
	.%operands 264 1 0 -- -- a0 A0 *l$index2 *L20 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[*l$index2, --, B, a0]
.1012 00F0000C0800 common_code
	.%operands 0 1 0 -- 2 -- -- a0 A0 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	immed[a0, 2, <<0]
.1013 00AAF0060001 common_code
	.%operands 8 1 0 $0 $R0 a1 A1 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
l_1820#:
	alu[--, $0, -, a1]
.%import_expr common_code 1014 <40:40:13,34:22:0> &bp 1026 +
.1014 00D900808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0 1026
	bne[l_1826#]
.1015 00B440400720 common_code
	.%operands 8 1 0 b1 B1 -- 32 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[b4, b1, AND, 32]
.%import_expr common_code 1016 <40:40:13,34:22:0> &bp 1022 +
.1016 00D8FF808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:949 0 1022
	beq[l_1824#]
.1017 00B44020071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:949 0
	alu[b2, b1, AND, 31]
.1018 00AA70000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:949 1
	alu[--, b2, OR, 0]
.1019 009200208600 common_code
	.%operands 296 1 0 -- -- -- 1 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:949 0
	alu_shf[b2, --, ~B, 1, <<indirect]
.%import_expr common_code 1020 <40:40:13,34:22:0> &bp 1036 +
.1020 00D903108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:949 1 1036
	br[l_1830#], defer[1]
.1021 00A44DF008DF common_code
	.%operands 8 1 0 b2 B2 @a95 @A95 @a95 @A95 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:949 0
	alu[@a95, b2, AND, @a95]
.1022 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:949 1
l_1824#:
	alu[--, b1, OR, 0]
.1023 008200308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:949 0
	alu_shf[a3, --, ~B, 1, <<indirect]
.%import_expr common_code 1024 <40:40:13,34:22:0> &bp 1036 +
.1024 00D903108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:949 1 1036
	br[l_1830#], defer[1]
.1025 00B40CF33C03 common_code
	.%operands 8 1 0 a3 A3 @b79 @B79 @b79 @B79 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:949 0
	alu[@b79, a3, AND, @b79]
.1026 00B440400720 common_code
	.%operands 8 1 0 b1 B1 -- 32 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
l_1826#:
	alu[b4, b1, AND, 32]
.%import_expr common_code 1027 <40:40:13,34:22:0> &bp 1033 +
.1027 00D902408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:948 0 1033
	beq[l_1829#]
.1028 00B44020071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:948 0
	alu[b2, b1, AND, 31]
.1029 00AA70000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:948 1
	alu[--, b2, OR, 0]
.1030 009000208600 common_code
	.%operands 296 1 0 -- -- -- 1 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:948 0
	alu_shf[b2, --, B, 1, <<indirect]
.%import_expr common_code 1031 <40:40:13,34:22:0> &bp 1036 +
.1031 00D903108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:948 1 1036
	br[l_1830#], defer[1]
.1032 00AA4DF008DF common_code
	.%operands 8 1 0 b2 B2 @a95 @A95 @a95 @A95 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:948 0
	alu[@a95, b2, OR, @a95]
.1033 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:948 1
l_1829#:
	alu[--, b1, OR, 0]
.1034 008000308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:948 0
	alu_shf[a3, --, B, 1, <<indirect]
.1035 00BA0CF33C03 common_code
	.%operands 8 1 0 a3 A3 @b79 @B79 @b79 @B79 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:948 0
	alu[@b79, a3, OR, @b79]
.1036 00AAC0388001 common_code
	.%operands 8 1 0 *l$index1 *L10 a1 A1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
l_1830#:
	alu[a3, *l$index1, -, a1]
.1037 00AAB0037803 common_code
	.%operands 8 1 0 a3 A3 @b94 @B94 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	alu[--, a3, -, @b94]
.%import_expr common_code 1038 <40:40:13,34:22:0> &bp 1061 +
.1038 00D909408124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0 1061
	bhs[l_1842#]
.1039 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:950 0
	alu[--, --, B, b4]
.%import_expr common_code 1040 <40:40:13,34:22:0> &bp 1046 +
.1040 00D905808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:950 0 1046
	beq[l_1835#]
.1041 00B44020071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:950 0
	alu[b2, b1, AND, 31]
.1042 00AA70000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:950 1
	alu[--, b2, OR, 0]
.1043 008000308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:950 0
	alu_shf[a3, --, B, 1, <<indirect]
.%import_expr common_code 1044 <40:40:13,34:22:0> &bp 1049 +
.1044 00D906508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:950 1 1049
	br[l_1836#], defer[1]
.1045 00BA09F27C03 common_code
	.%operands 8 1 0 a3 A3 @b31 @B31 @b31 @B31 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:950 0
	alu[@b31, a3, OR, @b31]
.1046 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:950 1
l_1835#:
	alu[--, b1, OR, 0]
.1047 008000308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:950 0
	alu_shf[a3, --, B, 1, <<indirect]
.1048 00BA0AF2BC03 common_code
	.%operands 8 1 0 a3 A3 @b47 @B47 @b47 @B47 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:950 0
	alu[@b47, a3, OR, @b47]
.1049 00AAF0088001 common_code
	.%operands 8 1 0 *l$index1 *L10 a1 A1 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
l_1836#:
	alu[--, *l$index1, -, a1]
.%import_expr common_code 1050 <40:40:13,34:22:0> &bp 1061 +
.1050 00D909408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0 1061
	bne[l_1842#]
.1051 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:951 0
	alu[--, --, B, b4]
.%import_expr common_code 1052 <40:40:13,34:22:0> &bp 1058 +
.1052 00D908808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:951 0 1058
	beq[l_1841#]
.1053 00B44010071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b1 B1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:951 0
	alu[b1, b1, AND, 31]
.1054 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:951 1
	alu[--, b1, OR, 0]
.1055 009200108600 common_code
	.%operands 296 1 0 -- -- -- 1 b1 B1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:951 0
	alu_shf[b1, --, ~B, 1, <<indirect]
.%import_expr common_code 1056 <40:40:13,34:22:0> &bp 1061 +
.1056 00D909508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:951 1 1061
	br[l_1842#], defer[1]
.1057 00A44AF004AF common_code
	.%operands 8 1 0 b1 B1 @a47 @A47 @a47 @A47 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:951 0
	alu[@a47, b1, AND, @a47]
.1058 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:951 1
l_1841#:
	alu[--, b1, OR, 0]
.1059 008200308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:951 0
	alu_shf[a3, --, ~B, 1, <<indirect]
.1060 00B40BF2FC03 common_code
	.%operands 8 1 0 a3 A3 @b63 @B63 @b63 @B63 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:951 0
	alu[@b63, a3, AND, @b63]
.1061 00B0C01C6002 common_code
	.%operands 8 1 0 -- 24 a2 A2 b1 B1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
l_1842#:
	alu[b1, 24, +, a2]
.1062 00FC09600700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	local_csr_wr[active_lm_addr_2, b1]
.1063 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	nop
.1064 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
	nop
.%import_expr common_code 1065 <40:40:13,34:22:0> &bp 1088 +
.1065 00D910108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 1 1088
	br[l_1860#], defer[1]
.1066 08A060000001 common_code
	.%operands 264 1 0 -- -- a1 A1 *l$index2 *L20 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:941 0
	alu[*l$index2, --, B, a1]
.1067 00B440400720 common_code
	.%operands 8 1 0 b1 B1 -- 32 b4 B4 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0
l_1844#:
	alu[b4, b1, AND, 32]
.%import_expr common_code 1068 <40:40:13,34:22:0> &bp 1074 +
.1068 00D90C808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:942 0 1074
	beq[l_1847#]
.1069 00A44010071F common_code
	.%operands 8 1 0 b1 B1 -- 31 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:942 0
	alu[a1, b1, AND, 31]
.1070 00AA300C0001 common_code
	.%operands 8 1 0 a1 A1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:942 1
	alu[--, a1, OR, 0]
.1071 009200208600 common_code
	.%operands 296 1 0 -- -- -- 1 b2 B2 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:942 0
	alu_shf[b2, --, ~B, 1, <<indirect]
.%import_expr common_code 1072 <40:40:13,34:22:0> &bp 1077 +
.1072 00D90D508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:942 1 1077
	br[l_1848#], defer[1]
.1073 00A44AF008AF common_code
	.%operands 8 1 0 b2 B2 @a47 @A47 @a47 @A47 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:942 0
	alu[@a47, b2, AND, @a47]
.1074 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:942 1
l_1847#:
	alu[--, b1, OR, 0]
.1075 008200108600 common_code
	.%operands 296 1 0 -- -- -- 1 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:942 0
	alu_shf[a1, --, ~B, 1, <<indirect]
.1076 00B40BF2FC01 common_code
	.%operands 8 1 0 a1 A1 @b63 @B63 @b63 @B63 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:942 0
	alu[@b63, a1, AND, @b63]
.1077 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:943 0
l_1848#:
	alu[--, --, B, b4]
.%import_expr common_code 1078 <40:40:13,34:22:0> &bp 1084 +
.1078 00D90F008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:943 0 1084
	beq[l_1852#]
.1079 00A44010071F common_code
	.%operands 8 1 0 b1 B1 -- 31 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:943 0
	alu[a1, b1, AND, 31]
.1080 00AA300C0001 common_code
	.%operands 8 1 0 a1 A1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:943 1
	alu[--, a1, OR, 0]
.1081 009200108600 common_code
	.%operands 296 1 0 -- -- -- 1 b1 B1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:943 0
	alu_shf[b1, --, ~B, 1, <<indirect]
.%import_expr common_code 1082 <40:40:13,34:22:0> &bp 1087 +
.1082 00D90FD08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:943 1 1087
	br[l_1853#], defer[1]
.1083 00A44DF004DF common_code
	.%operands 8 1 0 b1 B1 @a95 @A95 @a95 @A95 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:943 0
	alu[@a95, b1, AND, @a95]
.1084 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:943 1
l_1852#:
	alu[--, b1, OR, 0]
.1085 008200108600 common_code
	.%operands 296 1 0 -- -- -- 1 a1 A1 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:943 0
	alu_shf[a1, --, ~B, 1, <<indirect]
.1086 00B40CF33C01 common_code
	.%operands 8 1 0 a1 A1 @b79 @B79 @b79 @B79 -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:943 0
	alu[@b79, a1, AND, @b79]
.1087 00E000000001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:944 0
l_1853#:
	ctx_arb[voluntary]
.1088 00E000280000 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:952 0
l_1860#:
	ctx_arb[--], defer[2]
.1089 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:952 1
	nop
.1090 00FC056C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:952 0
	local_csr_wr[active_ctx_wakeup_events, a0]
.%import_expr common_code 1091 <40:40:13,34:22:0> &bp 933 +
.1091 00D8E9408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 912 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:941 0 933
	br[l_1865#]
.1092 00A030033C00 common_code
	.%operands 264 1 0 -- -- @b79 @B79 -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
/******/          ret = select_queue(&queue, &pending_bmsk);
l_1876#:
	alu[--, --, B, @b79]
.%import_expr common_code 1093 <40:40:13,34:22:0> &bp 1105 +
.1093 00D914408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0 1105
	beq[l_1883#]
.%import_expr common_code 1094 <40:40:13,34:22:0> &bp 1107 +
.1094 00D914D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 1 1107
	br[l_1884#], defer[1]
.1095 00A00CF33C00 common_code
	.%operands 264 1 0 -- -- @b79 @B79 @a79 @A79 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:926 0
	alu[@a79, --, B, @b79]
.1096 00A030033C00 common_code
	.%operands 264 1 0 -- -- @b79 @B79 -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
l_1879#:
	alu[--, --, B, @b79]
.%import_expr common_code 1097 <40:40:13,34:22:0> &bp 1101 +
.1097 00D913408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0 1101
	beq[l_1881#]
.%import_expr common_code 1098 <40:40:13,34:22:0> &bp 1107 +
.1098 00D914E08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 2 1107
	br[l_1884#], defer[2]
.1099 00A00CF33C00 common_code
	.%operands 264 1 0 -- -- @b79 @B79 @a79 @A79 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:926 1
	alu[@a79, --, B, @b79]
.1100 00F0000C00BF common_code
	.%operands 0 1 0 -- 0 -- -- @a63 @A63 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:926 0
	immed[@a63, 0, <<0]
.1101 00A0700000DF common_code
	.%operands 264 1 0 -- -- @a95 @A95 -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
l_1881#:
	alu[--, --, B, @a95]
.%import_expr common_code 1102 <40:40:13,34:22:0> &bp 1105 +
.1102 00D914408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0 1105
	beq[l_1883#]
.%import_expr common_code 1103 <40:40:13,34:22:0> &bp 1107 +
.1103 00D914D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 1 1107
	br[l_1884#], defer[1]
.1104 00A04CF000DF common_code
	.%operands 264 1 0 -- -- @a95 @A95 @a79 @A79 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:926 0
	alu[@a79, --, B, @a95]
.1105 00A0300C0400 common_code
	.%operands 264 1 0 -- -- -- 1 -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:925 0
l_1883#:
	alu[--, --, B, 1]
.%import_expr common_code 1106 <40:40:13,34:22:0> &bp 1115 +
.1106 00D916C08038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:925 0 1115
	br[l_8603#]
.1107 00A0401000CF common_code
	.%operands 264 1 0 -- -- @a79 @A79 a1 A1 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
l_1884#:
	alu[a1, --, B, @a79]
.1108 00A7400C0001 common_code
	.%operands 8 1 0 a1 A1 -- -- a0 A0 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
	ffs[a0, a1]
.1109 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 1
	alu[--, a0, OR, 0]
.1110 008800108601 common_code
	.%operands 40 1 0 a1 A1 -- 1 a1 A1 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:926 0
	alu_shf[a1, a1, AND~, 1, <<indirect]
.1111 00A04CF00001 common_code
	.%operands 264 1 0 -- -- a1 A1 @a79 @A79 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
	alu[@a79, --, B, a1]
.1112 00B0401000BF common_code
	.%operands 264 1 0 -- -- @a63 @A63 b1 B1 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
	alu[b1, --, B, @a63]
.1113 009BB0100600 common_code
	.%operands 8 1 0 a0 A0 b1 B1 b1 B1 -- --
	.%line 936 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:926 0
	alu_shf[b1, a0, OR, b1, <<5]
.1114 00A0300C0000 common_code
	.%operands 264 1 0 -- -- -- 0 -- -- -- --
	.%line 937 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:925 0
/******/          if (ret) {
	alu[--, --, B, 0]
.%import_expr common_code 1115 <40:40:13,34:22:0> &bp 677 +
.1115 00D8A9408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 937 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:925 0 677
l_8603#:
	bne[l_1482#]
.1116 008BC0100628 common_code
	.%operands 8 1 0 -- 8 b1 B1 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
/******/          _start_send(&queue);
	alu_shf[a1, 8, OR, b1, <<4]
.1117 104310008201 common_code
	.%operands 2 1 2 -- 0 a1 A1 -- -- $0 $R0
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 2
	mem[atomic_read, $0, 0, a1, 1], ctx_swap[s1], defer[2]
.1118 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:927 1
	immed[a0, 0, <<0]
.1119 0081B0200600 common_code
	.%operands 264 1 0 -- -- b1 B1 a2 A2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:925 0
	alu_shf[a2, --, B, b1, <<5]
.1120 00A0C01C3002 common_code
	.%operands 8 1 0 -- 12 a2 A2 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a1, 12, +, a2]
.1121 00FC066C0001 common_code
	.%operands 0 1 0 a1 A1 -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	local_csr_wr[active_lm_addr_0, a1]
.1122 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	nop
.1123 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	nop
.1124 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	nop
.1125 00A000184400 common_code
	.%operands 264 1 0 -- -- *l$index0-- *L00 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a1, --, B, *l$index0--]
.%import_expr common_code 1126 <40:40:13,34:22:0> &bp 1237 +
.1126 00D13540A401 common_code
	.%operands 0 1 0 -- -- a1 A1 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0 1237
	br_bclr[a1, 8, l_1982#]
.1127 00A0C01C6002 common_code
	.%operands 8 1 0 -- 24 a2 A2 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a1, 24, +, a2]
.1128 00FC06EC0001 common_code
	.%operands 0 1 0 a1 A1 -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	local_csr_wr[active_lm_addr_1, a1]
.1129 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	nop
.1130 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	nop
.1131 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	nop
.1132 00A00018C400 common_code
	.%operands 264 1 0 -- -- *l$index1-- *L10 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a1, --, B, *l$index1--]
.1133 00AAF0060001 common_code
	.%operands 8 1 0 $0 $R0 a1 A1 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[--, $0, -, a1]
.%import_expr common_code 1134 <40:40:13,34:22:0> &bp 1183 +
.1134 00D927C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0 1183
	beq[l_1958#]
.1135 00A0800E0001 common_code
	.%operands 8 1 0 a1 A1 -- 128 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a0, a1, +, 128]
.1136 00A400027800 common_code
	.%operands 8 1 0 a0 A0 @b30 @B30 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a0, a0, AND, @b30]
.1137 00AAC0360000 common_code
	.%operands 8 1 0 $0 $R0 a0 A0 a3 A3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a3, $0, -, a0]
.1138 00A070000003 common_code
	.%operands 264 1 0 -- -- a3 A3 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[--, --, B, a3]
.%import_expr common_code 1139 <40:40:13,34:22:0> &bp 1144 +
.1139 00D91E308128 common_code
	.%operands 16 1 3 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 3 1144
	bge[l_1928#], defer[3]
.1140 00B0CFF3FF01 common_code
	.%operands 8 1 0 @b127 @B127 -- 1 @b127 @B127 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:927 2
	alu[@b127, @b127, +, 1]
.1141 00A4000DFC01 common_code
	.%operands 8 1 0 a1 A1 -- 127 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:927 1
	alu[a0, a1, AND, 127]
.1142 00BAC02E0000 common_code
	.%operands 8 1 0 -- 128 a0 A0 b2 B2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:927 0
	alu[b2, 128, -, a0]
.1143 00B0C0200803 common_code
	.%operands 8 1 0 b2 B2 a3 A3 b2 B2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[b2, b2, +, a3]
.1144 00B440584001 common_code
	.%operands 8 1 0 *l$index0++ *L00 a1 A1 b5 B5 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
l_1928#:
	alu[b5, *l$index0++, AND, a1]
.1145 0091D0501600 common_code
	.%operands 264 1 0 -- -- b5 B5 b5 B5 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu_shf[b5, --, B, b5, <<3]
.1146 0081D0000A00 common_code
	.%operands 264 1 0 -- -- b2 B2 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu_shf[a0, --, B, b2, <<3]
.1147 00BA804C0400 common_code
	.%operands 8 1 0 a0 A0 -- 1 b4 B4 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[b4, a0, -, 1]
.1148 00A44000100B common_code
	.%operands 8 1 0 b4 B4 a11 A11 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a0, b4, AND, a11]
.1149 0098C008020B common_code
	.%operands 8 1 0 b0 B0 a11 A11 b0 B0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu_shf[b0, b0, AND~, a11, <<20]
.1150 009AC0080200 common_code
	.%operands 8 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu_shf[b0, b0, OR, a0, <<20]
.1151 00A000084000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a0, --, B, *l$index0++]
.1152 00C001080000 common_code
	.%operands 0 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	ld_field[b0, 0001, a0, >>0]
.1153 00A098201611 common_code
	.%operands 8 1 0 *l$index0-- *L00 b5 B5 $2 $W2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[$2, *l$index0--, +, b5]
.1154 00A400033801 common_code
	.%operands 8 1 0 a1 A1 @b78 @B78 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:931 0
	alu[a0, a1, AND, @b78]
.1155 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:931 0
	alu_shf[a0, --, B, a0, <<3]
.1156 008B30000600 common_code
	.%operands 8 1 0 a0 A0 b1 B1 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:931 0
	alu_shf[a0, a0, OR, b1, <<13]
.1157 00AA58000C00 common_code
	.%operands 8 1 0 b3 B3 a0 A0 $0 $W0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:931 0
	alu[$0, b3, OR, a0]
.1158 0085800541FF common_code
	.%operands 8 1 0 -- 255 *l$index0 *L00 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu_shf[a0, 255, AND, *l$index0, >>24]
.1159 0099400C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 b0 B0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu_shf[b0, b0, AND~, 255, <<12]
.1160 009B40080200 common_code
	.%operands 8 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu_shf[b0, b0, OR, a0, <<12]
.1161 00A00003FC00 common_code
	.%operands 264 1 0 -- -- @b127 @B127 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a0, --, B, @b127]
.1162 00C001181000 common_code
	.%operands 0 1 0 a0 A0 -- -- b4 B4 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:932 0
	ld_field_w_clr[b4, 0001, a0, <<0]
.1163 00F00D0C0400 common_code
	.%operands 0 1 0 -- 53249 -- -- a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:932 0
	immed[a0, 53249, <<0]
.1164 009BE0401200 common_code
	.%operands 8 1 0 a0 A0 b4 B4 b4 B4 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:932 0
	alu_shf[b4, a0, OR, b4, <<2]
.1165 008B2000120A common_code
	.%operands 8 1 0 a10 A10 b4 B4 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:932 0
	alu_shf[a0, a10, OR, b4, <<14]
.1166 0080E0080100 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:932 0
	alu_shf[a0, --, B, a0, >>14]
.1167 00B400402400 common_code
	.%operands 8 1 0 a0 A0 b9 B9 b4 B4 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:932 0
	alu[b4, a0, AND, b9]
.1168 00A0C0100801 common_code
	.%operands 8 1 0 b2 B2 a1 A1 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a1, b2, +, a1]
.1169 00A08FF008FF common_code
	.%operands 8 1 0 @a127 @A127 b2 B2 @a127 @A127 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[@a127, @a127, +, b2]
.1170 00A44033FF3F common_code
	.%operands 8 1 0 @b127 @B127 -- 63 a3 A3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[a3, @b127, AND, 63]
.1171 00C182100A00 common_code
	.%operands 0 1 0 b2 B2 -- -- a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	ld_field_w_clr[a0, 0010, b2, <<8]
.1172 0081E0380203 common_code
	.%operands 264 1 0 -- -- a3 A3 a3 A3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu_shf[a3, --, B, a3, <<2]
.1173 00B08022F803 common_code
	.%operands 8 1 0 a3 A3 @b62 @B62 b2 B2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[b2, a3, +, @b62]
.1174 00FC09600B00 common_code
	.%operands 0 1 0 b2 B2 -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	local_csr_wr[active_lm_addr_2, b2]
.1175 008920502605 common_code
	.%operands 8 1 0 a5 A5 b9 B9 a5 A5 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:932 0
	alu_shf[a5, a5, AND~, b9, <<14]
.1176 008B20501205 common_code
	.%operands 8 1 0 a5 A5 b4 B4 a5 A5 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:932 0
	alu_shf[a5, a5, OR, b4, <<14]
.1177 00A058100005 common_code
	.%operands 264 1 0 -- -- a5 A5 $1 $W1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[$1, --, B, a5]
.1178 00A018300000 common_code
	.%operands 264 1 0 -- -- b0 B0 $3 $W3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[$3, --, B, b0]
.1179 040F1600830C common_code
	.%operands 1 4 0 -- 0 a12 A12 -- -- $0 $W0
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:933 0
	pcie[write_pci, $0, 0, <<8, a12, 4], sig_done[s1]
.1180 00C001000400 common_code
	.%operands 0 1 0 a0 A0 b1 B1 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	ld_field[a0, 0001, b1, <<0]
.1181 08A060000000 common_code
	.%operands 264 1 0 -- -- a0 A0 *l$index2 *L20 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[*l$index2, --, B, a0]
.1182 00F0000C0800 common_code
	.%operands 0 1 0 -- 2 -- -- a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	immed[a0, 2, <<0]
.1183 00AAF0060001 common_code
	.%operands 8 1 0 $0 $R0 a1 A1 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
l_1958#:
	alu[--, $0, -, a1]
.%import_expr common_code 1184 <40:40:13,34:22:0> &bp 1196 +
.1184 00D92B008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0 1196
	bne[l_1964#]
.1185 00B440400720 common_code
	.%operands 8 1 0 b1 B1 -- 32 b4 B4 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[b4, b1, AND, 32]
.%import_expr common_code 1186 <40:40:13,34:22:0> &bp 1192 +
.1186 00D92A008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:935 0 1192
	beq[l_1962#]
.1187 00B44020071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b2 B2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:935 0
	alu[b2, b1, AND, 31]
.1188 00AA70000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:935 1
	alu[--, b2, OR, 0]
.1189 009200208600 common_code
	.%operands 296 1 0 -- -- -- 1 b2 B2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:935 0
	alu_shf[b2, --, ~B, 1, <<indirect]
.%import_expr common_code 1190 <40:40:13,34:22:0> &bp 1206 +
.1190 00D92D908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:935 1 1206
	br[l_1968#], defer[1]
.1191 00A44DF008DF common_code
	.%operands 8 1 0 b2 B2 @a95 @A95 @a95 @A95 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:935 0
	alu[@a95, b2, AND, @a95]
.1192 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:935 1
l_1962#:
	alu[--, b1, OR, 0]
.1193 008200308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:935 0
	alu_shf[a3, --, ~B, 1, <<indirect]
.%import_expr common_code 1194 <40:40:13,34:22:0> &bp 1206 +
.1194 00D92D908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:935 1 1206
	br[l_1968#], defer[1]
.1195 00B40CF33C03 common_code
	.%operands 8 1 0 a3 A3 @b79 @B79 @b79 @B79 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:935 0
	alu[@b79, a3, AND, @b79]
.1196 00B440400720 common_code
	.%operands 8 1 0 b1 B1 -- 32 b4 B4 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
l_1964#:
	alu[b4, b1, AND, 32]
.%import_expr common_code 1197 <40:40:13,34:22:0> &bp 1203 +
.1197 00D92CC08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:934 0 1203
	beq[l_1967#]
.1198 00B44020071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b2 B2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:934 0
	alu[b2, b1, AND, 31]
.1199 00AA70000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:934 1
	alu[--, b2, OR, 0]
.1200 009000208600 common_code
	.%operands 296 1 0 -- -- -- 1 b2 B2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:934 0
	alu_shf[b2, --, B, 1, <<indirect]
.%import_expr common_code 1201 <40:40:13,34:22:0> &bp 1206 +
.1201 00D92D908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:934 1 1206
	br[l_1968#], defer[1]
.1202 00AA4DF008DF common_code
	.%operands 8 1 0 b2 B2 @a95 @A95 @a95 @A95 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:934 0
	alu[@a95, b2, OR, @a95]
.1203 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:934 1
l_1967#:
	alu[--, b1, OR, 0]
.1204 008000308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:934 0
	alu_shf[a3, --, B, 1, <<indirect]
.1205 00BA0CF33C03 common_code
	.%operands 8 1 0 a3 A3 @b79 @B79 @b79 @B79 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:934 0
	alu[@b79, a3, OR, @b79]
.1206 00AAC0388001 common_code
	.%operands 8 1 0 *l$index1 *L10 a1 A1 a3 A3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
l_1968#:
	alu[a3, *l$index1, -, a1]
.1207 00AAB0037803 common_code
	.%operands 8 1 0 a3 A3 @b94 @B94 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	alu[--, a3, -, @b94]
.%import_expr common_code 1208 <40:40:13,34:22:0> &bp 1231 +
.1208 00D933C08124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0 1231
	bhs[l_1980#]
.1209 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:936 0
	alu[--, --, B, b4]
.%import_expr common_code 1210 <40:40:13,34:22:0> &bp 1216 +
.1210 00D930008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:936 0 1216
	beq[l_1973#]
.1211 00B44020071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b2 B2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:936 0
	alu[b2, b1, AND, 31]
.1212 00AA70000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:936 1
	alu[--, b2, OR, 0]
.1213 008000308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:936 0
	alu_shf[a3, --, B, 1, <<indirect]
.%import_expr common_code 1214 <40:40:13,34:22:0> &bp 1219 +
.1214 00D930D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:936 1 1219
	br[l_1974#], defer[1]
.1215 00BA09F27C03 common_code
	.%operands 8 1 0 a3 A3 @b31 @B31 @b31 @B31 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:936 0
	alu[@b31, a3, OR, @b31]
.1216 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:936 1
l_1973#:
	alu[--, b1, OR, 0]
.1217 008000308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:936 0
	alu_shf[a3, --, B, 1, <<indirect]
.1218 00BA0AF2BC03 common_code
	.%operands 8 1 0 a3 A3 @b47 @B47 @b47 @B47 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:936 0
	alu[@b47, a3, OR, @b47]
.1219 00AAF0088001 common_code
	.%operands 8 1 0 *l$index1 *L10 a1 A1 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
l_1974#:
	alu[--, *l$index1, -, a1]
.%import_expr common_code 1220 <40:40:13,34:22:0> &bp 1231 +
.1220 00D933C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0 1231
	bne[l_1980#]
.1221 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:937 0
	alu[--, --, B, b4]
.%import_expr common_code 1222 <40:40:13,34:22:0> &bp 1228 +
.1222 00D933008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:937 0 1228
	beq[l_1979#]
.1223 00B44010071F common_code
	.%operands 8 1 0 b1 B1 -- 31 b1 B1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:937 0
	alu[b1, b1, AND, 31]
.1224 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:937 1
	alu[--, b1, OR, 0]
.1225 009200108600 common_code
	.%operands 296 1 0 -- -- -- 1 b1 B1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:937 0
	alu_shf[b1, --, ~B, 1, <<indirect]
.%import_expr common_code 1226 <40:40:13,34:22:0> &bp 1231 +
.1226 00D933D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:937 1 1231
	br[l_1980#], defer[1]
.1227 00A44AF004AF common_code
	.%operands 8 1 0 b1 B1 @a47 @A47 @a47 @A47 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:937 0
	alu[@a47, b1, AND, @a47]
.1228 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:937 1
l_1979#:
	alu[--, b1, OR, 0]
.1229 008200308600 common_code
	.%operands 296 1 0 -- -- -- 1 a3 A3 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:937 0
	alu_shf[a3, --, ~B, 1, <<indirect]
.1230 00B40BF2FC03 common_code
	.%operands 8 1 0 a3 A3 @b63 @B63 @b63 @B63 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:937 0
	alu[@b63, a3, AND, @b63]
.1231 00B0C01C6002 common_code
	.%operands 8 1 0 -- 24 a2 A2 b1 B1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
l_1980#:
	alu[b1, 24, +, a2]
.1232 00FC09600700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	local_csr_wr[active_lm_addr_2, b1]
.1233 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	nop
.1234 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
	nop
.%import_expr common_code 1235 <40:40:13,34:22:0> &bp 1258 +
.1235 00D93A908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 1 1258
	br[l_1998#], defer[1]
.1236 08A060000001 common_code
	.%operands 264 1 0 -- -- a1 A1 *l$index2 *L20 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:927 0
	alu[*l$index2, --, B, a1]
.1237 00B440400720 common_code
	.%operands 8 1 0 b1 B1 -- 32 b4 B4 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0
l_1982#:
	alu[b4, b1, AND, 32]
.%import_expr common_code 1238 <40:40:13,34:22:0> &bp 1244 +
.1238 00D937008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:928 0 1244
	beq[l_1985#]
.1239 00A44010071F common_code
	.%operands 8 1 0 b1 B1 -- 31 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:928 0
	alu[a1, b1, AND, 31]
.1240 00AA300C0001 common_code
	.%operands 8 1 0 a1 A1 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:928 1
	alu[--, a1, OR, 0]
.1241 009200208600 common_code
	.%operands 296 1 0 -- -- -- 1 b2 B2 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:928 0
	alu_shf[b2, --, ~B, 1, <<indirect]
.%import_expr common_code 1242 <40:40:13,34:22:0> &bp 1247 +
.1242 00D937D08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:928 1 1247
	br[l_1986#], defer[1]
.1243 00A44AF008AF common_code
	.%operands 8 1 0 b2 B2 @a47 @A47 @a47 @A47 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:928 0
	alu[@a47, b2, AND, @a47]
.1244 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:928 1
l_1985#:
	alu[--, b1, OR, 0]
.1245 008200108600 common_code
	.%operands 296 1 0 -- -- -- 1 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:928 0
	alu_shf[a1, --, ~B, 1, <<indirect]
.1246 00B40BF2FC01 common_code
	.%operands 8 1 0 a1 A1 @b63 @B63 @b63 @B63 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:928 0
	alu[@b63, a1, AND, @b63]
.1247 00A030001000 common_code
	.%operands 264 1 0 -- -- b4 B4 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:929 0
l_1986#:
	alu[--, --, B, b4]
.%import_expr common_code 1248 <40:40:13,34:22:0> &bp 1254 +
.1248 00D939808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:929 0 1254
	beq[l_1990#]
.1249 00A44010071F common_code
	.%operands 8 1 0 b1 B1 -- 31 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:929 0
	alu[a1, b1, AND, 31]
.1250 00AA300C0001 common_code
	.%operands 8 1 0 a1 A1 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:929 1
	alu[--, a1, OR, 0]
.1251 009200108600 common_code
	.%operands 296 1 0 -- -- -- 1 b1 B1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:929 0
	alu_shf[b1, --, ~B, 1, <<indirect]
.%import_expr common_code 1252 <40:40:13,34:22:0> &bp 1257 +
.1252 00D93A508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:929 1 1257
	br[l_1991#], defer[1]
.1253 00A44DF004DF common_code
	.%operands 8 1 0 b1 B1 @a95 @A95 @a95 @A95 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:929 0
	alu[@a95, b1, AND, @a95]
.1254 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:929 1
l_1990#:
	alu[--, b1, OR, 0]
.1255 008200108600 common_code
	.%operands 296 1 0 -- -- -- 1 a1 A1 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:929 0
	alu_shf[a1, --, ~B, 1, <<indirect]
.1256 00B40CF33C01 common_code
	.%operands 8 1 0 a1 A1 @b79 @B79 @b79 @B79 -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:929 0
	alu[@b79, a1, AND, @b79]
.1257 00E000000001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:930 0
l_1991#:
	ctx_arb[voluntary]
.1258 00E000280000 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:938 0
l_1998#:
	ctx_arb[--], defer[2]
.1259 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:938 1
	nop
.1260 00FC056C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:938 0
	local_csr_wr[active_ctx_wakeup_events, a0]
.%import_expr common_code 1261 <40:40:13,34:22:0> &bp 677 +
.1261 00D8A9408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:927 0 677
	br[l_1482#]
.1262 00E000010000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 123 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:975 0
/******/              ctx_wait(kill);
l_2003#:
	ctx_arb[kill]
.%import_expr common_code 1263 <40:40:13,34:22:0> &bp 1262 +
.1263 00D93B808038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 123 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" 1 fiid:975 0 1262
	br[l_2003#]
.%import_expr common_code 1264 <40:40:13,34:22:0> &bp 1296 +
.1264 00D944010233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 94 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0 1296
/******/      if (signal_test(&status_throttle))
_cache_desc_status#:
	br_!signal[s4, l_2039#]
.1265 009BB0033E20 common_code
	.%operands 8 1 0 -- 0 $31 $R31 b0 B0 -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_queue_info = queue_data[bmsk_queue];
	alu_shf[b0, 0, OR, $31, <<5]
.1266 00FC06600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
	local_csr_wr[active_lm_addr_0, b0]
.1267 00A0588000EE common_code
	.%operands 264 1 0 -- -- @a110 @A110 $8 $W8 -- --
	.%line 115 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_cache_desc.active_bmsk_hi = active_bmsk.bmsk_hi;
	alu[$8, --, B, @a110]
.1268 00A01893F800 common_code
	.%operands 264 1 0 -- -- @b126 @B126 $9 $W9 -- --
	.%line 116 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_cache_desc.active_bmsk_lo = active_bmsk.bmsk_lo;
	alu[$9, --, B, @b126]
.1269 00A018A27C00 common_code
	.%operands 264 1 0 -- -- @b31 @B31 $10 $W10 -- --
	.%line 117 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_cache_desc.urgent_bmsk_hi = urgent_bmsk.bmsk_hi;
	alu[$10, --, B, @b31]
.1270 00A01C884000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 $24 $W24 -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_queue_info = queue_data[bmsk_queue];
	alu[$24, --, B, *l$index0++]
.1271 00A01C984000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 $25 $W25 -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
	alu[$25, --, B, *l$index0++]
.1272 00A01CA84000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 $26 $W26 -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
	alu[$26, --, B, *l$index0++]
.1273 00A01CB84000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 $27 $W27 -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
	alu[$27, --, B, *l$index0++]
.1274 00A01CC84000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 $28 $W28 -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
	alu[$28, --, B, *l$index0++]
.1275 00A01CD84000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 $29 $W29 -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
	alu[$29, --, B, *l$index0++]
.1276 00A01CE84000 common_code
	.%operands 264 1 0 -- -- *l$index0++ *L00 $30 $W30 -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
	alu[$30, --, B, *l$index0++]
.1277 00A01CF80000 common_code
	.%operands 264 1 0 -- -- *l$index0 *L00 $31 $W31 -- --
	.%line 110 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
	alu[$31, --, B, *l$index0]
.1278 00A018B2BC00 common_code
	.%operands 264 1 0 -- -- @b47 @B47 $11 $W11 -- --
	.%line 118 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_cache_desc.urgent_bmsk_lo = urgent_bmsk.bmsk_lo;
	alu[$11, --, B, @b47]
.1279 00A058C00001 common_code
	.%operands 264 1 0 -- -- a1 A1 $12 $W12 -- --
	.%line 120 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_cache_desc.fl_cache_issued = fl_cache_dma_seq_issued;
	alu[$12, --, B, a1]
.1280 00A058D00003 common_code
	.%operands 264 1 0 -- -- a3 A3 $13 $W13 -- --
	.%line 121 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_cache_desc.fl_cache_compl = fl_cache_dma_seq_compl;
	alu[$13, --, B, a3]
.1281 00A018E00400 common_code
	.%operands 264 1 0 -- -- b1 B1 $14 $W14 -- --
	.%line 122 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_cache_desc.fl_cache_served = fl_cache_dma_seq_served;
	alu[$14, --, B, b1]
.1282 00F0000C018F common_code
	.%operands 0 1 0 -- 0 -- -- $15 $W15 -- --
	.%line 124 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_cache_desc.reserved = 0;
	immed[$15, 0, <<0]
.1283 00A05C0000AF common_code
	.%operands 264 1 0 -- -- @a47 @A47 $16 $W16 -- --
	.%line 129 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_desc_dma.cached_bmsk_hi = cached_bmsk.bmsk_hi;
	alu[$16, --, B, @a47]
.1284 00A01C12FC00 common_code
	.%operands 264 1 0 -- -- @b63 @B63 $17 $W17 -- --
	.%line 130 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_desc_dma.cached_bmsk_lo = cached_bmsk.bmsk_lo;
	alu[$17, --, B, @b63]
.1285 00A05C2000DF common_code
	.%operands 264 1 0 -- -- @a95 @A95 $18 $W18 -- --
	.%line 131 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_desc_dma.pending_bmsk_hi = pending_bmsk.bmsk_hi;
	alu[$18, --, B, @a95]
.1286 00A01C333C00 common_code
	.%operands 264 1 0 -- -- @b79 @B79 $19 $W19 -- --
	.%line 132 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_desc_dma.pending_bmsk_lo = pending_bmsk.bmsk_lo;
	alu[$19, --, B, @b79]
.1287 00A01C43FC00 common_code
	.%operands 264 1 0 -- -- @b127 @B127 $20 $W20 -- --
	.%line 134 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_desc_dma.desc_dma_issued = desc_dma_issued;
	alu[$20, --, B, @b127]
.1288 00A01C537C00 common_code
	.%operands 264 1 0 -- -- @b95 @B95 $21 $W21 -- --
	.%line 135 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_desc_dma.desc_dma_compl = desc_dma_compl;
	alu[$21, --, B, @b95]
.1289 00A05C6000EF common_code
	.%operands 264 1 0 -- -- @a111 @A111 $22 $W22 -- --
	.%line 136 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_desc_dma.desc_dma_served = desc_dma_served;
	alu[$22, --, B, @a111]
.1290 00A01C73BC00 common_code
	.%operands 264 1 0 -- -- @b111 @B111 $23 $W23 -- --
	.%line 138 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0
/******/          status_desc_dma.desc_dma_pkts_served = desc_dma_pkts_served;
	alu[$23, --, B, @b111]
.1291 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 143 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:1063 1
/******/          set_alarm(NFD_OUT_DBG_CACHE_DESC_INTVL, &status_throttle);
	local_csr_rd[timestamp_low]
.1292 00F0000C0005 common_code
	.%operands 0 1 0 -- 0 -- -- a5 A5 -- --
	.%line 143 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 0 fiid:1063 0
	immed[a5, 0, <<0]
.1293 00B080023805 common_code
	.%operands 8 1 0 a5 A5 @b14 @B14 b0 B0 -- --
	.%line 143 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:1060 0
	alu[b0, a5, +, @b14]
.1294 00FC05E00300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 143 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:1062 0
	local_csr_wr[active_ctx_future_count, b0]
.1295 00FC07EC1304 common_code
	.%operands 0 1 0 -- 4 -- -- -- -- -- --
	.%line 143 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:1061 0
	local_csr_wr[active_future_count_signal, 4]
.1296 00E8000C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 145 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:16 0 0 A0
/******/  }
l_2039#:
	rtn[a0]
.%import_expr common_code 1297 <40:40:13,34:22:0> &bp 1336 +
.1297 00D94E00C233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 556 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0 1336
/******/      if (signal_test(&fl_cache_event_sig)) {
__complete_fetch#:
	br_!signal[s3, l_2141#]
.1298 009060020900 common_code
	.%operands 264 1 0 -- -- $2 $R2 b0 B0 -- --
	.%line 557 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1041 0
/******/          dma_seqn_advance(&fl_cache_event_xfer, &fl_cache_dma_seq_compl);
	alu_shf[b0, --, B, $2, >>6]
.1299 00AAC0000003 common_code
	.%operands 8 1 0 b0 B0 a3 A3 a0 A0 -- --
	.%line 557 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1041 0
	alu[a0, b0, -, a3]
.1300 00C001180000 common_code
	.%operands 0 1 0 a0 A0 -- -- b0 B0 -- --
	.%line 557 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1041 0
	ld_field_w_clr[b0, 0001, a0, <<0]
.1301 106150003220 common_code
	.%operands 1 1 2 b12 B12 -- 0 -- -- $0 $W0
	.%line 560 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1040 2
/******/          event_cls_autopush_filter_reset(
	cls[write_be, $0, b12, 0, 1], ctx_swap[s5], defer[2]
.1302 00A080300003 common_code
	.%operands 8 1 0 a3 A3 b0 B0 a3 A3 -- --
	.%line 557 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1041 1
/******/          dma_seqn_advance(&fl_cache_event_xfer, &fl_cache_dma_seq_compl);
	alu[a3, a3, +, b0]
.1303 00F0003C2180 common_code
	.%operands 0 1 0 -- 776 -- -- $0 $W0 -- --
	.%line 560 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1038 0
/******/          event_cls_autopush_filter_reset(
	immed[$0, 776, <<0]
.1304 00AAB0000403 common_code
	.%operands 8 1 0 a3 A3 b1 B1 -- -- -- --
	.%line 567 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
/******/          while (fl_cache_dma_seq_compl != fl_cache_dma_seq_served) {
	alu[--, a3, -, b1]
.%import_expr common_code 1305 <40:40:13,34:22:0> &bp 1337 +
.1305 00D94E408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 567 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0 1337
	beq[l_2147#]
.1306 00B0C0100701 common_code
	.%operands 8 1 0 b1 B1 -- 1 b1 B1 -- --
	.%line 570 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
/******/              fl_cache_dma_seq_served++;
l_2125#:
	alu[b1, b1, +, 1]
.1307 00A44000070F common_code
	.%operands 8 1 0 b1 B1 -- 15 a0 A0 -- --
	.%line 573 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
/******/              pending_slot = (fl_cache_dma_seq_served &
	alu[a0, b1, AND, 15]
.1308 0081E0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 575 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
/******/              queue_c = fl_cache_pending[pending_slot];
	alu_shf[a0, --, B, a0, <<2]
.1309 00A080002800 common_code
	.%operands 8 1 0 a0 A0 b10 B10 a0 A0 -- --
	.%line 575 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
	alu[a0, a0, +, b10]
.1310 00FC066C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 575 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
	local_csr_wr[active_lm_addr_0, a0]
.1311 00F000800390 common_code
	.%operands 0 1 0 -- 2192 -- -- b0 B0 -- --
	.%line 578 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1036 0
/******/              _add_imm(NFD_OUT_CREDITS_BASE, queue_c, NFD_OUT_FL_BATCH_SZ,
	immed[b0, 2192, <<0]
.1312 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 0
/******/              set_queue(&queue_c, &cached_bmsk);
	nop
.1313 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 0
	nop
.1314 00A000580000 common_code
	.%operands 264 1 0 -- -- *l$index0 *L00 a5 A5 -- --
	.%line 575 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
/******/              queue_c = fl_cache_pending[pending_slot];
	alu[a5, --, B, *l$index0]
.1315 0081C0080205 common_code
	.%operands 264 1 0 -- -- a5 A5 a0 A0 -- --
	.%line 578 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1036 0
/******/              _add_imm(NFD_OUT_CREDITS_BASE, queue_c, NFD_OUT_FL_BATCH_SZ,
	alu_shf[a0, --, B, a5, <<4]
.1316 008B02080260 common_code
	.%operands 8 1 0 b0 B0 -- 32 -- -- -- --
	.%line 578 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1036 1
	alu_shf[--, b0, OR, 32, <<16]
.1317 124700088300 common_code
	.%operands 4 0 0 -- 0 a0 A0 -- -- -- --
	.%line 578 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1036 0
	mem[add_imm, --, 0, a0, 1], indirect_ref
.1318 0081B0080205 common_code
	.%operands 264 1 0 -- -- a5 A5 a0 A0 -- --
	.%line 585 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
/******/              queue_data[queue_c].fl_a += NFD_OUT_FL_BATCH_SZ;
	alu_shf[a0, --, B, a5, <<5]
.1319 00A0C00C5000 common_code
	.%operands 8 1 0 -- 20 a0 A0 a0 A0 -- --
	.%line 585 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
	alu[a0, 20, +, a0]
.1320 00FC06EC0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 585 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
	local_csr_wr[active_lm_addr_1, a0]
.1321 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 0
/******/              set_queue(&queue_c, &cached_bmsk);
	nop
.1322 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 0
	nop
.%import_expr common_code 1323 <40:40:13,34:22:0> &bp 1330 +
.1323 00D14C909805 common_code
	.%operands 0 1 1 -- -- a5 A5 -- -- -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 1 1330
	br_bclr[a5, 5, l_2137#], defer[1]
.1324 00A0A20C8220 common_code
	.%operands 8 1 0 *l$index1 *L10 -- 32 *l$index1 *L10 -- --
	.%line 585 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:19 0
/******/              queue_data[queue_c].fl_a += NFD_OUT_FL_BATCH_SZ;
	alu[*l$index1, *l$index1, +, 32]
.1325 00A4000C7C05 common_code
	.%operands 8 1 0 a5 A5 -- 31 a0 A0 -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 0
/******/              set_queue(&queue_c, &cached_bmsk);
	alu[a0, a5, AND, 31]
.1326 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 1
	alu[--, a0, OR, 0]
.1327 009000008600 common_code
	.%operands 296 1 0 -- -- -- 1 b0 B0 -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1035 0
	alu_shf[b0, --, B, 1, <<indirect]
.%import_expr common_code 1328 <40:40:13,34:22:0> &bp 1333 +
.1328 00D94D508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 1 1333
	br[l_2138#], defer[1]
.1329 00AA4AF000AF common_code
	.%operands 8 1 0 b0 B0 @a47 @A47 @a47 @A47 -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1035 0
	alu[@a47, b0, OR, @a47]
.1330 00AA300C0005 common_code
	.%operands 8 1 0 a5 A5 -- 0 -- -- -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 1
l_2137#:
	alu[--, a5, OR, 0]
.1331 008000008600 common_code
	.%operands 296 1 0 -- -- -- 1 a0 A0 -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1035 0
	alu_shf[a0, --, B, 1, <<indirect]
.1332 00BA0BF2FC00 common_code
	.%operands 8 1 0 a0 A0 @b63 @B63 @b63 @B63 -- --
	.%line 588 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1035 0
	alu[@b63, a0, OR, @b63]
.1333 00AAB0000403 common_code
	.%operands 8 1 0 a3 A3 b1 B1 -- -- -- --
	.%line 567 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0
/******/          while (fl_cache_dma_seq_compl != fl_cache_dma_seq_served) {
l_2138#:
	alu[--, a3, -, b1]
.%import_expr common_code 1334 <40:40:13,34:22:0> &bp 1306 +
.1334 00D946808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 567 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0 1306
	bne[l_2125#]
.%import_expr common_code 1335 <40:40:13,34:22:0> &bp 1337 +
.1335 00D94E408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 567 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0 1337
	br[l_2147#]
.1336 00E000000001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 592 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1042 0
/******/          ctx_swap();
l_2141#:
	ctx_arb[voluntary]
.1337 00E800001300 common_code
	.%operands 0 1 0 b4 B4 -- -- -- -- -- --
	.%line 594 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:19 0 0 B4
/******/  }
l_2147#:
	rtn[b4]
.1338 00F0000C009F common_code
	.%operands 0 1 0 -- 0 -- -- @a31 @A31 -- --
	.%line 711 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1034 0
/******/      init_bitmasks(&cached_bmsk);
_send_desc_setup_shared#:
	immed[@a31, 0, <<0]
.1339 00F0000C008F common_code
	.%operands 0 1 0 -- 0 -- -- @a15 @A15 -- --
	.%line 711 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1034 0
	immed[@a15, 0, <<0]
.1340 00F000033F00 common_code
	.%operands 0 1 0 -- 0 -- -- @b79 @B79 -- --
	.%line 712 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1033 0
/******/      init_bitmasks(&pending_bmsk);
	immed[@b79, 0, <<0]
.1341 00F0000C00DF common_code
	.%operands 0 1 0 -- 0 -- -- @a95 @A95 -- --
	.%line 712 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1033 0
	immed[@a95, 0, <<0]
.1342 00F0000C00CF common_code
	.%operands 0 1 0 -- 0 -- -- @a79 @A79 -- --
	.%line 712 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1033 0
	immed[@a79, 0, <<0]
.1343 00F0000C00BF common_code
	.%operands 0 1 0 -- 0 -- -- @a63 @A63 -- --
	.%line 712 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1033 0
	immed[@a63, 0, <<0]
.1344 00FC04400000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1014 1
/******/      dma_seqn_ap_setup(NFD_OUT_DESC_EVENT_FILTER, NFD_OUT_DESC_EVENT_FILTER,
	local_csr_rd[active_ctx_sts]
.1345 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1014 0
	immed[a0, 0, <<0]
.1346 00A4000C1C00 common_code
	.%operands 8 1 0 a0 A0 -- 7 a0 A0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1014 0
	alu[a0, a0, AND, 7]
.%import_expr common_code 1347 <27:20:8,7:0:0> __uengine_id &i 0 + 0xffff &
.1347 00F040000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1014 0
	immed_w0[b3, __uengine_id]
.%import_expr common_code 1348 <27:20:24,7:0:16> __uengine_id &i 0 + 0xffff0000 &
.1348 00F440000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1014 0
	immed_w1[b3, __uengine_id]
.1349 008040500D00 common_code
	.%operands 264 1 0 -- -- b3 B3 a5 A5 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:21 0
	alu_shf[a5, --, B, b3, >>4]
.1350 00B4000CFC05 common_code
	.%operands 8 1 0 a5 A5 -- 63 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1014 0
	alu[b0, a5, AND, 63]
.1351 009BE0000222 common_code
	.%operands 8 1 0 -- 2 b0 B0 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1014 0
	alu_shf[b0, 2, OR, b0, <<2]
.1352 008B0820023D common_code
	.%operands 8 1 0 -- 29 b0 B0 $2 $W2 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1014 0
	alu_shf[$2, 29, OR, b0, <<16]
.1353 00A0583000BE common_code
	.%operands 264 1 0 -- -- @a62 @A62 $3 $W3 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1023 0
	alu[$3, --, B, @a62]
.1354 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1023 0
	immed[$1, 0, <<0]
.1355 00F000200358 common_code
	.%operands 0 1 0 -- 600 -- -- b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1024 0
	immed[b0, 600, <<0]
.1356 00F440000302 common_code
	.%operands 0 1 0 b0 B0 -- 2 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1024 0
	immed_w1[b0, 2]
.1357 106150200320 common_code
	.%operands 1 1 0 b0 B0 -- 0 -- -- $2 $W2
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1025 0
	cls[write_be, $2, b0, 0, 1], sig_done[s5]
.1358 00F000200350 common_code
	.%operands 0 1 0 -- 592 -- -- b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1026 0
	immed[b0, 592, <<0]
.1359 00F440000302 common_code
	.%operands 0 1 0 b0 B0 -- 2 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1026 0
	immed_w1[b0, 2]
.1360 106140300320 common_code
	.%operands 1 1 0 b0 B0 -- 0 -- -- $3 $W3
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1027 0
	cls[write_be, $3, b0, 0, 1], sig_done[s4]
.1361 00F000200340 common_code
	.%operands 0 1 0 -- 576 -- -- b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1028 0
	immed[b0, 576, <<0]
.1362 00F440000302 common_code
	.%operands 0 1 0 b0 B0 -- 2 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1028 0
	immed_w1[b0, 2]
.1363 106110100320 common_code
	.%operands 1 1 0 b0 B0 -- 0 -- -- $1 $W1
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1029 0
	cls[write_be, $1, b0, 0, 1], sig_done[s1]
.1364 00F000200360 common_code
	.%operands 0 1 0 -- 608 -- -- b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1030 0
	immed[b0, 608, <<0]
.1365 00F440000302 common_code
	.%operands 0 1 0 b0 B0 -- 2 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1030 0
	immed_w1[b0, 2]
.1366 106030000320 common_code
	.%operands 2 1 0 b0 B0 -- 0 -- -- $0 $R0
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1031 0
	cls[read_be, $0, b0, 0, 1], sig_done[s3]
.1367 00A4005C3C05 common_code
	.%operands 8 1 0 a5 A5 -- 15 a5 A5 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu[a5, a5, AND, 15]
.1368 00B440000F0F common_code
	.%operands 8 1 0 b3 B3 -- 15 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu[b0, b3, AND, 15]
.1369 009080000200 common_code
	.%operands 264 1 0 -- -- b0 B0 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu_shf[b0, --, B, b0, <<24]
.1370 008A40580205 common_code
	.%operands 8 1 0 b0 B0 a5 A5 a5 A5 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu_shf[a5, b0, OR, a5, <<28]
.1371 009BC0088E00 common_code
	.%operands 8 1 0 -- 3 a0 A0 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu_shf[b0, (3 & 15), OR, a0, <<4]
.1372 00B44000037F common_code
	.%operands 8 1 0 b0 B0 -- 127 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu[b0, b0, AND, 127]
.1373 008B00500205 common_code
	.%operands 8 1 0 a5 A5 b0 B0 a5 A5 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu_shf[a5, a5, OR, b0, <<16]
.1374 009480000D23 common_code
	.%operands 8 1 0 -- 3 b3 B3 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu_shf[b0, 3, AND, b3, >>8]
.1375 008B20500205 common_code
	.%operands 8 1 0 a5 A5 b0 B0 a5 A5 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu_shf[a5, a5, OR, b0, <<14]
.1376 008B9008B200 common_code
	.%operands 8 1 0 -- 12 a0 A0 a0 A0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
	alu_shf[a0, ((3 & 63) << 2), OR, a0, <<7]
.%import_expr common_code 1377 <27:20:8,7:0:0> fl_cache_mem0 &v 32 >> 0xffff &
.1377 00F040000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 748 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:21 0
/******/      rx_descr_tmp.cpp_addr_hi =
	immed_w0[b3, fl_cache_mem0]
.%import_expr common_code 1378 <27:20:24,7:0:16> fl_cache_mem0 &v 32 >> 0xffff0000 &
.1378 00F440000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 748 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:21 0
	immed_w1[b3, fl_cache_mem0]
.1379 00E00020003A common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1023 2
/******/      dma_seqn_ap_setup(NFD_OUT_DESC_EVENT_FILTER, NFD_OUT_DESC_EVENT_FILTER,
	ctx_arb[s1, s3, s4, s5], all, defer[2]
.1380 00F0000C00AF common_code
	.%operands 0 1 0 -- 0 -- -- @a47 @A47 -- --
	.%line 711 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1034 1
/******/      init_bitmasks(&cached_bmsk);
	immed[@a47, 0, <<0]
.1381 00F00002FF00 common_code
	.%operands 0 1 0 -- 0 -- -- @b63 @B63 -- --
	.%line 711 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1034 0
	immed[@b63, 0, <<0]
.1382 00B40003F400 common_code
	.%operands 8 1 0 a0 A0 @b125 @B125 b0 B0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1019 0
/******/      dma_seqn_ap_setup(NFD_OUT_DESC_EVENT_FILTER, NFD_OUT_DESC_EVENT_FILTER,
	alu[b0, a0, AND, @b125]
.1383 00F0002D2000 common_code
	.%operands 0 1 0 -- 584 -- -- a0 A0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1021 0
	immed[a0, 584, <<0]
.1384 00F4400C0C00 common_code
	.%operands 0 1 0 a0 A0 -- 3 a0 A0 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1021 0
	immed_w1[a0, 3]
.1385 106110108200 common_code
	.%operands 1 1 2 a0 A0 -- 0 -- -- $1 $W1
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1022 2
	cls[write_be, $1, a0, 0, 1], ctx_swap[s1], defer[2]
.1386 00AA18100005 common_code
	.%operands 8 1 0 a5 A5 b0 B0 $1 $W1 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1019 1
	alu[$1, a5, OR, b0]
.1387 00F0000003D0 common_code
	.%operands 0 1 0 -- 208 -- -- b0 B0 -- --
	.%line 734 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1013 0
/******/      pcie_dma_cfg_set_one(PCIE_ISL, NFD_OUT_DESC_CFG_REG, cfg);
	immed[b0, 208, <<0]
.1388 10611010820D common_code
	.%operands 1 1 2 a13 A13 -- 0 -- -- $1 $W1
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1018 2
/******/      dma_seqn_ap_setup(NFD_OUT_DESC_EVENT_FILTER, NFD_OUT_DESC_EVENT_FILTER,
	cls[write_be, $1, a13, 0, 1], ctx_swap[s1], defer[2]
.1389 00F0003C2581 common_code
	.%operands 0 1 0 -- 777 -- -- $1 $W1 -- --
	.%line 714 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1016 1
	immed[$1, 777, <<0]
.1390 00F440000304 common_code
	.%operands 0 1 0 b0 B0 -- 4 b0 B0 -- --
	.%line 734 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1013 0
/******/      pcie_dma_cfg_set_one(PCIE_ISL, NFD_OUT_DESC_CFG_REG, cfg);
	immed_w1[b0, 4]
.1391 000E10000020 common_code
	.%operands 3 1 0 -- 0 b0 B0 -- -- $0 $W0
	.%line 734 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1013 0
	pcie[read_pci, $0, 0, <<8, b0, 1], ctx_swap[s1]
.1392 00A000060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a0 A0 -- --
	.%line 734 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1013 0
	alu[a0, --, B, $0]
.1393 000F10000220 common_code
	.%operands 3 1 2 -- 0 b0 B0 -- -- $0 $W0
	.%line 734 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1013 2
	pcie[write_pci, $0, 0, <<8, b0, 1], ctx_swap[s1], defer[2]
.1394 00C00300DC00 common_code
	.%operands 0 1 0 a0 A0 -- 23 a0 A0 -- --
	.%line 734 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1013 1
	ld_field[a0, 0011, 23, <<0]
.1395 00A058000000 common_code
	.%operands 264 1 0 -- -- a0 A0 $0 $W0 -- --
	.%line 734 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1013 0
	alu[$0, --, B, a0]
.1396 00F000800300 common_code
	.%operands 0 1 0 -- 2048 -- -- b0 B0 -- --
	.%line 744 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:21 0
/******/      rx_descr_tmp.trans_class = 0;
	immed[b0, 2048, <<0]
.1397 00E800301300 common_code
	.%operands 0 1 3 b4 B4 -- -- -- -- -- --
	.%line 750 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:21 3 0 B4
/******/  }
	rtn[b4], defer[3]
.1398 008000000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 a0 A0 -- --
	.%line 748 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:21 2
/******/      rx_descr_tmp.cpp_addr_hi =
	alu_shf[a0, --, B, b3, >>0]
.1399 00A4000FFC00 common_code
	.%operands 8 1 0 a0 A0 -- 255 a0 A0 -- --
	.%line 748 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:21 1
	alu[a0, a0, AND, 255]
.1400 008B50508600 common_code
	.%operands 8 1 0 a0 A0 -- 1 a5 A5 -- --
	.%line 748 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:21 0
	alu_shf[a5, a0, OR, 1, <<11]
.%import_expr common_code 1401 <27:20:8,7:0:0> fl_cache_mem0 &v 0 + 0xffff &
.1401 00F040000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 309 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:20 0
/******/      fl_cache_mem_addr_lo =
_cache_desc_setup#:
	immed_w0[b3, fl_cache_mem0]
.%import_expr common_code 1402 <27:20:24,7:0:16> fl_cache_mem0 &v 0 + 0xffff0000 &
.1402 00F440000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 309 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:20 0
	immed_w1[b3, fl_cache_mem0]
.1403 00E800001300 common_code
	.%operands 0 1 0 b4 B4 -- -- -- -- -- --
	.%line 311 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:20 0 0 B4
/******/  }
	rtn[b4]
.1404 00F0000C00DE common_code
	.%operands 0 1 0 -- 0 -- -- @a94 @A94 -- --
	.%line 227 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1008 0
/******/      init_bitmasks(&active_bmsk);
_cache_desc_setup_shared#:
	immed[@a94, 0, <<0]
.1405 00F0000C00CE common_code
	.%operands 0 1 0 -- 0 -- -- @a78 @A78 -- --
	.%line 227 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1008 0
	immed[@a78, 0, <<0]
.1406 00F00002BF00 common_code
	.%operands 0 1 0 -- 0 -- -- @b47 @B47 -- --
	.%line 228 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1007 0
/******/      init_bitmasks(&urgent_bmsk);
	immed[@b47, 0, <<0]
.1407 00F000027F00 common_code
	.%operands 0 1 0 -- 0 -- -- @b31 @B31 -- --
	.%line 228 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1007 0
	immed[@b31, 0, <<0]
.1408 00F000023F00 common_code
	.%operands 0 1 0 -- 0 -- -- @b15 @B15 -- --
	.%line 228 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1007 0
	immed[@b15, 0, <<0]
.1409 00F0000C00FE common_code
	.%operands 0 1 0 -- 0 -- -- @a126 @A126 -- --
	.%line 228 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1007 0
	immed[@a126, 0, <<0]
.1410 00FC04400000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:988 1
/******/      dma_seqn_ap_setup(NFD_OUT_FL_EVENT_FILTER, NFD_OUT_FL_EVENT_FILTER,
	local_csr_rd[active_ctx_sts]
.1411 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:988 0
	immed[a0, 0, <<0]
.1412 00A4000C1C00 common_code
	.%operands 8 1 0 a0 A0 -- 7 a0 A0 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:988 0
	alu[a0, a0, AND, 7]
.%import_expr common_code 1413 <27:20:8,7:0:0> __uengine_id &i 0 + 0xffff &
.1413 00F040000B00 common_code
	.%operands 0 1 0 b2 B2 -- -- b2 B2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:988 0
	immed_w0[b2, __uengine_id]
.%import_expr common_code 1414 <27:20:24,7:0:16> __uengine_id &i 0 + 0xffff0000 &
.1414 00F440000B00 common_code
	.%operands 0 1 0 b2 B2 -- -- b2 B2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:988 0
	immed_w1[b2, __uengine_id]
.1415 009040300900 common_code
	.%operands 264 1 0 -- -- b2 B2 b3 B3 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:23 0
	alu_shf[b3, --, B, b2, >>4]
.1416 00A440200F3F common_code
	.%operands 8 1 0 b3 B3 -- 63 a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:988 0
	alu[a2, b3, AND, 63]
.1417 008BE0288A02 common_code
	.%operands 8 1 0 -- 2 a2 A2 a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:988 0
	alu_shf[a2, 2, OR, a2, <<2]
.1418 008B0838B602 common_code
	.%operands 8 1 0 -- 13 a2 A2 $3 $W3 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:988 0
	alu_shf[$3, 13, OR, a2, <<16]
.1419 00A0584000BE common_code
	.%operands 264 1 0 -- -- @a62 @A62 $4 $W4 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:997 0
	alu[$4, --, B, @a62]
.1420 00F0000C0182 common_code
	.%operands 0 1 0 -- 0 -- -- $2 $W2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:997 0
	immed[$2, 0, <<0]
.1421 00F0002C6002 common_code
	.%operands 0 1 0 -- 536 -- -- a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:998 0
	immed[a2, 536, <<0]
.1422 00F4400C0802 common_code
	.%operands 0 1 0 a2 A2 -- 2 a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:998 0
	immed_w1[a2, 2]
.1423 106160308302 common_code
	.%operands 1 1 0 a2 A2 -- 0 -- -- $3 $W3
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:999 0
	cls[write_be, $3, a2, 0, 1], sig_done[s6]
.1424 00F0002C4002 common_code
	.%operands 0 1 0 -- 528 -- -- a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1000 0
	immed[a2, 528, <<0]
.1425 00F4400C0802 common_code
	.%operands 0 1 0 a2 A2 -- 2 a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1000 0
	immed_w1[a2, 2]
.1426 106150408302 common_code
	.%operands 1 1 0 a2 A2 -- 0 -- -- $4 $W4
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1001 0
	cls[write_be, $4, a2, 0, 1], sig_done[s5]
.1427 00F2002C0802 common_code
	.%operands 0 1 0 -- 514 -- -- a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1002 0
	immed[a2, 514, <<8]
.1428 106130208302 common_code
	.%operands 1 1 0 a2 A2 -- 0 -- -- $2 $W2
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1003 0
	cls[write_be, $2, a2, 0, 1], sig_done[s3]
.1429 00F0002C8002 common_code
	.%operands 0 1 0 -- 544 -- -- a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1004 0
	immed[a2, 544, <<0]
.1430 00F4400C0802 common_code
	.%operands 0 1 0 a2 A2 -- 2 a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1004 0
	immed_w1[a2, 2]
.1431 106040008302 common_code
	.%operands 2 1 0 a2 A2 -- 0 -- -- $0 $R0
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:1005 0
	cls[read_be, $0, a2, 0, 1], sig_done[s4]
.1432 00A440200F0F common_code
	.%operands 8 1 0 b3 B3 -- 15 a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu[a2, b3, AND, 15]
.1433 00B440300B0F common_code
	.%operands 8 1 0 b2 B2 -- 15 b3 B3 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu[b3, b2, AND, 15]
.1434 009080300E00 common_code
	.%operands 264 1 0 -- -- b3 B3 b3 B3 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu_shf[b3, --, B, b3, <<24]
.1435 008A40280E02 common_code
	.%operands 8 1 0 b3 B3 a2 A2 a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu_shf[a2, b3, OR, a2, <<28]
.1436 009BC0388E00 common_code
	.%operands 8 1 0 -- 3 a0 A0 b3 B3 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu_shf[b3, (3 & 15), OR, a0, <<4]
.1437 00B440300F7F common_code
	.%operands 8 1 0 b3 B3 -- 127 b3 B3 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu[b3, b3, AND, 127]
.1438 008B00200E02 common_code
	.%operands 8 1 0 a2 A2 b3 B3 a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu_shf[a2, a2, OR, b3, <<16]
.1439 009480200923 common_code
	.%operands 8 1 0 -- 3 b2 B2 b2 B2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu_shf[b2, 3, AND, b2, >>8]
.1440 008B20200A02 common_code
	.%operands 8 1 0 a2 A2 b2 B2 a2 A2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu_shf[a2, a2, OR, b2, <<14]
.1441 008B9008A200 common_code
	.%operands 8 1 0 -- 8 a0 A0 a0 A0 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
	alu_shf[a0, ((2 & 63) << 2), OR, a0, <<7]
.%import_expr common_code 1442 <27:20:8,7:0:0> fl_cache_mem0 &v 0 + 0xffff &
.1442 00F040000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 295 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:23 0
/******/      fl_cache_mem_addr_lo =
	immed_w0[b3, fl_cache_mem0]
.%import_expr common_code 1443 <27:20:24,7:0:16> fl_cache_mem0 &v 0 + 0xffff0000 &
.1443 00F440000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 295 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:23 0
	immed_w1[b3, fl_cache_mem0]
.1444 00E000200078 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:997 2
/******/      dma_seqn_ap_setup(NFD_OUT_FL_EVENT_FILTER, NFD_OUT_FL_EVENT_FILTER,
	ctx_arb[s3, s4, s5, s6], all, defer[2]
.1445 00F0000C00EE common_code
	.%operands 0 1 0 -- 0 -- -- @a110 @A110 -- --
	.%line 227 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1008 1
/******/      init_bitmasks(&active_bmsk);
	immed[@a110, 0, <<0]
.1446 00F00003FB00 common_code
	.%operands 0 1 0 -- 0 -- -- @b126 @B126 -- --
	.%line 227 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:1008 0
	immed[@b126, 0, <<0]
.1447 00B40023F400 common_code
	.%operands 8 1 0 a0 A0 @b125 @B125 b2 B2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:993 0
/******/      dma_seqn_ap_setup(NFD_OUT_FL_EVENT_FILTER, NFD_OUT_FL_EVENT_FILTER,
	alu[b2, a0, AND, @b125]
.1448 00F0002D0000 common_code
	.%operands 0 1 0 -- 576 -- -- a0 A0 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:995 0
	immed[a0, 576, <<0]
.1449 00F4400C0C00 common_code
	.%operands 0 1 0 a0 A0 -- 3 a0 A0 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:995 0
	immed_w1[a0, 3]
.1450 106130208200 common_code
	.%operands 1 1 2 a0 A0 -- 0 -- -- $2 $W2
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:996 2
	cls[write_be, $2, a0, 0, 1], ctx_swap[s3], defer[2]
.1451 00AA18200802 common_code
	.%operands 8 1 0 a2 A2 b2 B2 $2 $W2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:993 1
	alu[$2, a2, OR, b2]
.1452 00F0000F2002 common_code
	.%operands 0 1 0 -- 200 -- -- a2 A2 -- --
	.%line 250 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:987 0
/******/      pcie_dma_cfg_set_one(PCIE_ISL, NFD_OUT_FL_CFG_REG, cfg);
	immed[a2, 200, <<0]
.1453 106130203220 common_code
	.%operands 1 1 2 b12 B12 -- 0 -- -- $2 $W2
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:992 2
/******/      dma_seqn_ap_setup(NFD_OUT_FL_EVENT_FILTER, NFD_OUT_FL_EVENT_FILTER,
	cls[write_be, $2, b12, 0, 1], ctx_swap[s3], defer[2]
.1454 00F0003C2182 common_code
	.%operands 0 1 0 -- 776 -- -- $2 $W2 -- --
	.%line 230 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:990 1
	immed[$2, 776, <<0]
.1455 00F4400C1002 common_code
	.%operands 0 1 0 a2 A2 -- 4 a2 A2 -- --
	.%line 250 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:987 0
/******/      pcie_dma_cfg_set_one(PCIE_ISL, NFD_OUT_FL_CFG_REG, cfg);
	immed_w1[a2, 4]
.1456 040E40108002 common_code
	.%operands 3 1 0 -- 0 a2 A2 -- -- $1 $W1
	.%line 250 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:987 0
	pcie[read_pci, $1, 0, <<8, a2, 1], ctx_swap[s4]
.1457 00A000060400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a0 A0 -- --
	.%line 250 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:987 0
	alu[a0, --, B, $1]
.1458 040F40108202 common_code
	.%operands 3 1 2 -- 0 a2 A2 -- -- $1 $W1
	.%line 250 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:987 2
	pcie[write_pci, $1, 0, <<8, a2, 1], ctx_swap[s4], defer[2]
.1459 00C00300DC00 common_code
	.%operands 0 1 0 a0 A0 -- 23 a0 A0 -- --
	.%line 250 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:987 1
	ld_field[a0, 0011, 23, <<0]
.1460 00A058100000 common_code
	.%operands 264 1 0 -- -- a0 A0 $1 $W1 -- --
	.%line 250 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:987 0
	alu[$1, --, B, a0]
.1461 00F0000F3002 common_code
	.%operands 0 1 0 -- 204 -- -- a2 A2 -- --
	.%line 275 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:986 0
/******/      pcie_dma_cfg_set_one(PCIE_ISL, NFD_OUT_DATA_CFG_REG, cfg);
	immed[a2, 204, <<0]
.1462 00F4400C1002 common_code
	.%operands 0 1 0 a2 A2 -- 4 a2 A2 -- --
	.%line 275 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:986 0
	immed_w1[a2, 4]
.1463 040E40008002 common_code
	.%operands 3 1 0 -- 0 a2 A2 -- -- $0 $W0
	.%line 275 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:986 0
	pcie[read_pci, $0, 0, <<8, a2, 1], ctx_swap[s4]
.1464 00A000060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a0 A0 -- --
	.%line 275 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:986 0
	alu[a0, --, B, $0]
.1465 040F40008202 common_code
	.%operands 3 1 2 -- 0 a2 A2 -- -- $0 $W0
	.%line 275 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:986 2
	pcie[write_pci, $0, 0, <<8, a2, 1], ctx_swap[s4], defer[2]
.1466 00C00300DC00 common_code
	.%operands 0 1 0 a0 A0 -- 23 a0 A0 -- --
	.%line 275 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:986 1
	ld_field[a0, 0011, 23, <<0]
.1467 00A058000000 common_code
	.%operands 264 1 0 -- -- a0 A0 $0 $W0 -- --
	.%line 275 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:986 0
	alu[$0, --, B, a0]
.1468 00F000800B00 common_code
	.%operands 0 1 0 -- 2048 -- -- b2 B2 -- --
	.%line 287 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:23 0
/******/      descr_tmp.trans_class = 0;
	immed[b2, 2048, <<0]
.1469 00F440F00BF0 common_code
	.%operands 0 1 0 b2 B2 -- 4080 b2 B2 -- --
	.%line 287 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:23 0
	immed_w1[b2, 4080]
.%import_expr common_code 1470 <27:20:8,17:10:0> fl_cache_mem0 &v 32 >> 0xffff &
.1470 00F0400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 291 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:23 0
/******/      descr_tmp.cpp_addr_hi =
	immed_w0[a2, fl_cache_mem0]
.%import_expr common_code 1471 <27:20:24,17:10:16> fl_cache_mem0 &v 32 >> 0xffff0000 &
.1471 00F4400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 291 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:23 0
	immed_w1[a2, fl_cache_mem0]
.1472 00E800301300 common_code
	.%operands 0 1 3 b4 B4 -- -- -- -- -- --
	.%line 297 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 1 fiid:23 3 0 B4
/******/  }
	rtn[b4], defer[3]
.1473 008000080002 common_code
	.%operands 264 1 0 -- -- a2 A2 a0 A0 -- --
	.%line 291 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:23 2
/******/      descr_tmp.cpp_addr_hi =
	alu_shf[a0, --, B, a2, >>0]
.1474 00A4000FFC00 common_code
	.%operands 8 1 0 a0 A0 -- 255 a0 A0 -- --
	.%line 291 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:23 1
	alu[a0, a0, AND, 255]
.1475 008B60208600 common_code
	.%operands 8 1 0 a0 A0 -- 1 a2 A2 -- --
	.%line 291 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" 0 fiid:23 0
	alu_shf[a2, a0, OR, 1, <<10]
.1476 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:1012 1
/******/      set_alarm(NFD_OUT_DBG_CACHE_DESC_INTVL, &status_throttle);
_cache_desc_status_setup#:
	local_csr_rd[timestamp_low]
.1477 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 0 fiid:1012 0
	immed[a0, 0, <<0]
.1478 00A080023800 common_code
	.%operands 8 1 0 a0 A0 @b14 @B14 a0 A0 -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:1009 0
	alu[a0, a0, +, @b14]
.1479 00FC05EC0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:1011 0
	local_csr_wr[active_ctx_future_count, a0]
.1480 00FC07EC1304 common_code
	.%operands 0 1 0 -- 4 -- -- -- -- -- --
	.%line 85 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:1010 0
	local_csr_wr[active_future_count_signal, 4]
.1481 00E800001700 common_code
	.%operands 0 1 0 b5 B5 -- -- -- -- -- --
	.%line 86 "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" 1 fiid:22 0 0 B5
/******/  }
	rtn[b5]
.%type U4
.%type S4 {
__reserved_5 0:5:27 0;
msi_vec_num 0:0:5 0;
}
.%type S4 {
__reserved_8 0:8:24 0;
msix_vec_num 0:0:8 0;
}
.%type S4 {
__reserved_16 0:16:16 0;
source 0:4:12 0;
type 0:0:4 0;
}
.%type S4 {
__reserved_21 0:21:11 0;
overflow 0:20:1 0;
hwm 0:16:4 0;
__reserved_12 0:12:4 0;
read 0:8:4 0;
__reserved_4 0:4:4 0;
write 0:0:4 0;
}
.%type A16 6
.%type U1
.%type A32768 6
.%type A16 6
.%type A2048 6
.%type A16 6
.%type A2048 6
.%type A16 6
.%type A2048 6
.%type A41943040 6
.%type A10485760 6
.%type A272 17
.%type P2 6
.%type S16 qc_bitmask{
bmsk_lo 0 0;
bmsk_hi 4 0;
proc 8 0;
curr 12 0;
}
.%type I4
.%type A256 0
.%type P6 22
.%type S32 nfd_out_queue_info{
fl_w 0 0;
fl_s 4 0;
ring_sz_msk 8 0;
requester_id 12:24:8 0;
spare0 12:9:15 0;
up 12:8:1 0;
ring_base_hi 12:0:8 0;
ring_base_lo 16 0;
fl_a 20 0;
rx_s 24 0;
rx_w 28 0;
}
.%type A64 0
.%type A256 25
.%type S4 nfd_out_send_desc_msg{
__unnamed 0 26;
}
.%type S4 {
__unnamed 0 27;
__raw 0 0;
}
.%type S4 {
spare 0:16:16 0;
count 0:8:8 0;
queue 0:0:8 0;
}
.%type S16 nfp_pcie_dma_cmd{
__unnamed 0 29;
}
.%type S16 {
__unnamed 0 30;
__raw 0 31;
}
.%type S16 {
cpp_addr_lo 0:0:32 0;
mode_sel 4:30:2 0;
dma_mode 4:14:16 0;
cpp_token 4:12:2 0;
dma_cfg_index 4:8:4 0;
cpp_addr_hi 4:0:8 0;
pcie_addr_lo 8:0:32 0;
length 12:20:12 0;
rid 12:12:8 0;
rid_override 12:11:1 0;
trans_class 12:8:3 0;
pcie_addr_hi 12:0:8 0;
}
.%type A16 0
.%type S32 nfd_out_cache_desc_status{
active_bmsk_hi 0 0;
active_bmsk_lo 4 0;
urgent_bmsk_hi 8 0;
urgent_bmsk_lo 12 0;
fl_cache_issued 16 0;
fl_cache_compl 20 0;
fl_cache_served 24 0;
reserved 28 0;
}
.%type S32 nfd_out_desc_dma_status{
cached_bmsk_hi 0 0;
cached_bmsk_lo 4 0;
pending_bmsk_hi 8 0;
pending_bmsk_lo 12 0;
desc_dma_issued 16 0;
desc_dma_compl 20 0;
desc_dma_served 24 0;
desc_dma_pkts_served 28 0;
}
.%type A8 0
.%type A8 0
.%type A8 0
.%type S4 nfd_cfg_msg{
__unnamed 0 38;
}
.%type S4 {
__unnamed 0 39;
__raw 0 0;
}
.%type S4 {
msg_valid 0:31:1 0;
error 0:30:1 0;
interested 0:29:1 0;
up_bit 0:28:1 0;
spare 0:16:12 0;
queue 0:8:8 0;
vnic 0:0:8 0;
}
.%type P2 37
.%type S20 qc_queue_config{
watermark 0 42;
size 4 43;
event_data 8 0;
event_type 12 44;
ptr 16 0;
}
.%type E4 pcie_qc_watermark{
PCIE_QC_WM_4 0;
PCIE_QC_WM_8 1;
PCIE_QC_WM_16 2;
PCIE_QC_WM_32 3;
PCIE_QC_WM_64 4;
PCIE_QC_WM_128 5;
PCIE_QC_WM_256 6;
PCIE_QC_WM_512 7;
}
.%type E4 pcie_qc_q_size{
PCIE_QC_SZ_256 0;
PCIE_QC_SZ_512 1;
PCIE_QC_SZ_1k 2;
PCIE_QC_SZ_2k 3;
PCIE_QC_SZ_4k 4;
PCIE_QC_SZ_8k 5;
PCIE_QC_SZ_16k 6;
PCIE_QC_SZ_32k 7;
PCIE_QC_SZ_64k 8;
PCIE_QC_SZ_128k 9;
PCIE_QC_SZ_256k 10;
}
.%type E4 pcie_qc_event{
PCIE_QC_EVENT_NO_EVENT 0;
PCIE_QC_EVENT_NOT_EMPTY 1;
PCIE_QC_EVENT_GE_MARK 2;
PCIE_QC_EVENT_LT_MARK 3;
}
.%type A8 0
.%type P2 0
.%type S4 nfp_qc_sts_hi{
__unnamed 0 48;
}
.%type S4 {
__unnamed 0 49;
__raw 0 0;
}
.%type S4 {
__reserved_31 0:31:1 0;
overflowed 0:30:1 0;
underflowed 0:29:1 0;
wmreached 0:28:1 0;
full 0:27:1 0;
empty 0:26:1 0;
__reserved_25 0:25:1 0;
watermark 0:22:3 0;
size 0:18:4 0;
writeptr 0:0:18 0;
}
.%type A8 0
.%type P3 6
.%type A64 0
.%type P2 0
.%type P3 6
.%type P2 0
.%type A8 0
.%type A8 0
.%type A8 0
.%type A8 0
.%type P2 61
.%type S4 nfp_pcie_barcfg_p2c{
__unnamed 0 62;
}
.%type S4 {
__unnamed 0 63;
__raw 0 0;
}
.%type S4 {
map_type 0:29:3 0;
len 0:27:2 0;
target 0:23:4 0;
token 0:21:2 0;
actaddr 0:16:5 0;
base 0:0:16 0;
}
.%type U8
.%type S4 nfp_pcie_barcfg_vf_p2c{
__unnamed 0 66;
}
.%type S4 {
__unnamed 0 67;
__raw 0 0;
}
.%type S4 {
len 0:30:2 0;
target 0:26:4 0;
token 0:24:2 0;
__reserved_19 0:19:5 0;
base 0:0:19 0;
}
.%type P2 19
.%type S8 SIGNAL_PAIR{
even 0 19;
odd 4 19;
}
.%type E4 nfd_cfg_component{
NFD_CFG_PCI_IN0 0;
NFD_CFG_PCI_IN1 1;
NFD_CFG_PCI_OUT 2;
}
.%type A24 0
.%type P2 0
.%type P2 6
.%type P2 0
.%type S4 pcie_dma_cfg_one{
__unnamed 0 76;
}
.%type S4 {
__unnamed 0 77;
__raw 0 78;
}
.%type S4 {
__reserved 0:29:3 0;
signal_only 0:28:1 0;
end_pad 0:26:2 0;
start_pad 0:24:2 0;
id_based_order 0:23:1 0;
relaxed_order 0:22:1 0;
no_snoop 0:21:1 0;
target_64 0:20:1 0;
cpp_target 0:16:4 0;
}
.%type U2
.%type A32 0
.%type A8 0
.%type A8 0
.%type A32 0
.%type P12 84
.%type S4 event_cls_filter{
}
.%type S4 nfp_em_filter_status{
__unnamed 0 86;
}
.%type S4 {
count32 0 87;
count16 0 88;
bitmask32 0 89;
bitmask16 0 90;
event 0 91;
__raw 0 0;
}
.%type S4 {
cnt32 0:0:32 0;
}
.%type S4 {
tmout 0:29:3 0;
upcnt 0:23:6 0;
__reserved_22 0:22:1 0;
override 0:16:6 0;
cnt16 0:0:16 0;
}
.%type S4 {
mask32 0:0:32 0;
}
.%type S4 {
tmout 0:29:3 0;
upcnt 0:23:6 0;
override 0:20:3 0;
cnt4 0:16:4 0;
mask16 0:0:16 0;
}
.%type S4 {
tmout 0:29:3 0;
upcnt 0:23:6 0;
__reserved_22 0:22:1 0;
cnt2 0:20:2 0;
event 0:0:20 0;
}
.%type A12 0
.%type A8 0
.%type U4
.%type S4 {
__reserved_16 0:16:16 94;
source 0:4:12 94;
type 0:0:4 94;
}
.%type S4 {
__reserved_21 0:21:11 94;
overflow 0:20:1 94;
hwm 0:16:4 94;
__reserved_12 0:12:4 94;
read 0:8:4 94;
__reserved_4 0:4:4 94;
write 0:0:4 94;
}
.%type S4 {
__reserved_5 0:5:27 94;
msi_vec_num 0:0:5 94;
}
.%type S4 {
__reserved_8 0:8:24 94;
msix_vec_num 0:0:8 94;
}
.%type P2 100
.%type U4
.%type P12 100
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 104
.%type I4
.%type S4 nfp_mecsr_prev_alu{
__unnamed 0 106;
}
.%type S4 {
__unnamed 0 107;
__raw 0 94;
}
.%type S4 {
data16 0:16:16 94;
res 0:15:1 94;
ov_sig_ctx 0:14:1 94;
ov_sig_num 0:13:1 94;
length 0:8:5 94;
ov_len 0:7:1 94;
ov_bm_csr 0:6:1 94;
ove_data 0:3:3 94;
ove_master 0:1:2 94;
ov_sm 0:0:1 94;
}
.%type P2 100
.%type P2 100
.%type A32 94
.%type A32 94
.%type U2
.%type P3 114
.%type S96 macstats_head_drop_accum{
ports_drop 0 115;
}
.%type A96 116
.%type U8
.%type A16 116
.%type S4 nfp_mecsr_active_ctx_sts{
__unnamed 0 119;
}
.%type S4 {
__unnamed 0 120;
__raw 0 94;
}
.%type S4 {
ab0 0:31:1 94;
il_id 0:25:6 94;
actxpc 0:8:17 94;
__reserved_7 0:7:1 94;
me_id 0:3:4 94;
acno 0:0:3 94;
}
.%type E4 {
kill 0;
voluntary 1;
bpt 2;
}
.%type E4 {
crc_bytes_0_3 0;
crc_bytes_0_2 1;
crc_bytes_0_1 2;
crc_byte_0 3;
crc_bytes_1_3 4;
crc_bytes_2_3 5;
crc_byte_3 6;
}
.%type P3 100
.%type P2 125
.%type S8 SIGNAL_PAIR{
even 0 104;
odd 4 104;
}
.%type P2 127
.%type S8 mem_cam_8bit{
__unnamed 0 128;
}
.%type S8 {
search 0 129;
result 0 130;
}
.%type S8 {
value 0 94;
__pad 4 94;
}
.%type S8 {
__unnamed 0 131;
mask 0 116;
}
.%type S8 {
mask_lo 0 94;
mask_hi 4 94;
}
.%type P3 100
.%type P2 134
.%type S8 mem_cam_16bit{
__unnamed 0 135;
}
.%type S8 {
search 0 136;
result 0 137;
}
.%type S8 {
value 0 94;
__pad 4 94;
}
.%type S8 {
__pad 0:8:24 94;
match 0:0:8 94;
mask 4 94;
}
.%type P2 139
.%type S4 mem_cam_24bit{
__unnamed 0 140;
}
.%type S4 {
search 0 141;
result 0 142;
}
.%type S4 {
value 0 94;
}
.%type S4 {
mask 0:16:16 94;
data 0:8:8 94;
match 0:0:8 94;
}
.%type P2 144
.%type S4 mem_cam_32bit{
__unnamed 0 145;
}
.%type S4 {
search 0 146;
result 0 147;
}
.%type S4 {
value 0 94;
}
.%type S4 {
mask 0:16:16 94;
data 0:8:8 94;
match 0:0:8 94;
}
.%type P3 100
.%type S4 nfp_mecsr_cmd_indirect_ref_0{
__unnamed 0 150;
}
.%type S4 {
__unnamed 0 151;
__raw 0 94;
}
.%type S4 {
__reserved_30 0:30:2 94;
island 0:24:6 94;
master 0:20:4 94;
signal_master 0:16:4 94;
signal_ctx 0:13:3 94;
signal_num 0:9:4 94;
__reserved_8 0:8:1 94;
byte_mask 0:0:8 94;
}
.%type P3 100
.%type S16 nfp_memring_t2{
ring_size 0:28:4 94;
reserved1 0:26:2 94;
head_ptr 0:2:24 94;
eop 0:1:1 94;
zero 0:0:1 94;
tail_ptr 4:2:30 94;
ring_type 4:0:2 94;
q_loc 8:30:2 94;
reserved2 8:26:4 94;
q_page 8:24:2 94;
q_count 8:0:24 94;
reserved3 12:4:28 94;
reserved4 12:0:4 94;
}
.%type U1
.%type S4 pcie_dma_cfg_one{
__unnamed 0 156;
}
.%type S4 {
__unnamed 0 157;
__raw 0 112;
}
.%type S4 {
__reserved 0:29:3 94;
signal_only 0:28:1 94;
end_pad 0:26:2 94;
start_pad 0:24:2 94;
id_based_order 0:23:1 94;
relaxed_order 0:22:1 94;
no_snoop 0:21:1 94;
target_64 0:20:1 94;
cpp_target 0:16:4 94;
}
.%type S4 _pcie_dma_cfg_word_access{
__unnamed 0 159;
}
.%type S4 {
__unnamed 0 160;
__raw 0 94;
}
.%type S4 {
odd 0 112;
even 2 112;
}
.%type P2 162
.%type S4 nfp_pcie_dma_cfg{
__unnamed 0 163;
}
.%type S4 {
__unnamed 0 164;
__raw 0 94;
}
.%type S4 {
__reserved_29 0:29:3 94;
signal_only_odd 0:28:1 94;
end_pad_odd 0:26:2 94;
start_pad_odd 0:24:2 94;
id_based_order_odd 0:23:1 94;
relaxed_order_odd 0:22:1 94;
no_snoop_odd 0:21:1 94;
target_64_odd 0:20:1 94;
cpp_target_odd 0:16:4 94;
__reserved_13 0:13:3 94;
signal_only_even 0:12:1 94;
end_pad_even 0:10:2 94;
start_pad_even 0:8:2 94;
id_based_order_even 0:7:1 94;
relaxed_order_even 0:6:1 94;
no_snoop_even 0:5:1 94;
target_64_even 0:4:1 94;
cpp_target_even 0:0:4 94;
}
.%type P2 100
.%type P2 167
.%type S16 nfp_pcie_dma_cmd{
__unnamed 0 168;
}
.%type S16 {
__unnamed 0 169;
__raw 0 170;
}
.%type S16 {
cpp_addr_lo 0:0:32 94;
mode_sel 4:30:2 94;
dma_mode 4:14:16 94;
cpp_token 4:12:2 94;
dma_cfg_index 4:8:4 94;
cpp_addr_hi 4:0:8 94;
pcie_addr_lo 8:0:32 94;
length 12:20:12 94;
rid 12:12:8 94;
rid_override 12:11:1 94;
trans_class 12:8:3 94;
pcie_addr_hi 12:0:8 94;
}
.%type A16 94
.%type P2 167
.%type P2 94
.%type P3 174
.%type S256 macstats_port{
RxPIfInOctetsLo 0 94;
RxPIfInOctetsHi 4 154;
RxPIfInOctetsHi_res 5 175;
RxFrameTooLongErrors 8 94;
RxInRangeLengthErrors 12 94;
RxVlanReceivedOK 16 94;
RxPIfInErrors 20 94;
RxPIfInBroadCastPkts 24 94;
RxPStatsDropEvents 28 94;
RxAlignmentErrors 32 94;
RxPauseMacCtlFrames 36 94;
RxFramesReceivedOK 40 94;
RxFrameCheckSequenceErrors 44 94;
RxPIfInUniCastPkts 48 94;
RxPIfInMultiCastPkts 52 94;
RxPStatsPkts 56 94;
RxPStatsUndersizePkts 60 94;
RxPStatsPkts64octets 64 94;
RxPStatsPkts65to127octets 68 94;
RxPStatsPkts512to1023octets 72 94;
RxPStatsPkts1024to1518octets 76 94;
RxPStatsJabbers 80 94;
RxPStatsFragments 84 94;
RxCBFCPauseFramesReceived2 88 94;
RxCBFCPauseFramesReceived3 92 94;
RxPStatsPkts128to255octets 96 94;
RxPStatsPkts256to511octets 100 94;
RxPStatsPkts1519toMaxoctets 104 94;
RxPStatsOversizePkts 108 94;
RxCBFCPauseFramesReceived0 112 94;
RxCBFCPauseFramesReceived1 116 94;
RxCBFCPauseFramesReceived4 120 94;
RxCBFCPauseFramesReceived5 124 94;
RxCBFCPauseFramesReceived6 128 94;
RxCBFCPauseFramesReceived7 132 94;
RxMacCtlFramesReceived 136 94;
unused0 140 94;
unused1 144 94;
unused2 148 94;
unused3 152 94;
unused4 156 94;
TxPIfOutOctetsLo 160 94;
TxPIfOutOctetsHi 164 154;
TxPIfOutOctetsHi_res 165 176;
TxVlanTransmittedOK 168 94;
TxPIfOutErrors 172 94;
TxPIfOutBroadCastPkts 176 94;
TxPStatsPkts64octets 180 94;
TxPStatsPkts256to511octets 184 94;
TxPStatsPkts512to1023octets 188 94;
TxPauseMacCtlFramesTransmitted 192 94;
TxFramesTransmittedOK 196 94;
TxPIfOutUniCastPkts 200 94;
TxPIfOutMultiCastPkts 204 94;
TxPStatsPkts65to127octets 208 94;
TxPStatsPkts128to255octets 212 94;
TxPStatsPkts1024to1518octets 216 94;
TxPStatsPkts1518toMAXoctets 220 94;
TxCBFCPauseFramesTransmitted0 224 94;
TxCBFCPauseFramesTransmitted1 228 94;
TxCBFCPauseFramesTransmitted4 232 94;
TxCBFCPauseFramesTransmitted5 236 94;
TxCBFCPauseFramesTransmitted2 240 94;
TxCBFCPauseFramesTransmitted3 244 94;
TxCBFCPauseFramesTransmitted6 248 94;
TxCBFCPauseFramesTransmitted7 252 94;
}
.%type A3 154
.%type A3 154
.%type P3 178
.%type S512 macstats_port_accum{
RxPIfInOctets 0 116;
RxPIfInOctets_unused 8 116;
RxFrameTooLongErrors 16 116;
RxInRangeLengthErrors 24 116;
RxVlanReceivedOK 32 116;
RxPIfInErrors 40 116;
RxPIfInBroadCastPkts 48 116;
RxPStatsDropEvents 56 116;
RxAlignmentErrors 64 116;
RxPauseMacCtlFrames 72 116;
RxFramesReceivedOK 80 116;
RxFrameCheckSequenceErrors 88 116;
RxPIfInUniCastPkts 96 116;
RxPIfInMultiCastPkts 104 116;
RxPStatsPkts 112 116;
RxPStatsUndersizePkts 120 116;
RxPStatsPkts64octets 128 116;
RxPStatsPkts65to127octets 136 116;
RxPStatsPkts512to1023octets 144 116;
RxPStatsPkts1024to1518octets 152 116;
RxPStatsJabbers 160 116;
RxPStatsFragments 168 116;
RxCBFCPauseFramesReceived2 176 116;
RxCBFCPauseFramesReceived3 184 116;
RxPStatsPkts128to255octets 192 116;
RxPStatsPkts256to511octets 200 116;
RxPStatsPkts1519toMaxoctets 208 116;
RxPStatsOversizePkts 216 116;
RxCBFCPauseFramesReceived0 224 116;
RxCBFCPauseFramesReceived1 232 116;
RxCBFCPauseFramesReceived4 240 116;
RxCBFCPauseFramesReceived5 248 116;
RxCBFCPauseFramesReceived6 256 116;
RxCBFCPauseFramesReceived7 264 116;
RxMacCtlFramesReceived 272 116;
unused0 280 116;
unused1 288 116;
unused2 296 116;
unused3 304 116;
unused4 312 116;
TxPIfOutOctets 320 116;
TxPIfOutOctets_unused 328 116;
TxVlanTransmittedOK 336 116;
TxPIfOutErrors 344 116;
TxPIfOutBroadCastPkts 352 116;
TxPStatsPkts64octets 360 116;
TxPStatsPkts256to511octets 368 116;
TxPStatsPkts512to1023octets 376 116;
TxPauseMacCtlFramesTransmitted 384 116;
TxFramesTransmittedOK 392 116;
TxPIfOutUniCastPkts 400 116;
TxPIfOutMultiCastPkts 408 116;
TxPStatsPkts65to127octets 416 116;
TxPStatsPkts128to255octets 424 116;
TxPStatsPkts1024to1518octets 432 116;
TxPStatsPkts1518toMAXoctets 440 116;
TxCBFCPauseFramesTransmitted0 448 116;
TxCBFCPauseFramesTransmitted1 456 116;
TxCBFCPauseFramesTransmitted4 464 116;
TxCBFCPauseFramesTransmitted5 472 116;
TxCBFCPauseFramesTransmitted2 480 116;
TxCBFCPauseFramesTransmitted3 488 116;
TxCBFCPauseFramesTransmitted6 496 116;
TxCBFCPauseFramesTransmitted7 504 116;
}
.%type P3 180
.%type S128 macstats_channel{
RxCIfInOctetsLo 0 94;
RxCIfInOctetsHi 4 154;
RxCIfInOctetsHi_res 5 181;
RxCStatsOctetsLo 8 94;
RxCStatsOctetsHi 12 154;
RxCStatsOctetsHi_res 13 182;
RxCIfInErrors 16 94;
RxCIfInUniCastPkts 20 94;
RxCIfInMultiCastPkts 24 94;
RxCIfInBroadCastPkts 28 94;
RxCStatsPkts 32 94;
RxCStatsPkts64octets 36 94;
RxCStatsPkts65to127octets 40 94;
RxCStatsPkts128to255octets 44 94;
RxCStatsPkts256to511octets 48 94;
RxCStatsPkts512to1023octets 52 94;
RxCStatsPkts1024to1518octets 56 94;
RxCStatsPkts1519toMaxoctets 60 94;
RxChanFramesReceivedOK 64 94;
RxChanVlanReceivedOK 68 94;
unused0 72 94;
unused1 76 94;
unused2 80 94;
unused3 84 94;
unused4 88 94;
unused5 92 94;
TxCIfOutOctetsLo 96 94;
TxCIfOutOctetsHi 100 154;
TxCIfOutOctetsHi_res 101 183;
TxCIfOutErrors 104 94;
TxCIfOutUniCastPkts 108 94;
TxChanFramesTransmittedOK 112 94;
TxChanVlanTransmittedOK 116 94;
TxCIfOutMultiCastPkts 120 94;
TxCIfOutBroadCastPkts 124 94;
}
.%type A3 154
.%type A3 154
.%type A3 154
.%type P3 185
.%type S256 macstats_channel_accum{
RxCIfInOctets 0 116;
RxCIfInOctets_unused 8 116;
RxCStatsOctets 16 116;
RxCStatsOctets_unused 24 116;
RxCIfInErrors 32 116;
RxCIfInUniCastPkts 40 116;
RxCIfInMultiCastPkts 48 116;
RxCIfInBroadCastPkts 56 116;
RxCStatsPkts 64 116;
RxCStatsPkts64octets 72 116;
RxCStatsPkts65to127octets 80 116;
RxCStatsPkts128to255octets 88 116;
RxCStatsPkts256to511octets 96 116;
RxCStatsPkts512to1023octets 104 116;
RxCStatsPkts1024to1518octets 112 116;
RxCStatsPkts1519toMaxoctets 120 116;
RxChanFramesReceivedOK 128 116;
RxChanVlanReceivedOK 136 116;
unused0 144 116;
unused1 152 116;
unused2 160 116;
unused3 168 116;
unused4 176 116;
unused5 184 116;
TxCIfOutOctets 192 116;
TxCIfOutOctets_unused 200 116;
TxCIfOutErrors 208 116;
TxCIfOutUniCastPkts 216 116;
TxChanFramesTransmittedOK 224 116;
TxChanVlanTransmittedOK 232 116;
TxCIfOutMultiCastPkts 240 116;
TxCIfOutBroadCastPkts 248 116;
}
.%type U4
.%type S4 {
__reserved_16 0:16:16 186;
source 0:4:12 186;
type 0:0:4 186;
}
.%type S4 {
__reserved_21 0:21:11 186;
overflow 0:20:1 186;
hwm 0:16:4 186;
__reserved_12 0:12:4 186;
read 0:8:4 186;
__reserved_4 0:4:4 186;
write 0:0:4 186;
}
.%type P3 190
.%type U4
.%type S4 nfp_mecsr_prev_alu{
__unnamed 0 192;
}
.%type S4 {
__unnamed 0 193;
__raw 0 186;
}
.%type S4 {
data16 0:16:16 186;
res 0:15:1 186;
ov_sig_ctx 0:14:1 186;
ov_sig_num 0:13:1 186;
length 0:8:5 186;
ov_len 0:7:1 186;
ov_bm_csr 0:6:1 186;
ove_data 0:3:3 186;
ove_master 0:1:2 186;
ov_sm 0:0:1 186;
}
.%type A8 186
.%type I4
.%type P12 190
.%type U8
.%type A8 186
.%type P3 190
.%type S8 pkt_cntr_addr{
hi 0 186;
lo 4 186;
}
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 195
.%type S4 stats_push_cmd{
__unnamed 0 204;
__raw 0 186;
}
.%type S4 {
base 0:30:2 186;
addrs 0:3:19 186;
}
.%type U2
.%type S4 stats_log_cmd{
__unnamed 0 207;
__raw 0 186;
}
.%type S4 {
pack 0:16:2 208;
bytes 0:0:16 186;
}
.%type E4 stats_addr_pack{
STATS_ALL_16_BIT_PACKED 1;
STATS_ALL_32_BIT_UNPACKED 2;
STATS_FIRST_32_BIT_UNPACKED_ONLY 3;
}
.%type S4 stats_addr{
__unnamed 0 210;
__raw 0 186;
}
.%type S4 {
base 0:30:2 186;
addrs 0:0:19 186;
}
.%type P2 186
.%type P2 197
.%type P12 214
.%type S4 event_cls_filter{
}
.%type S4 nfp_em_filter_status{
__unnamed 0 216;
}
.%type S4 {
count32 0 217;
count16 0 218;
bitmask32 0 219;
bitmask16 0 220;
event 0 221;
__raw 0 186;
}
.%type S4 {
cnt32 0:0:32 186;
}
.%type S4 {
tmout 0:29:3 186;
upcnt 0:23:6 186;
__reserved_22 0:22:1 186;
override 0:16:6 186;
cnt16 0:0:16 186;
}
.%type S4 {
mask32 0:0:32 186;
}
.%type S4 {
tmout 0:29:3 186;
upcnt 0:23:6 186;
override 0:20:3 186;
cnt4 0:16:4 186;
mask16 0:0:16 186;
}
.%type S4 {
tmout 0:29:3 186;
upcnt 0:23:6 186;
__reserved_22 0:22:1 186;
cnt2 0:20:2 186;
event 0:0:20 186;
}
.%type P12 223
.%type U1
.%type P2 190
.%type P2 186
.%type P2 186
.%type A40 186
.%type P3 229
.%type S4 synch_cnt{
value 0 186;
}
.%type P12 231
.%type S8 sem{
next_credit 0 195;
last_complete 4 195;
}
.%type P2 190
.%type A64 197
.%type P2 190
.%type U4
.%type U1
.%type P2 238
.%type U4
.%type I4
.%type P2 241
.%type S4 pkt_status_t{
__unnamed 0 242;
__raw 0 235;
}
.%type S4 {
error 0:31:1 235;
last_seg_rcvd 0:30:1 235;
first_seg_rcvd 0:29:1 235;
sent_to_me 0:28:1 235;
not_valid 0:27:1 235;
owned_by_me 0:26:1 235;
owner 0:24:2 235;
resv_0 0:18:6 235;
size 0:16:2 235;
resv_1 0:10:6 235;
ctm_addr_div256 0:0:10 235;
}
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 239
.%type E4 PKT_CTM_SIZE{
PKT_CTM_SIZE_256 0;
PKT_CTM_SIZE_512 1;
PKT_CTM_SIZE_1024 2;
PKT_CTM_SIZE_2048 3;
}
.%type P2 238
.%type P2 235
.%type P2 235
.%type S4 pkt_ms_info{
off_enc 0 250;
len_adj 2 250;
}
.%type U2
.%type A8 235
.%type P2 238
.%type P2 249
.%type S4 pkt_iref_csr0{
__unnamed 0 255;
}
.%type S4 {
__unnamed 0 256;
__raw 0 235;
}
.%type S4 {
resv0 0:30:2 235;
seq 0:16:14 235;
resv1 0:8:8 235;
seqr 0:0:8 235;
}
.%type S4 pkt_iref_palu{
__unnamed 0 258;
}
.%type S4 {
__unnamed 0 259;
__raw 0 235;
}
.%type S4 {
resv0 0:30:2 235;
nbi 0:28:2 235;
resv1 0:26:2 235;
txq 0:16:10 235;
resv2 0:13:3 235;
ms_off 0:8:5 235;
magic 0:0:8 235;
}
.%type P12 261
.%type S8 ctm_pkt_credits{
pkts 0 235;
bufs 4 235;
}
.%type S4 pe_pkt_alloc_res{
__unnamed 0 263;
}
.%type S4 {
__unnamed 0 264;
__raw 0 235;
}
.%type S4 {
resv 0:30:2 235;
pnum 0:20:10 235;
pkt_credit 0:9:11 235;
buf_credit 0:0:9 235;
}
.%type S4 pe_credit_get_res{
__unnamed 0 266;
}
.%type S4 {
__unnamed 0 267;
__raw 0 235;
}
.%type S4 {
resv 0:20:12 235;
pkt_credit 0:9:11 235;
buf_credit 0:0:9 235;
}
.%type P3 269
.%type U4
.%type P3 269
.%type U4
.%type S8 sem{
next_credit 0 273;
last_complete 4 273;
}
.%type I4
.%type U4
.%type P2 276
.%type U4
.%type P2 274
.%type P2 276
.%type I4
.%type A64 274
.%type A40 274
.%type S4 _ip6_ext{
nh 0 283;
len 1 283;
pad0 2 284;
}
.%type U1
.%type U2
.%type U4
.%type A16 287
.%type U1
.%type A32768 287
.%type A16 287
.%type A2048 287
.%type A16 287
.%type A2048 287
.%type A16 287
.%type A2048 287
.%type A41943040 287
.%type A10485760 287
.%type P2 285
.%type P2 299
.%type S8 SIGNAL_PAIR{
even 0 300;
odd 4 300;
}
.%type I4
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 285
.%type P2 300
.%type U4
.%type S4 {
__reserved_16 0:16:16 304;
source 0:4:12 304;
type 0:0:4 304;
}
.%type S4 {
__reserved_21 0:21:11 304;
overflow 0:20:1 304;
hwm 0:16:4 304;
__reserved_12 0:12:4 304;
read 0:8:4 304;
__reserved_4 0:4:4 304;
write 0:0:4 304;
}
.%type S4 {
__reserved_5 0:5:27 304;
msi_vec_num 0:0:5 304;
}
.%type S4 {
__reserved_8 0:8:24 304;
msix_vec_num 0:0:8 304;
}
.%type A16 310
.%type U1
.%type A32768 310
.%type A16 310
.%type A2048 310
.%type A16 310
.%type A2048 310
.%type A16 310
.%type A2048 310
.%type A41943040 310
.%type A10485760 310
.%type P12 321
.%type U4
.%type P12 310
.%type I4
.%type P2 321
.%type P2 323
.%type P2 321
.%type P3 321
.%type S4 nfp_ctm_ring_base{
__unnamed 0 329;
}
.%type S4 {
__unnamed 0 330;
__raw 0 304;
}
.%type S4 {
size 0:29:3 304;
status_type 0:28:1 304;
__reserved_18 0:18:10 304;
base 0:9:9 304;
__reserved_0 0:0:9 304;
}
.%type P2 304
.%type S4 nfp_em_filter_status{
__unnamed 0 333;
}
.%type S4 {
count32 0 334;
count16 0 335;
bitmask32 0 336;
bitmask16 0 337;
event 0 338;
__raw 0 304;
}
.%type S4 {
cnt32 0:0:32 304;
}
.%type S4 {
tmout 0:29:3 304;
upcnt 0:23:6 304;
__reserved_22 0:22:1 304;
override 0:16:6 304;
cnt16 0:0:16 304;
}
.%type S4 {
mask32 0:0:32 304;
}
.%type S4 {
tmout 0:29:3 304;
upcnt 0:23:6 304;
override 0:20:3 304;
cnt4 0:16:4 304;
mask16 0:0:16 304;
}
.%type S4 {
tmout 0:29:3 304;
upcnt 0:23:6 304;
__reserved_22 0:22:1 304;
cnt2 0:20:2 304;
event 0:0:20 304;
}
.%type P12 340
.%type S4 event_cls_filter{
}
.%type P2 304
.%type P2 321
.%type P2 344
.%type S16 nfp_pcie_dma_cmd{
__unnamed 0 345;
}
.%type S16 {
__unnamed 0 346;
__raw 0 347;
}
.%type S16 {
cpp_addr_lo 0:0:32 304;
mode_sel 4:30:2 304;
dma_mode 4:14:16 304;
cpp_token 4:12:2 304;
dma_cfg_index 4:8:4 304;
cpp_addr_hi 4:0:8 304;
pcie_addr_lo 8:0:32 304;
length 12:20:12 304;
rid 12:12:8 304;
rid_override 12:11:1 304;
trans_class 12:8:3 304;
pcie_addr_hi 12:0:8 304;
}
.%type A16 304
.%type P2 304
.%type P2 350
.%type S16 qc_bitmask{
bmsk_lo 0 304;
bmsk_hi 4 304;
proc 8 304;
curr 12 304;
}
.%type P2 352
.%type S20 qc_queue_config{
watermark 0 353;
size 4 354;
event_data 8 304;
event_type 12 355;
ptr 16 304;
}
.%type E4 pcie_qc_watermark{
PCIE_QC_WM_4 0;
PCIE_QC_WM_8 1;
PCIE_QC_WM_16 2;
PCIE_QC_WM_32 3;
PCIE_QC_WM_64 4;
PCIE_QC_WM_128 5;
PCIE_QC_WM_256 6;
PCIE_QC_WM_512 7;
}
.%type E4 pcie_qc_q_size{
PCIE_QC_SZ_256 0;
PCIE_QC_SZ_512 1;
PCIE_QC_SZ_1k 2;
PCIE_QC_SZ_2k 3;
PCIE_QC_SZ_4k 4;
PCIE_QC_SZ_8k 5;
PCIE_QC_SZ_16k 6;
PCIE_QC_SZ_32k 7;
PCIE_QC_SZ_64k 8;
PCIE_QC_SZ_128k 9;
PCIE_QC_SZ_256k 10;
}
.%type E4 pcie_qc_event{
PCIE_QC_EVENT_NO_EVENT 0;
PCIE_QC_EVENT_NOT_EMPTY 1;
PCIE_QC_EVENT_GE_MARK 2;
PCIE_QC_EVENT_LT_MARK 3;
}
.%type P2 357
.%type S32 qc_xfers{
x0 0 304;
x1 4 304;
x2 8 304;
x3 12 304;
x4 16 304;
x5 20 304;
x6 24 304;
x7 28 304;
}
.%type P2 323
.%type P2 350
.%type P2 361
.%type S8 qc_bmsk_updates{
bmsk_lo 0 304;
bmsk_hi 4 304;
}
.%type P2 363
.%type S28 check_queues_consts{
pcie_isl 0 304;
max_retries 4 304;
batch_sz 8 304;
queue_type 12 304;
pending_test 16 304;
event_data 20 304;
event_type 24 304;
}
.%type P6 365
.%type S32 queue_info{
wptr 0 304;
sptr 4 304;
ring_sz_msk 8 304;
dummy 12 366;
}
.%type A20 304
.%type S4 nfp_qc_sts_hi{
__unnamed 0 368;
}
.%type S4 {
__unnamed 0 369;
__raw 0 304;
}
.%type S4 {
__reserved_31 0:31:1 304;
overflowed 0:30:1 304;
underflowed 0:29:1 304;
wmreached 0:28:1 304;
full 0:27:1 304;
empty 0:26:1 304;
__reserved_25 0:25:1 304;
watermark 0:22:3 304;
size 0:18:4 304;
writeptr 0:0:18 304;
}
.%type E4 qc_ptr_type{
QC_RPTR 0;
QC_WPTR 1;
}
.%type P2 304
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 304
.%type S4 nfp_qc_sts_lo{
__unnamed 0 375;
}
.%type S4 {
__unnamed 0 376;
__raw 0 304;
}
.%type S4 {
rptr_enable 0:31:1 304;
overflowed 0:30:1 304;
underflowed 0:29:1 304;
wmreached 0:28:1 304;
full 0:27:1 304;
empty 0:26:1 304;
event_data 0:20:6 304;
event_type 0:18:2 304;
readptr 0:0:18 304;
}
.%type S4 nfp_qc_add_rptr{
__unnamed 0 378;
}
.%type S4 {
__unnamed 0 379;
__raw 0 304;
}
.%type S4 {
__reserved_18 0:18:14 304;
val 0:0:18 304;
}
.%type U4
.%type A16 382
.%type U1
.%type A32768 382
.%type A16 382
.%type A2048 382
.%type A16 382
.%type A2048 382
.%type A16 382
.%type A2048 382
.%type A41943040 382
.%type A10485760 382
.%type P2 393
.%type I4
.%type P2 395
.%type S4 nfd_cfg_msg{
__unnamed 0 396;
}
.%type S4 {
__unnamed 0 397;
__raw 0 380;
}
.%type S4 {
msg_valid 0:31:1 380;
error 0:30:1 380;
interested 0:29:1 380;
up_bit 0:28:1 380;
spare 0:16:12 380;
queue 0:8:8 380;
vnic 0:0:8 380;
}
.%type P3 382
.%type P3 400
.%type U4
.%type P3 382
.%type P2 393
.%type S8 SIGNAL_PAIR{
even 0 393;
odd 4 393;
}
.%type I4
.%type P6 406
.%type U1
.%type P12 408
.%type I1
.%type U4
.%type P2 407
.%type P2 405
.%type P12 413
.%type U4
.%type P6 413
.%type U8
.%type P3 408
.%type P2 416
.%type P3 413
.%type P2 420
.%type U4
.%type P2 420
.%type U4
.%type S8 generic_ind_t{
alu_ind 0 424;
csr_ind 4 426;
}
.%type S4 override_alu_ind_t{
__unnamed 0 425;
value 0 422;
}
.%type S4 {
data16 0:16:16 422;
reserved 0:15:1 422;
override_signal_ctx 0:14:1 422;
override_signal_num 0:13:1 422;
ref_count 0:8:5 422;
override_length 0:7:1 422;
override_bytemask_csr 0:6:1 422;
override_data 0:3:3 422;
override_master 0:1:2 422;
override_signal_master 0:0:1 422;
}
.%type S4 override_csr_ind_t{
__unnamed 0 427;
value 0 422;
}
.%type S4 {
reserved_1 0:30:2 422;
island 0:24:6 422;
master 0:20:4 422;
signal_master 0:16:4 422;
signal_ctx 0:13:3 422;
signal_num 0:9:4 422;
reserved_2 0:8:1 422;
byte_mask 0:0:8 422;
}
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 430
.%type I4
.%type P3 432
.%type S16 host_comm_struct{
data 0 422;
thread 4 422;
command 8 422;
reserved 12 422;
}
.%type E4 {
local_csr_ustore_address 0;
local_csr_ustore_data_lower 1;
local_csr_ustore_data_upper 2;
local_csr_ustore_error_status 3;
local_csr_alu_out 4;
local_csr_ctx_arb_cntl 5;
local_csr_ctx_enables 6;
local_csr_cc_enable 7;
local_csr_csr_ctx_pointer 8;
local_csr_pc_breakpoint_0 9;
local_csr_pc_breakpoint_1 10;
local_csr_pc_breakpoint_status 11;
local_csr_lm_register_error_status 12;
local_csr_lm_error_status 13;
local_csr_lm_error_mask 14;
local_csr_indirect_ctx_sts 16;
local_csr_active_ctx_sts 17;
local_csr_indirect_ctx_sig_events 18;
local_csr_active_ctx_sig_events 19;
local_csr_indirect_ctx_wakeup_events 20;
local_csr_active_ctx_wakeup_events 21;
local_csr_indirect_ctx_future_count 22;
local_csr_active_ctx_future_count 23;
local_csr_byte_index 28;
local_csr_t_index 29;
local_csr_indirect_future_count_signal 30;
local_csr_active_future_count_signal 31;
local_csr_nn_put 32;
local_csr_nn_get 33;
local_csr_indirect_lm_addr_0 24;
local_csr_active_lm_addr_0 25;
local_csr_indirect_lm_addr_1 26;
local_csr_active_lm_addr_1 27;
local_csr_indirect_lm_addr_2 36;
local_csr_active_lm_addr_2 37;
local_csr_indirect_lm_addr_3 38;
local_csr_active_lm_addr_3 39;
local_csr_indirect_lm_addr_0_byte_index 56;
local_csr_active_lm_addr_0_byte_index 57;
local_csr_indirect_lm_addr_1_byte_index 58;
local_csr_active_lm_addr_1_byte_index 59;
local_csr_indirect_lm_addr_2_byte_index 40;
local_csr_active_lm_addr_2_byte_index 41;
local_csr_indirect_lm_addr_3_byte_index 42;
local_csr_active_lm_addr_3_byte_index 43;
local_csr_indirect_predicate_cc 44;
local_csr_t_index_byte_index 61;
local_csr_timestamp_low 48;
local_csr_timestamp_high 49;
local_csr_next_neighbor_signal 64;
local_csr_prev_neighbor_signal 65;
local_csr_same_me_signal 66;
local_csr_crc_remainder 80;
local_csr_profile_count 81;
local_csr_pseudo_random_number 82;
local_csr_misc_control 88;
pc_breakpoint_0_mask 89;
pc_breakpoint_1_mask 90;
local_csr_mailbox0 92;
local_csr_mailbox1 93;
local_csr_mailbox2 94;
local_csr_mailbox3 95;
local_csr_mailbox_0 92;
local_csr_mailbox_1 93;
local_csr_mailbox_2 94;
local_csr_mailbox_3 95;
local_csr_cmd_indirect_ref0 100;
local_csr_cmd_indirect_ref1 101;
local_csr_cmd_indirect_ref_0 100;
local_csr_cmd_indirect_ref_1 101;
local_csr_reserved 255;
}
.%type S8 lohi{
hi 0 422;
lo 4 422;
}
.%type U8
.%type I8
.%type S8 two_ints{
i 0 438;
ll 0 436;
}
.%type S8 {
hi 0 430;
lo 4 430;
}
.%type P6 420
.%type P6 422
.%type P6 422
.%type P12 420
.%type P12 422
.%type S16 threelong{
__unnamed 0 445;
ll 0 436;
}
.%type S12 {
a 0 422;
b 4 422;
c 8 422;
}
.%type P2 420
.%type P2 422
.%type P6 435
.%type P2 435
.%type P12 435
.%type P6 452
.%type I1
.%type P2 452
.%type P12 452
.%type P2 422
.%type P3 420
.%type P3 420
.%type A8 422
.%type P3 460
.%type U1
.%type A8 422
.%type P3 463
.%type U2
.%type S16 fourlong{
__unnamed 0 465;
ll 0 436;
}
.%type S16 {
a 0 430;
b 4 430;
c 8 430;
d 12 430;
}
.%type S8 {
__unnamed 0 467;
ll 0 436;
}
.%type S8 {
a 0 430;
b 4 430;
}
.%type P3 435
.%type P3 422
.%type P3 452
.%type P3 430
.%type P3 460
.%type P3 463
.%type P3 422
.%type P3 435
.%scope global
.%var nfp_pcie_pcie_msi_sw_gen 1 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msix_sw_gen 2 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event 3 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 4 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 5 S _BLM_NBI8_BLQ0_EMU_QD_BASE
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 7 S _BLM_NBI8_BLQ0_EMU_Q_BASE
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 8 S _BLM_NBI8_BLQ1_EMU_QD_BASE
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 9 S _BLM_NBI8_BLQ1_EMU_Q_BASE
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 10 S _BLM_NBI8_BLQ2_EMU_QD_BASE
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 11 S _BLM_NBI8_BLQ2_EMU_Q_BASE
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 12 S _BLM_NBI8_BLQ3_EMU_QD_BASE
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 13 S _BLM_NBI8_BLQ3_EMU_Q_BASE
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 14 S _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 15 S _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE
.%var active_bmsk 18 R
.%liverange 0 @B126 0:1481
.%liverange 4 @A110 0:1481
.%liverange 8 @A94 0:1481
.%liverange 12 @A78 0:1481
.%var urgent_bmsk 18 R
.%liverange 0 @B47 0:1481
.%liverange 4 @B31 0:1481
.%liverange 8 @B15 0:1481
.%liverange 12 @A126 0:1481
.%var nfd_out_cache_bmsk_sig 19 R
.%liverange 0 G2 0:675 1264:1481
.%var nfd_out_fl_u 20 S _nfd_out_fl_u
.%var queue_data 21 R
.%liverange 0 --
.%var fl_cache_pending 23 S _fl_cache_pending
.%var rx_desc_pending 24 S _rx_desc_pending
.%var rx_desc_mem_addr_lo 0 R
.%liverange 0 -- 
.%var inc_sent_msg_addr 0 R
.%liverange 0 -- 
.%var desc_dma_issued 0 R
.%liverange 0 @B127 0:1481
.%var desc_dma_compl 0 R
.%liverange 0 @B95 0:1481
.%var desc_dma_served 0 R
.%liverange 0 @A111 0:1481
.%var desc_dma_pkts_issued 0 R
.%liverange 0 @A127 0:1481
.%var desc_dma_pkts_served 0 R
.%liverange 0 @B111 0:1481
.%var cached_bmsk 18 R
.%liverange 0 @B63 0:1481
.%liverange 4 @A47 0:1481
.%liverange 8 @A31 0:1481
.%liverange 12 @A15 0:1481
.%var pending_bmsk 18 R
.%liverange 0 @B79 0:1481
.%liverange 4 @A95 0:1481
.%liverange 8 @A79 0:1481
.%liverange 12 @A63 0:1481
.%var fl_cache_dma_seq_issued 0 R
.%liverange 0 A1 0:675 1264:1481
.%var fl_cache_dma_seq_compl 0 R
.%liverange 0 A3 0:675 1264:1481
.%var fl_cache_dma_seq_served 0 R
.%liverange 0 B1 0:675 1264:1481
.%var status_throttle 19 R
.%liverange 0 G4 0:0 15:675 1264:1264 1291:1403 1476:1481
.%var cfg_queue_bmsk 18 R
.%liverange 0 -- 
.%var nfd_cfg_sig_sb 19 R
.%liverange 0 -- 
.%var cfg_ring_addr 36 R
.%liverange 0 $R10 0:397 417:483 497:675 1264:1481
.%liverange 4 $R11 0:397 417:483 497:675 1264:1481
.%var cfg_ring_sizes 0 R
.%liverange 0 $R12 0:397 433:501 516:675 1264:1481
.%var nfd_cfg_sig_pci_out 19 R
.%liverange 0 G1 0:0 11:675 1264:1481
.%var cfg_msg 37 R
.%liverange 0 A7 0:0 12:386 393:455 464:464 475:675 1264:1403 1476:1481
.%var nfp_cls_autopush_user_event 95 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 96 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msi_sw_gen 97 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msix_sw_gen 98 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event 187 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 188 R
.%liverange 0 -- 
.%var libpktdma_sem_sem 272 S _libpktdma_sem_sem
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 286 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 288 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 289 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 290 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 291 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 292 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 293 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 294 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 295 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 296 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event 305 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 306 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msi_sw_gen 307 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msix_sw_gen 308 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 309 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 311 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 312 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 313 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 314 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 315 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 316 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 317 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 318 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 319 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 381 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 383 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 384 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 385 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 386 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 387 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 388 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 389 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 390 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 391 R
.%liverange 0 -- 
.%var host_comm 431 R
.%liverange 0 -- 
.%var comm_ready 422 R
.%liverange 0 -- 
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%var nfd_in_lso_cntr_names 16 R
.%liverange 0 -- 
.%var fl_cache_mem_addr_lo 0 R
.%liverange 0 B3 0:1261 1264:1481
.%var rx_descr_tmp 28 R
.%liverange 0 --
.%liverange 4 A5 0:28 30:36 676:1261 1400:1481
.%liverange 8 --
.%liverange 12 B0 0:28 30:36 676:1261 1396:1481
.%var desc_dma_event_xfer 0 R
.%liverange 0 $R3 0:36 676:1261 1338:1481
.%var desc_dma_event_sig 19 R
.%liverange 0 G3 0:28 30:36 676:677 682:1261 1391:1481
.%var fl_cache_event_xfer 0 R
.%liverange 0 $R2 0:675 1264:1481
.%var fl_cache_event_sig 19 R
.%liverange 0 G3 0:0 12:675 1264:1297 1301:1403 1456:1481
.%var descr_tmp 28 R
.%liverange 0 --
.%liverange 4 A2 0:0 12:675 1264:1403 1475:1481
.%liverange 8 --
.%liverange 12 B2 0:0 12:675 1264:1403 1468:1481
.%var status_queue_sel 0 R
.%liverange 0 $R31 1265:1265
.%var status_queue_info 22 R
.%liverange 0 $W24 0:675 1264:1266 1270:1481
.%liverange 4 $W25 0:675 1264:1266 1271:1481
.%liverange 8 $W26 0:675 1264:1266 1272:1481
.%liverange 12 $W27 0:675 1264:1266 1273:1481
.%liverange 16 $W28 0:675 1264:1266 1274:1481
.%liverange 20 $W29 0:675 1264:1266 1275:1481
.%liverange 24 $W30 0:675 1264:1266 1276:1481
.%liverange 28 $W31 0:675 1264:1266 1277:1481
.%var status_cache_desc 32 R
.%liverange 0 $W8 0:675 1264:1481
.%liverange 4 $W9 0:675 1264:1266 1268:1481
.%liverange 8 $W10 0:675 1264:1266 1269:1481
.%liverange 12 $W11 0:675 1264:1266 1278:1481
.%liverange 16 $W12 0:675 1264:1266 1279:1481
.%liverange 20 $W13 0:675 1264:1266 1280:1481
.%liverange 24 $W14 0:675 1264:1266 1281:1481
.%liverange 28 $W15 0:675 1264:1266 1282:1481
.%var status_desc_dma 33 R
.%liverange 0 $W16 0:675 1264:1266 1283:1481
.%liverange 4 $W17 0:675 1264:1266 1284:1481
.%liverange 8 $W18 0:675 1264:1266 1285:1481
.%liverange 12 $W19 0:675 1264:1266 1286:1481
.%liverange 16 $W20 0:675 1264:1266 1287:1481
.%liverange 20 $W21 0:675 1264:1266 1288:1481
.%liverange 24 $W22 0:675 1264:1266 1289:1481
.%liverange 28 $W23 0:675 1264:1266 1290:1481
.%var flr_pend_status 0 R
.%liverange 0 -- 
.%var flr_pend_vf 34 R
.%liverange 0 -- 
.%var flr_ap_sig 19 R
.%liverange 0 -- 
.%var flr_ap_xfer 0 R
.%liverange 0 -- 
.%var cfg_ring_enables 35 R
.%liverange 0 A9 0:369 418:434 437:675 1264:1481
.%liverange 4 B8 0:369 419:434 436:675 1264:1481
.%scope function cache_desc_setup_shared _cache_desc_setup_shared "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:23 220 297 1404 1475 B4
.%var cfg 75 R
.%liverange 0 -- 
.%scope function pcie_dma_cfg_set_one _pcie_dma_cfg_set_one "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:986 172 206 1461 1467 -- 1468 275
.%var pcie_isl 94 R
.%liverange 0 -- 
.%var index 94 R
.%liverange 0 -- 
.%var new_cfg 155 R
.%liverange 0 -- 
.%var cfg_tmp 158 R 275
.%liverange 0 A0 1464:1467
.%var sig 104 R 275
.%liverange 0 G4 1463:1463 1465:1465
.%var count 94 R
.%liverange 0 -- 
.%var reg_no 94 R
.%liverange 0 -- 
.%var addr_lo 94 R 275
.%liverange 0 A2 1461:1465
.%var addr_hi 94 R
.%liverange 0 -- 
.%scope end
.%scope function pcie_dma_cfg_set_one _pcie_dma_cfg_set_one "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:987 172 206 1452 1460 -- 1461 250
.%var pcie_isl 94 R
.%liverange 0 -- 
.%var index 94 R
.%liverange 0 -- 
.%var new_cfg 155 R
.%liverange 0 -- 
.%var cfg_tmp 158 R 250
.%liverange 0 A0 1457:1460
.%var sig 104 R 250
.%liverange 0 G4 1456:1456 1458:1458
.%var count 94 R
.%liverange 0 -- 
.%var reg_no 94 R
.%liverange 0 -- 
.%var addr_lo 94 R 250
.%liverange 0 A2 1452:1458
.%var addr_hi 94 R
.%liverange 0 -- 
.%scope end
.%scope function dma_seqn_ap_setup _dma_seqn_ap_setup "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/dma_seqn.c" fiid:988 40 90 1410 1454 -- 1455 230
.%var filter_num 304 R
.%liverange 0 -- 
.%var ap_num 304 R
.%liverange 0 -- 
.%var type 304 R
.%liverange 0 -- 
.%var ext_type 304 R
.%liverange 0 -- 
.%var xfer 331 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var ctx 304 R
.%liverange 0 -- 
.%var meid 304 R
.%liverange 0 -- 
.%var filter_status 332 R
.%liverange 0 -- 
.%var event_filter_handle 339 R
.%liverange 0 -- 
.%var event_mask 304 R
.%liverange 0 -- 
.%var pcie_provider 304 R 230
.%liverange 0 A2 1417:1418
.%var event_match 304 R 230
.%liverange 0 --
.%scope function event_cls_filter_handle _event_cls_filter_handle "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:1006 35 39 -1 -1 -- NIL 74
.%var fnum 195 R
.%liverange 0 -- 
.%scope end
.%scope function event_cls_filter_setup _event_cls_filter_setup "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:997 42 69 1419 1444 -- 1445 75
.%var filter 213 R
.%liverange 0 -- 
.%var type 195 R
.%liverange 0 -- 
.%var match 186 R
.%liverange 0 -- 
.%var mask 186 R
.%liverange 0 -- 
.%var status 215 R
.%liverange 0 -- 
.%var evmask 186 R 230
.%liverange 0 $W4 1419:1444
.%var evmatch 186 R 230
.%liverange 0 $W3 1419:1444
.%var evstatus 186 R 230
.%liverange 0 $W2 1420:1444
.%var evack 186 R 230
.%liverange 0 $R0 1431:1444
.%var faddr 222 R
.%liverange 0 -- 
.%var s1 195 R 230
.%liverange 0 G6 1423:1444
.%var s2 195 R 230
.%liverange 0 G5 1426:1444
.%var s3 195 R 230
.%liverange 0 G4 1431:1444
.%var s4 195 R 230
.%liverange 0 G3 1428:1444
.%scope function __cls_read ___cls_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1004 162 166 1429 1431 -- 1432 63
.%var data 99 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_read_be ___cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1005 87 93 1431 1431 -- 1432 165
.%var data 99 R
.%liverange 0 -- 
.%var addr 101 R 230
.%liverange 0 A2 1431:1431
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1002 175 179 1427 1428 -- 1429 60
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1003 104 110 1428 1428 -- 1429 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 230
.%liverange 0 A2 1428:1428
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1000 175 179 1424 1426 -- 1427 58
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1001 104 110 1426 1426 -- 1427 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 230
.%liverange 0 A2 1426:1426
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:998 175 179 1421 1423 -- 1424 56
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:999 104 110 1423 1423 -- 1424 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 230
.%liverange 0 A2 1423:1423
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function event_cls_autopush_signal_setup _event_cls_autopush_signal_setup "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:993 109 125 1432 1451 -- 1452 80
.%var apnum 186 R
.%liverange 0 -- 
.%var master 186 R
.%liverange 0 -- 
.%var thd 186 R 230
.%liverange 0 A0 1432:1441
.%var signum 186 R
.%liverange 0 -- 
.%var xfernum 186 R
.%liverange 0 -- 
.%var apaddr 196 R
.%liverange 0 -- 
.%var apcfg 186 R 230
.%liverange 0 $W2 1432:1451
.%scope function cls_write _cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:994 182 185 1448 1450 -- 1451 124
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:995 113 118 1448 1450 -- 1451 184
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var sig 104 R 230
.%liverange 0 G3 1450:1450
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:996 104 110 1450 1450 -- 1451 117
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 230
.%liverange 0 A0 1450:1450
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function event_cls_autopush_filter_reset _event_cls_autopush_filter_reset "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:989 145 151 1453 1454 -- 1455 83
.%var fnum 186 R
.%liverange 0 -- 
.%var type 186 R
.%liverange 0 -- 
.%var autopush 186 R
.%liverange 0 -- 
.%var sig 195 R 230
.%liverange 0 G3 1453:1453
.%scope function __event_cls_autopush_filter_reset ___event_cls_autopush_filter_reset "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:990 128 142 1453 1454 -- 1455 150
.%var fnum 186 R
.%liverange 0 -- 
.%var type 186 R
.%liverange 0 -- 
.%var autopush 186 R
.%liverange 0 -- 
.%var sync 201 R
.%liverange 0 -- 
.%var sig 202 R
.%liverange 0 -- 
.%var apfaddr 196 R
.%liverange 0 -- 
.%var apfval 186 R 230
.%liverange 0 $W2 1453:1454
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:991 175 179 1453 1453 -- 1454 141
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:992 104 110 1453 1453 -- 1454 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 230
.%liverange 0 A0 1453:1453
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function init_bitmasks _init_bitmasks "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:1007 212 218 1406 1409 -- 1410 228
.%var bmsk 359 R
.%liverange 0 -- 
.%scope end
.%scope function init_bitmasks _init_bitmasks "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:1008 212 218 1404 1446 -- 1447 227
.%var bmsk 359 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function cache_desc_setup _cache_desc_setup "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:20 307 311 1401 1403 B4
.%scope end
.%scope function _complete_fetch __complete_fetch "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:19 551 594 1297 1337 B4
.%var queue_c 0 R
.%liverange 0 A5 1314:1325 1330:1330
.%var pending_slot 0 R
.%liverange 0 -- 
.%scope function set_queue _set_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:1035 123 130 1312 1332 -- 1333 588
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function _add_imm __add_imm "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:1036 174 186 1311 1317 -- 1318 578
.%var base 0 R
.%liverange 0 -- 
.%var queue 0 R 578
.%liverange 0 --
.%var val 0 R
.%liverange 0 -- 
.%var counter 0 R
.%liverange 0 -- 
.%var ind 0 R 578
.%liverange 0 B0 1311:1316
.%scope end
.%scope function event_cls_autopush_filter_reset _event_cls_autopush_filter_reset "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:1037 145 151 1301 1303 -- 1304 560
.%var fnum 186 R
.%liverange 0 -- 
.%var type 186 R
.%liverange 0 -- 
.%var autopush 186 R
.%liverange 0 -- 
.%var sig 195 R 560
.%liverange 0 G5 1301:1301
.%scope function __event_cls_autopush_filter_reset ___event_cls_autopush_filter_reset "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:1038 128 142 1301 1303 -- 1304 150
.%var fnum 186 R
.%liverange 0 -- 
.%var type 186 R
.%liverange 0 -- 
.%var autopush 186 R
.%liverange 0 -- 
.%var sync 201 R
.%liverange 0 -- 
.%var sig 202 R
.%liverange 0 -- 
.%var apfaddr 196 R
.%liverange 0 -- 
.%var apfval 186 R 560
.%liverange 0 $W0 1301:1301 1303:1303
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1039 175 179 1301 1301 -- 1302 141
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1040 104 110 1301 1301 -- 1302 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 560
.%liverange 0 A0 1301:1301
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function dma_seqn_advance _dma_seqn_advance "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/dma_seqn.c" fiid:1041 94 101 1298 1302 -- 1303 557
.%var xfer 331 R
.%liverange 0 -- 
.%var compl 341 R
.%liverange 0 -- 
.%var seqn_inc 304 R 557
.%liverange 0 B0 1298:1302
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:1042 40 50 1336 1336 -- 1337 592
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function send_desc_setup_shared _send_desc_setup_shared "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:21 706 750 1338 1400 B4
.%var cfg 75 R
.%liverange 0 -- 
.%scope function pcie_dma_cfg_set_one _pcie_dma_cfg_set_one "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:1013 172 206 1387 1395 -- 1396 734
.%var pcie_isl 94 R
.%liverange 0 -- 
.%var index 94 R
.%liverange 0 -- 
.%var new_cfg 155 R
.%liverange 0 -- 
.%var cfg_tmp 158 R 734
.%liverange 0 A0 1392:1395
.%var sig 104 R 734
.%liverange 0 G1 1391:1391 1393:1393
.%var count 94 R
.%liverange 0 -- 
.%var reg_no 94 R
.%liverange 0 -- 
.%var addr_lo 94 R 734
.%liverange 0 B0 1387:1393
.%var addr_hi 94 R
.%liverange 0 -- 
.%scope end
.%scope function dma_seqn_ap_setup _dma_seqn_ap_setup "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/dma_seqn.c" fiid:1014 40 90 1344 1389 -- 1390 714
.%var filter_num 304 R
.%liverange 0 -- 
.%var ap_num 304 R
.%liverange 0 -- 
.%var type 304 R
.%liverange 0 -- 
.%var ext_type 304 R
.%liverange 0 -- 
.%var xfer 331 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var ctx 304 R
.%liverange 0 -- 
.%var meid 304 R
.%liverange 0 -- 
.%var filter_status 332 R
.%liverange 0 -- 
.%var event_filter_handle 339 R
.%liverange 0 -- 
.%var event_mask 304 R
.%liverange 0 -- 
.%var pcie_provider 304 R 714
.%liverange 0 B0 1351:1352
.%var event_match 304 R 714
.%liverange 0 --
.%scope function event_cls_filter_handle _event_cls_filter_handle "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:1032 35 39 -1 -1 -- NIL 74
.%var fnum 195 R
.%liverange 0 -- 
.%scope end
.%scope function event_cls_filter_setup _event_cls_filter_setup "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:1023 42 69 1353 1379 -- 1380 75
.%var filter 213 R
.%liverange 0 -- 
.%var type 195 R
.%liverange 0 -- 
.%var match 186 R
.%liverange 0 -- 
.%var mask 186 R
.%liverange 0 -- 
.%var status 215 R
.%liverange 0 -- 
.%var evmask 186 R 714
.%liverange 0 $W3 1353:1379
.%var evmatch 186 R 714
.%liverange 0 $W2 1353:1379
.%var evstatus 186 R 714
.%liverange 0 $W1 1354:1379
.%var evack 186 R 714
.%liverange 0 $R0 1366:1379
.%var faddr 222 R
.%liverange 0 -- 
.%var s1 195 R 714
.%liverange 0 G5 1357:1379
.%var s2 195 R 714
.%liverange 0 G4 1360:1379
.%var s3 195 R 714
.%liverange 0 G3 1366:1379
.%var s4 195 R 714
.%liverange 0 G1 1363:1379
.%scope function __cls_read ___cls_read "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1030 162 166 1364 1366 -- 1367 63
.%var data 99 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_read_be ___cls_read_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1031 87 93 1366 1366 -- 1367 165
.%var data 99 R
.%liverange 0 -- 
.%var addr 101 R 714
.%liverange 0 B0 1366:1366
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1028 175 179 1361 1363 -- 1364 60
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1029 104 110 1363 1363 -- 1364 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 714
.%liverange 0 B0 1363:1363
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1026 175 179 1358 1360 -- 1361 58
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1027 104 110 1360 1360 -- 1361 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 714
.%liverange 0 B0 1360:1360
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1024 175 179 1355 1357 -- 1358 56
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1025 104 110 1357 1357 -- 1358 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 714
.%liverange 0 B0 1357:1357
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function event_cls_autopush_signal_setup _event_cls_autopush_signal_setup "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:1019 109 125 1367 1386 -- 1387 80
.%var apnum 186 R
.%liverange 0 -- 
.%var master 186 R
.%liverange 0 -- 
.%var thd 186 R 714
.%liverange 0 A0 1367:1376
.%var signum 186 R
.%liverange 0 -- 
.%var xfernum 186 R
.%liverange 0 -- 
.%var apaddr 196 R
.%liverange 0 -- 
.%var apcfg 186 R 714
.%liverange 0 $W1 1367:1386
.%scope function cls_write _cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1020 182 185 1383 1385 -- 1386 124
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1021 113 118 1383 1385 -- 1386 184
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var sig 104 R 714
.%liverange 0 G1 1385:1385
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1022 104 110 1385 1385 -- 1386 117
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 714
.%liverange 0 A0 1385:1385
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function event_cls_autopush_filter_reset _event_cls_autopush_filter_reset "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:1015 145 151 1388 1389 -- 1390 83
.%var fnum 186 R
.%liverange 0 -- 
.%var type 186 R
.%liverange 0 -- 
.%var autopush 186 R
.%liverange 0 -- 
.%var sig 195 R 714
.%liverange 0 G1 1388:1388
.%scope function __event_cls_autopush_filter_reset ___event_cls_autopush_filter_reset "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:1016 128 142 1388 1389 -- 1390 150
.%var fnum 186 R
.%liverange 0 -- 
.%var type 186 R
.%liverange 0 -- 
.%var autopush 186 R
.%liverange 0 -- 
.%var sync 201 R
.%liverange 0 -- 
.%var sig 202 R
.%liverange 0 -- 
.%var apfaddr 196 R
.%liverange 0 -- 
.%var apfval 186 R 714
.%liverange 0 $W1 1388:1389
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1017 175 179 1388 1388 -- 1389 141
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1018 104 110 1388 1388 -- 1389 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 714
.%liverange 0 A0 1388:1388
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function init_bitmasks _init_bitmasks "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:1033 212 218 1340 1343 -- 1344 712
.%var bmsk 359 R
.%liverange 0 -- 
.%scope end
.%scope function init_bitmasks _init_bitmasks "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:1034 212 218 1338 1381 -- 1382 711
.%var bmsk 359 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function cache_desc_status_setup _cache_desc_status_setup "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" fiid:22 75 86 1476 1481 B5
.%scope function set_alarm _set_alarm "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:1009 94 104 1476 1480 -- 1481 85
.%var cycles 94 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%var sig_num 94 R
.%liverange 0 -- 
.%var tslo 94 R 85
.%liverange 0 A0 1478:1479
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:1012 4414 4427 1476 1477 -- 1478 100
.%var lcsr 433 R
.%liverange 0 -- 
.%var result 422 R 85
.%liverange 0 A0 1477:1477
.%scope end
.%scope function local_csr_write _local_csr_write "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:1011 4430 4437 1479 1479 -- 1480 102
.%var lcsr 433 R
.%liverange 0 -- 
.%var data 422 R
.%liverange 0 -- 
.%scope end
.%scope function local_csr_write _local_csr_write "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:1010 4430 4437 1480 1480 -- 1481 103
.%var lcsr 433 R
.%liverange 0 -- 
.%var data 422 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function cache_desc_status _cache_desc_status "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc_status.c" fiid:16 90 145 1264 1296 A0
.%var bmsk_queue 0 R
.%liverange 0 --
.%scope function set_alarm _set_alarm "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:1060 94 104 1291 1295 -- 1296 143
.%var cycles 94 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%var sig_num 94 R
.%liverange 0 -- 
.%var tslo 94 R 143
.%liverange 0 B0 1293:1294
.%scope function local_csr_read _local_csr_read "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:1063 4414 4427 1291 1292 -- 1293 100
.%var lcsr 433 R
.%liverange 0 -- 
.%var result 422 R 143
.%liverange 0 A5 1292:1292
.%scope end
.%scope function local_csr_write _local_csr_write "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:1062 4430 4437 1294 1294 -- 1295 102
.%var lcsr 433 R
.%liverange 0 -- 
.%var data 422 R
.%liverange 0 -- 
.%scope end
.%scope function local_csr_write _local_csr_write "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:1061 4430 4437 1295 1295 -- 1296 103
.%var lcsr 433 R
.%liverange 0 -- 
.%var data 422 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function main _main "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\pci_out_me0.c" fiid:25 38 126 0 1263 -- NIL
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:852 40 50 675 675 -- 37,676 104
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope function nfd_cfg_parse_msg _nfd_cfg_parse_msg "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_cfg_internal.c" fiid:853 968 1043 370 437 -- 37,386,438 89
.%var cfg_msg 40 R
.%liverange 0 -- 
.%var comp 70 R
.%liverange 0 -- 
.%var cfg_bar_data 71 R 89
.%liverange 0 $R4 381:397
.%liverange 4 $R5 381:382
.%liverange 8 $R6 381:381
.%liverange 12 $R7 381:381
.%liverange 16 $R8 381:418
.%liverange 20 $R9 381:419
.%scope block 1005 1038
.%var enables_ind 0 R
.%liverange 0 -- 
.%var addr_off 0 R 89
.%liverange 0 A0 399:407
.%var sz_off 0 R 89
.%liverange 0 B6 400:424
.%scope function mem_read64 _mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:858 105 110 415 417 -- 418 1031
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R 89
.%liverange 0 A0 415:415
.%liverange 4 B0 415:417
.%var size 94 R
.%liverange 0 -- 
.%var sig 104 R 89
.%liverange 0 G5 417:417
.%scope function __mem_read64 ___mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:859 94 102 415 417 -- 418 109
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 101 101
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R 89
.%liverange 0 --
.%var addr_lo 94 R 89
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_read32 _mem_read32 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:860 182 187 431 434 -- 37,435 1034
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R 89
.%liverange 0 A5 431:431
.%liverange 4 B4 431:433
.%var size 94 R
.%liverange 0 -- 
.%var sig 104 R 89
.%liverange 0 G5 433:433
.%scope function __mem_read32 ___mem_read32 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:861 171 179 431 434 -- 37,435 186
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 178 178
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R 89
.%liverange 0 --
.%var addr_lo 94 R 89
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function mem_read64 _mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:854 105 110 -1 -1 -- NIL 984
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var sig 104 R
.%liverange 0 -- 
.%scope function __mem_read64 ___mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:855 94 102 -1 -1 -- NIL 109
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 101 101
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R
.%liverange 0 -- 
.%var addr_lo 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function mem_read64 _mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:856 105 110 379 381 -- 382 979
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R 89
.%liverange 0 B4 379:379
.%liverange 4 A0 379:381
.%var size 94 R
.%liverange 0 -- 
.%var sig 104 R 89
.%liverange 0 G5 381:381
.%scope function __mem_read64 ___mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:857 94 102 379 381 -- 382 109
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 101 101
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R 89
.%liverange 0 --
.%var addr_lo 94 R 89
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function nfd_cfg_check_cfg_msg _nfd_cfg_check_cfg_msg "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:862 59 86 246 367 -- 366,363,357,243,300,297,290,287,304,368 85
.%var cfg_msg 394 R
.%liverange 0 -- 
.%var cfg_sig 392 R
.%liverange 0 -- 
.%var rnum 380 R
.%liverange 0 -- 
.%scope block 63 85
.%var ret 393 R
.%liverange 0 -- 
.%var cfg_msg_rd 395 R 85
.%liverange 0 $R0 253:255 367:367
.%var ring_addr 380 R 85
.%liverange 0 --
.%scope function mem_ring_get _mem_ring_get "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:863 248 263 253 255 -- 367,256 79
.%var rnum 94 R
.%liverange 0 -- 
.%var raddr 94 R
.%liverange 0 -- 
.%var data 99 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var sigpair 125 R 85
.%liverange 0 G6 253:255
.%liverange 4 G7 253:255
.%scope function __mem_ring_get ___mem_ring_get "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:864 237 245 253 253 -- 254 253
.%var rnum 94 R
.%liverange 0 -- 
.%var raddr 94 R
.%liverange 0 -- 
.%var data 99 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sigpair 124 R
.%liverange 0 -- 
.%scope block 243 243
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%scope block 243 243
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function nfd_cfg_complete_cfg_msg _nfd_cfg_complete_cfg_msg "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_cfg_internal.c" fiid:865 764 797 657 674 -- 675 95
.%var cfg_msg 40 R
.%liverange 0 -- 
.%var cfg_sig_remote 68 R
.%liverange 0 -- 
.%var next_me 0 R
.%liverange 0 -- 
.%var rnum_out 0 R
.%liverange 0 -- 
.%var rnum_in 0 R
.%liverange 0 -- 
.%var cfg_msg_tmp 37 R 95
.%liverange 0 B0 665:666
.%var cfg_msg_rd 37 R 95
.%liverange 0 $R0 668:673
.%var ring_addr 0 R 95
.%liverange 0 --
.%var journal_sig 19 R 95
.%liverange 0 G5 667:669 672:672
.%var get_sig 69 R 95
.%liverange 0 G6 668:669 672:672
.%liverange 4 G7 668:672
.%scope function __mem_ring_journal ___mem_ring_journal "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:866 347 354 667 667 -- 668 785
.%var rnum 94 R
.%liverange 0 -- 
.%var raddr 94 R
.%liverange 0 -- 
.%var data 108 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 353 353
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%scope block 353 353
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function __mem_ring_get ___mem_ring_get "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:867 237 245 668 668 -- 669 787
.%var rnum 94 R
.%liverange 0 -- 
.%var raddr 94 R
.%liverange 0 -- 
.%var data 99 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sigpair 124 R
.%liverange 0 -- 
.%scope block 243 243
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%scope block 243 243
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function send_interthread_sig _send_interthread_sig "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_cfg_internal.c" fiid:868 211 222 670 674 -- 675 795
.%var dst_me 0 R
.%liverange 0 -- 
.%var ctx 0 R
.%liverange 0 -- 
.%var sig_no 0 R
.%liverange 0 -- 
.%var addr 0 R 95
.%liverange 0 --
.%scope end
.%scope end
.%scope function cache_desc_vnic_setup _cache_desc_vnic_setup "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:869 322 413 438 650 -- 651 92
.%var cfg_msg 40 R
.%liverange 0 -- 
.%var rxq 41 R 92
.%liverange 0 --
.%liverange 4 A0 564:566
.%liverange 8 --
.%liverange 12 --
.%liverange 16 --
.%var queue_s 0 R 92
.%liverange 0 A0 438:442 444:650
.%var ring_sz 6 R 92
.%liverange 0 B6 438:454 460:650
.%var ring_base 45 R 92
.%liverange 0 B7 438:454 462:650
.%liverange 4 A6 438:454 463:650
.%var bmsk_queue 0 R
.%liverange 0 -- 
.%scope function nfd_cfg_proc_msg _nfd_cfg_proc_msg "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_cfg_internal.c" fiid:870 1060 1122 438 519 -- 465,441,520 330
.%var cfg_msg 40 R
.%liverange 0 -- 
.%var queue 72 R
.%liverange 0 -- 
.%var ring_sz 73 R
.%liverange 0 -- 
.%var ring_base 74 R
.%liverange 0 -- 
.%var comp 70 R
.%liverange 0 -- 
.%var next_addr_off 0 R 92
.%liverange 0 A5 470:488
.%var next_sz_off 0 R 92
.%liverange 0 B5 474:507
.%scope function _ring_enables_test __ring_enables_test "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_cfg_internal.c" fiid:871 254 270 446 452 -- 453 1080
.%var cfg_msg 40 R
.%liverange 0 -- 
.%var mod_queue 0 R 92
.%liverange 0 B4 447:448 451:451
.%var ret 19 R 92
.%liverange 0 B0 449:450 452:452
.%scope end
.%scope function _get_ring_sz __get_ring_sz "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_cfg_internal.c" fiid:872 282 289 456 460 -- 461 1084
.%var cfg_msg 40 R
.%liverange 0 -- 
.%var ring_sz 6 R 92
.%liverange 0 B6 460:460
.%var offset 0 R
.%liverange 0 -- 
.%scope end
.%scope function _ring_enables_test __ring_enables_test "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_cfg_internal.c" fiid:873 254 270 473 481 -- 482 1107
.%var cfg_msg 40 R
.%liverange 0 -- 
.%var mod_queue 0 R 92
.%liverange 0 B0 476:477 480:480
.%var ret 19 R 92
.%liverange 0 B0 478:479 481:481
.%scope end
.%scope function mem_read64 _mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:874 105 110 495 497 -- 498 1108
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R 92
.%liverange 0 B4 495:495
.%liverange 4 A5 495:497
.%var size 94 R
.%liverange 0 -- 
.%var sig 104 R 92
.%liverange 0 G5 497:497
.%scope function __mem_read64 ___mem_read64 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:875 94 102 495 497 -- 498 109
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 101 101
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R 92
.%liverange 0 --
.%var addr_lo 94 R 92
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_read32 _mem_read32 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:876 182 187 514 516 -- 517 1118
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R 92
.%liverange 0 B0 514:514
.%liverange 4 A5 514:516
.%var size 94 R
.%liverange 0 -- 
.%var sig 104 R 92
.%liverange 0 G5 516:516
.%scope function __mem_read32 ___mem_read32 "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:877 171 179 514 516 -- 517 186
.%var data 99 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 178 178
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R 92
.%liverange 0 --
.%var addr_lo 94 R 92
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:878 113 120 588 598 -- 599 386
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:879 113 120 599 608 -- 609 387
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:880 113 120 609 618 -- 619 388
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:881 113 120 619 628 -- 629 389
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function _zero_imm __zero_imm "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:882 197 213 640 642 -- 643 405
.%var base 0 R
.%liverange 0 -- 
.%var queue 0 R 92
.%liverange 0 A0 640:642
.%var size 0 R
.%liverange 0 -- 
.%var ind 0 R
.%liverange 0 -- 
.%var count 0 R
.%liverange 0 -- 
.%scope end
.%scope function qc_init_queue _qc_init_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:883 93 127 589 648 -- 629,626,619,616,609,606,599,649 411
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var cfg 351 R
.%liverange 0 -- 
.%var queue_base_addr 304 R
.%liverange 0 -- 
.%var config_hi_tmp 367 R
.%liverange 0 -- 
.%var config_hi 367 R 92
.%liverange 0 $W1 590:648
.%var config_lo_tmp 374 R
.%liverange 0 -- 
.%var config_lo 374 R 92
.%liverange 0 $W0 589:648
.%var s1 323 R 92
.%liverange 0 G6 645:648
.%var s2 323 R 92
.%liverange 0 G5 647:648
.%scope function __qc_write ___qc_write "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:885 70 89 643 645 -- 646 123
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var value 373 R
.%liverange 0 -- 
.%var offset 304 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var queue_base_addr 304 R 92
.%liverange 0 B0 644:645
.%scope end
.%scope function __qc_write ___qc_write "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:884 70 89 646 647 -- 648 124
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var value 373 R
.%liverange 0 -- 
.%var offset 304 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var queue_base_addr 304 R 92
.%liverange 0 A0 646:647
.%scope end
.%scope end
.%scope function _zero_imm __zero_imm "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:886 197 213 545 552 -- 553 369
.%var base 0 R
.%liverange 0 -- 
.%var queue 0 R 92
.%liverange 0 A0 545:552
.%var size 0 R
.%liverange 0 -- 
.%var ind 0 R
.%liverange 0 -- 
.%var count 0 R
.%liverange 0 -- 
.%scope end
.%scope function qc_init_queue _qc_init_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:887 93 127 565 575 -- 651,576 373
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var cfg 351 R
.%liverange 0 -- 
.%var queue_base_addr 304 R
.%liverange 0 -- 
.%var config_hi_tmp 367 R 92
.%liverange 0 --
.%var config_hi 367 R 92
.%liverange 0 $W1 569:575
.%var config_lo_tmp 374 R
.%liverange 0 -- 
.%var config_lo 374 R 92
.%liverange 0 $W0 565:575
.%var s1 323 R 92
.%liverange 0 G6 572:575
.%var s2 323 R 92
.%liverange 0 G5 574:575
.%scope function __qc_write ___qc_write "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:889 70 89 570 572 -- 573 123
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var value 373 R
.%liverange 0 -- 
.%var offset 304 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var queue_base_addr 304 R 92
.%liverange 0 B0 571:572
.%scope end
.%scope function __qc_write ___qc_write "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:888 70 89 573 574 -- 575 124
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var value 373 R
.%liverange 0 -- 
.%var offset 304 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var queue_base_addr 304 R 92
.%liverange 0 A0 573:574
.%scope end
.%scope end
.%scope end
.%scope function cache_desc_check_active _cache_desc_check_active "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:890 628 647 95 366 -- 368,438,217,214,208,92,151,148,141,138,155,243,367 80
.%var queue 0 R 638
.%liverange 0 B5 95:104 108:219 222:223 227:228 231:232 239:366
.%var ret 19 R
.%liverange 0 -- 
.%scope function select_queue _select_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:891 64 110 99 239 -- 241,231,217,214,208,92,151,148,141,138,155,240 638
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%var bmsk_cp 304 R 638
.%liverange 0 A0 233:237
.%var queue_cp 304 R 638
.%liverange 0 B0 234:239
.%scope end
.%scope function _fetch_fl __fetch_fl "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:892 427 541 258 366 -- 243,367 645
.%var queue 46 R
.%liverange 0 -- 
.%var qc_queue 0 R 645
.%liverange 0 B4 267:279 304:341
.%var pcie_addr_off 0 R 645
.%liverange 0 B0 316:324
.%var fl_cache_off 0 R
.%liverange 0 -- 
.%var descr 28 R 645
.%liverange 0 $W0 328:354
.%liverange 4 $W1 349:354
.%liverange 8 $W2 324:354
.%liverange 12 $W3 350:354
.%var qc_sig 19 R 645
.%liverange 0 G6 270:270 344:354
.%var space_chk 19 R
.%liverange 0 -- 
.%var ret 19 R
.%liverange 0 -- 
.%scope block 442 474
.%var wptr_raw 0 R 645
.%liverange 0 $R0 270:277
.%var wptr 47 R 645
.%liverange 0 --
.%var ptr_inc 0 R 645
.%liverange 0 B0 272:279
.%scope function __qc_read ___qc_read "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:893 29 55 268 270 -- 271 448
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var ptr 370 R
.%liverange 0 -- 
.%var value 371 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var queue_base_addr 304 R 645
.%liverange 0 A0 269:270
.%var offset 304 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:894 113 120 281 289 -- 290 464
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:895 113 120 290 299 -- 300 467
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function qc_ping_queue _qc_ping_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:896 151 159 300 303 -- 243,304 468
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var event_data 304 R
.%liverange 0 -- 
.%var event_type 355 R
.%liverange 0 -- 
.%var xfer 304 R 645
.%liverange 0 $W0 300:303
.%var sig 323 R 645
.%liverange 0 G5 301:301
.%scope function __qc_ping_queue ___qc_ping_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:897 131 148 300 302 -- 303 157
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var event_data 304 R
.%liverange 0 -- 
.%var event_type 355 R
.%liverange 0 -- 
.%var xfer 373 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var config_lo_tmp 374 R
.%liverange 0 -- 
.%scope function __qc_write ___qc_write "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:898 70 89 300 301 -- 302 147
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var value 373 R
.%liverange 0 -- 
.%var offset 304 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var queue_base_addr 304 R 645
.%liverange 0 A0 300:301
.%scope end
.%scope end
.%scope end
.%scope end
.%scope block 481 529
.%var qc_xfer 0 R 645
.%liverange 0 $R0 344:354
.%var pending_slot 0 R
.%liverange 0 -- 
.%var dma_sig 19 R 645
.%liverange 0 G5 353:354
.%scope function cache_desc_compute_fl_addr _cache_desc_compute_fl_addr "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:901 687 697 325 328 -- 329 500
.%var queue 46 R
.%liverange 0 -- 
.%var seq 0 R 645
.%liverange 0 --
.%var ret 0 R 645
.%liverange 0 A0 325:328
.%scope end
.%scope function dma_seqn_set_event _dma_seqn_set_event "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/dma_seqn.c" fiid:902 118 131 321 340 -- 341 503
.%var cmd 342 R
.%liverange 0 -- 
.%var type 304 R
.%liverange 0 -- 
.%var ext_type 304 R
.%liverange 0 -- 
.%var source 304 R
.%liverange 0 -- 
.%var dma_mode 304 R 645
.%liverange 0 B0 332:335
.%var cmd_ptr 343 R
.%liverange 0 -- 
.%scope end
.%scope function __qc_add_to_ptr ___qc_add_to_ptr "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:903 163 195 341 344 -- 345 513
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var ptr 370 R
.%liverange 0 -- 
.%var value 304 R
.%liverange 0 -- 
.%var xfer 371 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var val_str 377 R
.%liverange 0 -- 
.%var ptr_offset 304 R 645
.%liverange 0 A0 343:344
.%scope end
.%scope function __pcie_dma_enq ___pcie_dma_enq "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:904 274 290 353 353 -- 354 522
.%var pcie_isl 94 R
.%liverange 0 -- 
.%var cmd 171 R
.%liverange 0 -- 
.%var queue 94 R 645
.%liverange 0 A0 353:353
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:899 113 120 357 365 -- 366 531
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:900 40 50 366 366 -- 243,367 534
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:905 40 50 94 94 -- 95 78
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope function cache_desc_check_urgent _cache_desc_check_urgent "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:906 659 678 55 217 -- 222,233,243,92,218 75
.%var queue 0 R 669
.%liverange 0 B4 55:63 67:68 71:72 76:77 80:81 88:217
.%var ret 19 R
.%liverange 0 -- 
.%scope function select_queue _select_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:907 64 110 58 88 -- 90,80,89 669
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%var bmsk_cp 304 R 669
.%liverange 0 B0 82:86
.%var queue_cp 304 R 669
.%liverange 0 A0 83:88
.%scope end
.%scope function _fetch_fl __fetch_fl "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:908 427 541 109 217 -- 92,218 676
.%var queue 46 R
.%liverange 0 -- 
.%var qc_queue 0 R 676
.%liverange 0 A0 118:130 155:192
.%var pcie_addr_off 0 R 676
.%liverange 0 A6 167:175
.%var fl_cache_off 0 R
.%liverange 0 -- 
.%var descr 28 R 676
.%liverange 0 $W0 179:205
.%liverange 4 $W1 200:205
.%liverange 8 $W2 175:205
.%liverange 12 $W3 201:205
.%var qc_sig 19 R 676
.%liverange 0 G6 121:121 195:205
.%var space_chk 19 R
.%liverange 0 -- 
.%var ret 19 R
.%liverange 0 -- 
.%scope block 442 474
.%var wptr_raw 0 R 676
.%liverange 0 $R0 121:128
.%var wptr 47 R 676
.%liverange 0 --
.%var ptr_inc 0 R 676
.%liverange 0 A6 123:130
.%scope function __qc_read ___qc_read "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:909 29 55 119 121 -- 122 448
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var ptr 370 R
.%liverange 0 -- 
.%var value 371 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var queue_base_addr 304 R 676
.%liverange 0 B0 120:121
.%var offset 304 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:910 113 120 132 140 -- 141 464
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:911 113 120 141 150 -- 151 467
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function qc_ping_queue _qc_ping_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:912 151 159 151 154 -- 92,155 468
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var event_data 304 R
.%liverange 0 -- 
.%var event_type 355 R
.%liverange 0 -- 
.%var xfer 304 R 676
.%liverange 0 $W0 151:154
.%var sig 323 R 676
.%liverange 0 G5 152:152
.%scope function __qc_ping_queue ___qc_ping_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:913 131 148 151 153 -- 154 157
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var event_data 304 R
.%liverange 0 -- 
.%var event_type 355 R
.%liverange 0 -- 
.%var xfer 373 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var config_lo_tmp 374 R
.%liverange 0 -- 
.%scope function __qc_write ___qc_write "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:914 70 89 151 152 -- 153 147
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var value 373 R
.%liverange 0 -- 
.%var offset 304 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var queue_base_addr 304 R 676
.%liverange 0 A0 151:152
.%scope end
.%scope end
.%scope end
.%scope end
.%scope block 481 529
.%var qc_xfer 0 R 676
.%liverange 0 $R0 195:205
.%var pending_slot 0 R
.%liverange 0 -- 
.%var dma_sig 19 R 676
.%liverange 0 G5 204:205
.%scope function cache_desc_compute_fl_addr _cache_desc_compute_fl_addr "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:917 687 697 176 179 -- 180 500
.%var queue 46 R
.%liverange 0 -- 
.%var seq 0 R 676
.%liverange 0 --
.%var ret 0 R 676
.%liverange 0 A5 176:179
.%scope end
.%scope function dma_seqn_set_event _dma_seqn_set_event "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/dma_seqn.c" fiid:918 118 131 172 191 -- 192 503
.%var cmd 342 R
.%liverange 0 -- 
.%var type 304 R
.%liverange 0 -- 
.%var ext_type 304 R
.%liverange 0 -- 
.%var source 304 R
.%liverange 0 -- 
.%var dma_mode 304 R 676
.%liverange 0 B0 172:185
.%var cmd_ptr 343 R
.%liverange 0 -- 
.%scope end
.%scope function __qc_add_to_ptr ___qc_add_to_ptr "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:919 163 195 192 195 -- 196 513
.%var pcie_isl 310 R
.%liverange 0 -- 
.%var queue 304 R
.%liverange 0 -- 
.%var ptr 370 R
.%liverange 0 -- 
.%var value 304 R
.%liverange 0 -- 
.%var xfer 371 R
.%liverange 0 -- 
.%var sync 372 R
.%liverange 0 -- 
.%var sig 325 R
.%liverange 0 -- 
.%var addr_hi 304 R
.%liverange 0 -- 
.%var val_str 377 R
.%liverange 0 -- 
.%var ptr_offset 304 R 676
.%liverange 0 A0 194:195
.%scope end
.%scope function __pcie_dma_enq ___pcie_dma_enq "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:920 274 290 204 204 -- 205 522
.%var pcie_isl 94 R
.%liverange 0 -- 
.%var cmd 171 R
.%liverange 0 -- 
.%var queue 94 R 676
.%liverange 0 A0 204:204
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:915 113 120 208 216 -- 217 531
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:916 40 50 217 217 -- 92,218 534
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function cache_desc_complete_fetch _cache_desc_complete_fetch "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:921 601 616 37 54 -- 55 73
.%scope block 603 609
.%scope function mem_test_clr _mem_test_clr "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_atomic.c" fiid:923 410 416 40 48 -- 49 606
.%var data 109 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var sig_pair 125 R 606
.%liverange 0 G6 47:48
.%liverange 4 G7 47:48
.%scope function __mem_test_clr ___mem_test_clr "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_atomic.c" fiid:924 399 407 40 47 -- 48 414
.%var data 109 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig_pair 124 R
.%liverange 0 -- 
.%scope block 405 405
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R 606
.%liverange 0 --
.%var addr_lo 94 R 606
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:922 40 50 52 52 -- 53 610
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function send_desc_check_pending _send_desc_check_pending "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:925 927 945 933 1261 -- 1087,1084,1077,1074,1088,1058,1049,1046,1061,1033,1036,1022,1026,973,1013,1067,677,1262 115
.%var queue 0 R 936
.%liverange 0 B1 933:941 945:1093 1096:1097 1101:1102 1105:1106 1113:1261
.%var ret 19 R
.%liverange 0 -- 
.%scope function select_queue _select_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:926 64 110 936 1113 -- 1115,1105,933,1087,1084,1077,1074,1088,1058,1049,1046,1061,1033,1036,1022,1026,973,1013,1067,1114 936
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%var bmsk_cp 304 R 936
.%liverange 0 A1 1107:1111
.%var queue_cp 304 R 936
.%liverange 0 A0 1108:1113
.%scope end
.%scope function _start_send __start_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:927 754 882 1116 1261 -- 677,1262 943
.%var queue 46 R
.%liverange 0 -- 
.%var dma_done 0 R 943
.%liverange 0 $R0 1117:1183
.%var atomic_addr 0 R 943
.%liverange 0 A1 1116:1117
.%var atomic_sig 19 R 943
.%liverange 0 G1 1117:1117
.%var dma_sig 19 R 943
.%liverange 0 G1 1122:1134 1179:1260
.%var dma_sig_msk 19 R 943
.%liverange 0 A0 1118:1134 1182:1260
.%var rx_s 0 R 943
.%liverange 0 A1 1132:1236
.%var descr 28 R 943
.%liverange 0 $W0 1122:1134 1157:1260
.%liverange 4 $W1 1122:1134 1177:1260
.%liverange 8 $W2 1122:1134 1153:1260
.%liverange 12 $W3 1122:1134 1178:1260
.%scope block 778 843
.%var rx_s_max 0 R 943
.%liverange 0 A0 1135:1137
.%var dma_batch_correction 19 R 943
.%liverange 0 A3 1137:1143
.%var dma_batch 0 R 943
.%liverange 0 B2 1142:1171
.%var pcie_addr_off 0 R 943
.%liverange 0 B5 1144:1153
.%var dma_length 0 R
.%liverange 0 -- 
.%var pending_slot 0 R 943
.%liverange 0 A3 1170:1172
.%var send_msg 25 R 943
.%liverange 0 --
.%scope function cache_desc_compute_fl_addr _cache_desc_compute_fl_addr "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:931 687 697 1154 1157 -- 1158 819
.%var queue 46 R
.%liverange 0 -- 
.%var seq 0 R
.%liverange 0 -- 
.%var ret 0 R 943
.%liverange 0 A0 1154:1157
.%scope end
.%scope function dma_seqn_set_event _dma_seqn_set_event "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/dma_seqn.c" fiid:932 118 131 1162 1176 -- 1177 822
.%var cmd 342 R
.%liverange 0 -- 
.%var type 304 R
.%liverange 0 -- 
.%var ext_type 304 R
.%liverange 0 -- 
.%var source 304 R 943
.%liverange 0 A0 1162:1162
.%var dma_mode 304 R 943
.%liverange 0 B4 1162:1165
.%var cmd_ptr 343 R
.%liverange 0 -- 
.%scope end
.%scope function __pcie_dma_enq ___pcie_dma_enq "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:933 274 290 1179 1179 -- 1180 840
.%var pcie_isl 94 R
.%liverange 0 -- 
.%var cmd 171 R
.%liverange 0 -- 
.%var queue 94 R 943
.%liverange 0 B2 1179:1179
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:928 113 120 1238 1246 -- 1247 872
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:929 113 120 1247 1256 -- 1257 873
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:930 40 50 1257 1257 -- 1258 876
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope function set_queue _set_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:934 123 130 1197 1205 -- 1206 850
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:935 113 120 1186 1195 -- 1206,1196 848
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function set_queue _set_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:936 123 130 1209 1218 -- 1219 856
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:937 113 120 1221 1230 -- 1231 861
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function wait_sig_mask _wait_sig_mask "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:938 53 59 1258 1260 -- 1261 880
.%var sigmask 104 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function send_desc_check_cached _send_desc_check_cached "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:939 896 914 750 1091 -- 1096,1107,677,903,900,893,890,904,874,865,862,877,849,852,838,842,790,829,883,933,1092 113
.%var queue 0 R 905
.%liverange 0 B1 750:758 762:909 912:913 917:918 921:922 929:1091
.%var ret 19 R
.%liverange 0 -- 
.%scope function select_queue _select_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:940 64 110 753 929 -- 931,921,750,903,900,893,890,904,874,865,862,877,849,852,838,842,790,829,883,930 905
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%var bmsk_cp 304 R 905
.%liverange 0 A0 923:927
.%var queue_cp 304 R 905
.%liverange 0 B1 924:929
.%scope end
.%scope function _start_send __start_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:941 754 882 945 1091 -- 933,1092 912
.%var queue 46 R
.%liverange 0 -- 
.%var dma_done 0 R 912
.%liverange 0 $R0 946:1013
.%var atomic_addr 0 R 912
.%liverange 0 A1 945:946
.%var atomic_sig 19 R 912
.%liverange 0 G1 946:946
.%var dma_sig 19 R 912
.%liverange 0 G1 951:963 1009:1090
.%var dma_sig_msk 19 R 912
.%liverange 0 A0 947:963 1012:1090
.%var rx_s 0 R 912
.%liverange 0 A1 961:1066
.%var descr 28 R 912
.%liverange 0 $W0 951:963 986:1090
.%liverange 4 $W1 951:963 1007:1090
.%liverange 8 $W2 951:963 982:1090
.%liverange 12 $W3 951:963 1008:1090
.%scope block 778 843
.%var rx_s_max 0 R 912
.%liverange 0 A0 964:966
.%var dma_batch_correction 19 R 912
.%liverange 0 A3 966:972
.%var dma_batch 0 R 912
.%liverange 0 B2 971:1001
.%var pcie_addr_off 0 R 912
.%liverange 0 B5 973:982
.%var dma_length 0 R
.%liverange 0 -- 
.%var pending_slot 0 R 912
.%liverange 0 A3 1000:1002
.%var send_msg 25 R 912
.%liverange 0 --
.%scope function cache_desc_compute_fl_addr _cache_desc_compute_fl_addr "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:945 687 697 983 986 -- 987 819
.%var queue 46 R
.%liverange 0 -- 
.%var seq 0 R
.%liverange 0 -- 
.%var ret 0 R 912
.%liverange 0 A0 983:986
.%scope end
.%scope function dma_seqn_set_event _dma_seqn_set_event "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/dma_seqn.c" fiid:946 118 131 991 1006 -- 1007 822
.%var cmd 342 R
.%liverange 0 -- 
.%var type 304 R
.%liverange 0 -- 
.%var ext_type 304 R
.%liverange 0 -- 
.%var source 304 R 912
.%liverange 0 B4 991:991
.%var dma_mode 304 R 912
.%liverange 0 A0 991:995
.%var cmd_ptr 343 R
.%liverange 0 -- 
.%scope end
.%scope function __pcie_dma_enq ___pcie_dma_enq "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:947 274 290 1009 1009 -- 1010 840
.%var pcie_isl 94 R
.%liverange 0 -- 
.%var cmd 171 R
.%liverange 0 -- 
.%var queue 94 R 912
.%liverange 0 B2 1009:1009
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:942 113 120 1068 1076 -- 1077 872
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:943 113 120 1077 1086 -- 1087 873
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:944 40 50 1087 1087 -- 1088 876
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope function set_queue _set_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:948 123 130 1027 1035 -- 1036 850
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:949 113 120 1016 1025 -- 1036,1026 848
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function set_queue _set_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:950 123 130 1039 1048 -- 1049 856
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:951 113 120 1051 1060 -- 1061 861
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function wait_sig_mask _wait_sig_mask "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:952 53 59 1088 1090 -- 1091 880
.%var sigmask 104 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function send_desc_check_cached _send_desc_check_cached "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:953 896 914 713 907 -- 912,923,933,750,908 111
.%var queue 0 R 905
.%liverange 0 B1 713:721 725:726 729:730 734:735 738:739 746:907
.%var ret 19 R
.%liverange 0 -- 
.%scope function select_queue _select_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:954 64 110 716 746 -- 748,738,747 905
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%var bmsk_cp 304 R 905
.%liverange 0 A1 740:744
.%var queue_cp 304 R 905
.%liverange 0 A0 741:746
.%scope end
.%scope function _start_send __start_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:955 754 882 762 907 -- 750,908 912
.%var queue 46 R
.%liverange 0 -- 
.%var dma_done 0 R 912
.%liverange 0 $R0 763:829
.%var atomic_addr 0 R 912
.%liverange 0 A1 762:763
.%var atomic_sig 19 R 912
.%liverange 0 G1 763:763
.%var dma_sig 19 R 912
.%liverange 0 G1 768:780 825:906
.%var dma_sig_msk 19 R 912
.%liverange 0 A0 764:780 828:906
.%var rx_s 0 R 912
.%liverange 0 A1 778:882
.%var descr 28 R 912
.%liverange 0 $W0 768:780 803:906
.%liverange 4 $W1 768:780 823:906
.%liverange 8 $W2 768:780 799:906
.%liverange 12 $W3 768:780 824:906
.%scope block 778 843
.%var rx_s_max 0 R 912
.%liverange 0 A0 781:783
.%var dma_batch_correction 19 R 912
.%liverange 0 A3 783:789
.%var dma_batch 0 R 912
.%liverange 0 B2 788:817
.%var pcie_addr_off 0 R 912
.%liverange 0 B5 790:799
.%var dma_length 0 R
.%liverange 0 -- 
.%var pending_slot 0 R 912
.%liverange 0 A3 816:818
.%var send_msg 25 R 912
.%liverange 0 --
.%scope function cache_desc_compute_fl_addr _cache_desc_compute_fl_addr "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:959 687 697 800 803 -- 804 819
.%var queue 46 R
.%liverange 0 -- 
.%var seq 0 R
.%liverange 0 -- 
.%var ret 0 R 912
.%liverange 0 A0 800:803
.%scope end
.%scope function dma_seqn_set_event _dma_seqn_set_event "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/dma_seqn.c" fiid:960 118 131 808 822 -- 823 822
.%var cmd 342 R
.%liverange 0 -- 
.%var type 304 R
.%liverange 0 -- 
.%var ext_type 304 R
.%liverange 0 -- 
.%var source 304 R 912
.%liverange 0 A0 808:808
.%var dma_mode 304 R 912
.%liverange 0 B4 808:811
.%var cmd_ptr 343 R
.%liverange 0 -- 
.%scope end
.%scope function __pcie_dma_enq ___pcie_dma_enq "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:961 274 290 825 825 -- 826 840
.%var pcie_isl 94 R
.%liverange 0 -- 
.%var cmd 171 R
.%liverange 0 -- 
.%var queue 94 R 912
.%liverange 0 B2 825:825
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var addr_hi 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:956 113 120 884 892 -- 893 872
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:957 113 120 893 902 -- 903 873
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:958 40 50 903 903 -- 904 876
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope function set_queue _set_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:962 123 130 843 851 -- 852 850
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:963 113 120 832 841 -- 852,842 848
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function set_queue _set_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:964 123 130 855 864 -- 865 856
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function clear_queue _clear_queue "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/qc.c" fiid:965 113 120 867 876 -- 877 861
.%var queue 341 R
.%liverange 0 -- 
.%var bmsk 349 R
.%liverange 0 -- 
.%scope end
.%scope function wait_sig_mask _wait_sig_mask "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:966 53 59 904 906 -- 907 880
.%var sigmask 104 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function send_desc_complete_send _send_desc_complete_send "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:967 957 994 677 712 -- 713 109
.%var send_msg 25 R 109
.%liverange 0 B1 693:707
.%var pending_slot 0 R
.%liverange 0 -- 
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:968 40 50 712 712 -- 713 992
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope function dma_seqn_advance _dma_seqn_advance "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\utils\_c/dma_seqn.c" fiid:969 94 101 678 681 -- 682 963
.%var xfer 331 R
.%liverange 0 -- 
.%var compl 341 R
.%liverange 0 -- 
.%var seqn_inc 304 R 109
.%liverange 0 A0 678:681
.%scope end
.%scope function event_cls_autopush_filter_reset _event_cls_autopush_filter_reset "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:970 145 151 682 683 -- 684 966
.%var fnum 186 R
.%liverange 0 -- 
.%var type 186 R
.%liverange 0 -- 
.%var autopush 186 R
.%liverange 0 -- 
.%var sig 195 R 109
.%liverange 0 G1 682:682
.%scope function __event_cls_autopush_filter_reset ___event_cls_autopush_filter_reset "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\std\_c/event.c" fiid:971 128 142 682 683 -- 684 150
.%var fnum 186 R
.%liverange 0 -- 
.%var type 186 R
.%liverange 0 -- 
.%var autopush 186 R
.%liverange 0 -- 
.%var sync 201 R
.%liverange 0 -- 
.%var sig 202 R
.%liverange 0 -- 
.%var apfaddr 196 R
.%liverange 0 -- 
.%var apfval 186 R 109
.%liverange 0 $W0 682:683
.%scope function __cls_write ___cls_write "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:972 175 179 682 682 -- 683 141
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R
.%liverange 0 -- 
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope function __cls_write_be ___cls_write_be "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/cls.c" fiid:973 104 110 682 682 -- 683 178
.%var data 108 R
.%liverange 0 -- 
.%var addr 101 R 109
.%liverange 0 A0 682:682
.%var size 94 R
.%liverange 0 -- 
.%var max_size 94 R
.%liverange 0 -- 
.%var sync 102 R
.%liverange 0 -- 
.%var sig 103 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 105 R
.%liverange 0 -- 
.%var count 94 R
.%liverange 0 -- 
.%var max_count 94 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function _add_imm __add_imm "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/pci_out/cache_desc.c" fiid:974 174 186 692 706 -- 707 985
.%var base 0 R
.%liverange 0 -- 
.%var queue 0 R 109
.%liverange 0 A1 704:706
.%var val 0 R 109
.%liverange 0 --
.%var counter 0 R
.%liverange 0 -- 
.%var ind 0 R 109
.%liverange 0 B2 692:705
.%scope end
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:975 40 50 1262 1263 -- 1264 123
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope function mem_bitset_imm _mem_bitset_imm "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/mem_atomic.c" fiid:976 239 244 16 27 -- 36,28 54
.%var val 94 R
.%liverange 0 -- 
.%var addr 123 R
.%liverange 0 -- 
.%scope block 243 243
.%var ind 105 R 54
.%liverange 0 A0 23:25
.%var addr_hi 94 R 54
.%liverange 0 --
.%var addr_lo 94 R 54
.%liverange 0 --
.%scope end
.%scope end
.%scope function nfd_cfg_init_cfg_msg _nfd_cfg_init_cfg_msg "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:977 37 42 12 12 -- 13 47
.%var cfg_sig 392 R
.%liverange 0 -- 
.%var cfg_msg 394 R
.%liverange 0 -- 
.%scope end
.%scope function nfd_cfg_check_pcie_link _nfd_cfg_check_pcie_link "C:\NFP_SDK_6.0.3\p4\components\ng_nfd\me\blocks\vnic/shared/nfd_cfg_internal.c" fiid:978 1162 1194 1 10 -- 11 45
.%var pcie_sts_raw 0 R 45
.%liverange 0 $R0 3:9
.%var pcie_sts 0 R
.%liverange 0 -- 
.%var pcie_sts_addr 0 R 45
.%liverange 0 A0 1:3
.%var pcie_sts_sig 19 R 45
.%liverange 0 G1 3:4
.%scope function local_csr_write _local_csr_write "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:979 4430 4437 8 8 -- 9 1188
.%var lcsr 433 R
.%liverange 0 -- 
.%var data 422 R 45
.%liverange 0 A0 8:8
.%scope end
.%scope function local_csr_write _local_csr_write "C:\NFP_SDK_6.0.3\components\standardlibrary\microc\src\rtl.c" fiid:980 4430 4437 9 9 -- 10 1189
.%var lcsr 433 R
.%liverange 0 -- 
.%var data 422 R 45
.%liverange 0 --
.%scope end
.%scope function halt _halt "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:981 123 126 10 10 -- 11 1192
.%scope end
.%scope end
.%scope function ctx_wait _ctx_wait "C:\NFP_SDK_6.0.3\p4\components\flowenv\me\lib\nfp\_c/me.c" fiid:982 40 50 35 35 -- 36 64
.%var sig 121 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%var libpktdma_sem_max_credits 271 R
.%liverange 0 -- 
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "C:\NFP_SDK_6.0.3\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope end
+ucode_end
