Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/japem/Documents/repos/VHDL/PLC/ALUTestBench_isim_beh.exe -prj C:/Users/japem/Documents/repos/VHDL/PLC/ALUTestBench_beh.prj work.ALUTestBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/OutputSelect.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/Interpreter.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/InputSelect.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/Adder.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/ALU.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/PLC/ALUTestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Interpreter [interpreter_default]
Compiling architecture behavioral of entity InputSelect [inputselect_default]
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity OutputSelect [outputselect_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity alutestbench
Time Resolution for simulation is 1ps.
Compiled 15 VHDL Units
Built simulation executable C:/Users/japem/Documents/repos/VHDL/PLC/ALUTestBench_isim_beh.exe
Fuse Memory Usage: 34248 KB
Fuse CPU Usage: 1905 ms
