<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1549" height="962" x="193" y="34" />
 <systemtable filter="All Interfaces" />
 <library expandedCategories="Existing IP Variants,Project,Library" />
 <generation
   path=""
   simulation="VERILOG"
   modelsim="1"
   block_symbol_file="0"
   documentation="0"
   clear_previous="1"
   use_parallel_ip_generation="0"
   synthesis="VERILOG" />
</preferences>
