0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.sim/sim_1/synth/func/xsim/top_sim_func_synth.v,1646820418,verilog,,C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v,,Layer_1;Layer_2;Layer_3;Layer_4;ReLU;ReLU_0;ReLU_1;ReLU_10;ReLU_11;ReLU_12;ReLU_13;ReLU_14;ReLU_15;ReLU_16;ReLU_17;ReLU_18;ReLU_19;ReLU_2;ReLU_20;ReLU_21;ReLU_22;ReLU_23;ReLU_24;ReLU_25;ReLU_26;ReLU_27;ReLU_28;ReLU_29;ReLU_3;ReLU_30;ReLU_31;ReLU_32;ReLU_33;ReLU_34;ReLU_35;ReLU_36;ReLU_37;ReLU_38;ReLU_39;ReLU_4;ReLU_40;ReLU_41;ReLU_42;ReLU_43;ReLU_44;ReLU_45;ReLU_46;ReLU_47;ReLU_48;ReLU_49;ReLU_5;ReLU_50;ReLU_51;ReLU_52;ReLU_53;ReLU_54;ReLU_55;ReLU_56;ReLU_57;ReLU_58;ReLU_59;ReLU_6;ReLU_60;ReLU_61;ReLU_62;ReLU_63;ReLU_64;ReLU_65;ReLU_66;ReLU_67;ReLU_68;ReLU_69;ReLU_7;ReLU_70;ReLU_71;ReLU_72;ReLU_73;ReLU_74;ReLU_75;ReLU_76;ReLU_77;ReLU_78;ReLU_8;ReLU_9;Weight_Memory__parameterized69;Weight_Memory__parameterized70;Weight_Memory__parameterized71;Weight_Memory__parameterized72;Weight_Memory__parameterized73;Weight_Memory__parameterized74;Weight_Memory__parameterized75;Weight_Memory__parameterized76;Weight_Memory__parameterized77;Weight_Memory__parameterized78;axi_lite_wrapper;glbl;maxFinder;neuron;neuron__parameterized0;neuron__parameterized1;neuron__parameterized10;neuron__parameterized11;neuron__parameterized12;neuron__parameterized13;neuron__parameterized14;neuron__parameterized15;neuron__parameterized16;neuron__parameterized17;neuron__parameterized18;neuron__parameterized19;neuron__parameterized2;neuron__parameterized20;neuron__parameterized21;neuron__parameterized22;neuron__parameterized23;neuron__parameterized24;neuron__parameterized25;neuron__parameterized26;neuron__parameterized27;neuron__parameterized28;neuron__parameterized29;neuron__parameterized3;neuron__parameterized30;neuron__parameterized31;neuron__parameterized32;neuron__parameterized33;neuron__parameterized34;neuron__parameterized35;neuron__parameterized36;neuron__parameterized37;neuron__parameterized38;neuron__parameterized39;neuron__parameterized4;neuron__parameterized40;neuron__parameterized41;neuron__parameterized42;neuron__parameterized43;neuron__parameterized44;neuron__parameterized45;neuron__parameterized46;neuron__parameterized47;neuron__parameterized48;neuron__parameterized49;neuron__parameterized5;neuron__parameterized50;neuron__parameterized51;neuron__parameterized52;neuron__parameterized53;neuron__parameterized54;neuron__parameterized55;neuron__parameterized56;neuron__parameterized57;neuron__parameterized58;neuron__parameterized59;neuron__parameterized6;neuron__parameterized60;neuron__parameterized61;neuron__parameterized62;neuron__parameterized63;neuron__parameterized64;neuron__parameterized65;neuron__parameterized66;neuron__parameterized67;neuron__parameterized68;neuron__parameterized69;neuron__parameterized7;neuron__parameterized70;neuron__parameterized71;neuron__parameterized72;neuron__parameterized73;neuron__parameterized74;neuron__parameterized75;neuron__parameterized76;neuron__parameterized77;neuron__parameterized78;neuron__parameterized8;neuron__parameterized9;zyNet,,,,,,,,
C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/include.v,1646818287,verilog,,,,,,,,,,,,
C:/Users/user/Documents/GitHub/Tut-5/src/fpga/tb/top_sim.v,1646818287,verilog,,,C:/Users/user/Documents/GitHub/Tut-5/src/fpga/rtl/include.v,top_sim,,,,,,,,
