

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_14_1'
================================================================
* Date:           Sun May 19 04:59:27 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.347 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       28|       28|  93.324 ns|  93.324 ns|    3|    3|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %i"   --->   Operation 30 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = trunc i14 %i_read"   --->   Operation 31 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [29/29] (1.21ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 32 'call' 'call_ln16' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 33 [28/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 33 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 34 [27/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 34 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 35 [26/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 35 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 36 [25/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 36 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 37 [24/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 37 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 38 [23/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 38 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 39 [22/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 39 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 40 [21/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 40 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 41 [20/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 41 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 42 [19/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 42 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 43 [18/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 43 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 44 [17/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 44 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 45 [16/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 45 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 46 [15/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 46 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 47 [14/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 47 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 48 [13/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 48 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 49 [12/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 49 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 50 [11/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 50 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 51 [10/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 51 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 52 [9/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 52 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 53 [8/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 53 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 54 [7/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 54 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 55 [6/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 55 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 56 [5/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 56 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 57 [4/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 57 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 58 [3/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 58 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 59 [2/29] (2.34ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 59 'call' 'call_ln16' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 60 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln15 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:15]   --->   Operation 60 'specdataflowpipeline' 'specdataflowpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 61 [1/29] (0.00ns)   --->   "%call_ln16 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 61 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 62 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read operation ('i_read') on port 'i' [10]  (0 ns)
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (1.22 ns)

 <State 2>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 3>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 4>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 5>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 6>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 7>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 8>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 9>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 10>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 11>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 12>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 13>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 14>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 15>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 16>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 17>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 18>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 19>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 20>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 21>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 22>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 23>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 24>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 25>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 26>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 27>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 28>: 2.35ns
The critical path consists of the following:
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'myproject' [13]  (2.35 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
