Model {
  Name			  "sampleModel586"
  System {
    Name		    "sampleModel586"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "10"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      DiscreteFilter
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "10"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Difference"
      SourceType	      "Difference"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      OutputDataTypeScalingMode	"Inherit via back propagation"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^-10"
      LockScale		      off
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Difference"
      SourceType	      "Difference"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      OutputDataTypeScalingMode	"Inherit via back propagation"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^-10"
      LockScale		      off
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Sum
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [2, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      IconShape		      "rectangular"
      Inputs		      "+-"
    }
    Block {
      BlockType		      Product
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Inputs		      "*"
    }
    Block {
      BlockType		      Math
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [2, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      Operator		      "pow"
      SignedPower	      on
    }
    Block {
      BlockType		      Display
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      Decimation	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk8"
      SID		      "8"
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      Value		      "[-35767775.011757]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk9"
      SID		      "9"
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      Value		      "[406396999.518585]"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -35; -560, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, 35; -240, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [70, 0; 0, -45; 650, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [85, 0; 0, 35; 155, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, 35; -560, 0]
      Branch {
	ZOrder			6
	Points			[-320, 0]
	DstBlock		"cfblk4"
	DstPort			2
      }
      Branch {
	ZOrder			10
	DstBlock		"cfblk6"
	DstPort			2
      }
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, -35; -1040, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 645, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 805, 0]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 45; -1520, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
