read_verilog ../top_fsm.v
prep -flatten -top top
splitnets -ports;;
design -stash gold
read_verilog ../synth_top_fsm.v
read_verilog ../logic_fsm.v
prep -flatten -top top
splitnets -ports;;
design -stash gate
design -copy-from gold -as gold top
design -copy-from gate -as gate top
equiv_make gold gate equiv
equiv_simple -short
