{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 16:30:50 2018 " "Info: Processing started: Fri May 04 16:30:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DEC -c DEC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DEC -c DEC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[0\]\$latch " "Warning: Node \"Y\[0\]\$latch\" is a latch" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[1\]\$latch " "Warning: Node \"Y\[1\]\$latch\" is a latch" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[2\]\$latch " "Warning: Node \"Y\[2\]\$latch\" is a latch" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[3\]\$latch " "Warning: Node \"Y\[3\]\$latch\" is a latch" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[4\]\$latch " "Warning: Node \"Y\[4\]\$latch\" is a latch" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[5\]\$latch " "Warning: Node \"Y\[5\]\$latch\" is a latch" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[6\]\$latch " "Warning: Node \"Y\[6\]\$latch\" is a latch" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[7\]\$latch " "Warning: Node \"Y\[7\]\$latch\" is a latch" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "X\[2\] " "Info: Assuming node \"X\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "X\[0\] " "Info: Assuming node \"X\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "X\[1\] " "Info: Assuming node \"X\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "E " "Info: Assuming node \"E\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux15~3 " "Info: Detected gated clock \"Mux15~3\" as buffer" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Mux13~3 " "Info: Detected gated clock \"Mux13~3\" as buffer" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux13~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Mux11~3 " "Info: Detected gated clock \"Mux11~3\" as buffer" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux11~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Mux9~3 " "Info: Detected gated clock \"Mux9~3\" as buffer" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux9~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Mux7~3 " "Info: Detected gated clock \"Mux7~3\" as buffer" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Mux5~3 " "Info: Detected gated clock \"Mux5~3\" as buffer" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Mux3~3 " "Info: Detected gated clock \"Mux3~3\" as buffer" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Mux1~3 " "Info: Detected gated clock \"Mux1~3\" as buffer" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Y\[5\]\$latch E E 4.337 ns register " "Info: tsu for register \"Y\[5\]\$latch\" (data pin = \"E\", clock pin = \"E\") is 4.337 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.986 ns + Longest pin register " "Info: + Longest pin to register delay is 5.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns E 1 CLK PIN_E15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E15; Fanout = 16; CLK Node = 'E'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.891 ns) + CELL(0.275 ns) 5.986 ns Y\[5\]\$latch 2 REG LCCOMB_X57_Y35_N10 1 " "Info: 2: + IC(4.891 ns) + CELL(0.275 ns) = 5.986 ns; Loc. = LCCOMB_X57_Y35_N10; Fanout = 1; REG Node = 'Y\[5\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { E Y[5]$latch } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 18.29 % ) " "Info: Total cell delay = 1.095 ns ( 18.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.891 ns ( 81.71 % ) " "Info: Total interconnect delay = 4.891 ns ( 81.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.986 ns" { E Y[5]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.986 ns" { E {} E~combout {} Y[5]$latch {} } { 0.000ns 0.000ns 4.891ns } { 0.000ns 0.820ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.861 ns + " "Info: + Micro setup delay of destination is 0.861 ns" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "E destination 2.510 ns - Shortest register " "Info: - Shortest clock path from clock \"E\" to destination register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns E 1 CLK PIN_E15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E15; Fanout = 16; CLK Node = 'E'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.275 ns) 2.112 ns Mux11~3 2 COMB LCCOMB_X57_Y35_N26 1 " "Info: 2: + IC(1.017 ns) + CELL(0.275 ns) = 2.112 ns; Loc. = LCCOMB_X57_Y35_N26; Fanout = 1; COMB Node = 'Mux11~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { E Mux11~3 } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.510 ns Y\[5\]\$latch 3 REG LCCOMB_X57_Y35_N10 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.510 ns; Loc. = LCCOMB_X57_Y35_N10; Fanout = 1; REG Node = 'Y\[5\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Mux11~3 Y[5]$latch } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.245 ns ( 49.60 % ) " "Info: Total cell delay = 1.245 ns ( 49.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.265 ns ( 50.40 % ) " "Info: Total interconnect delay = 1.265 ns ( 50.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { E Mux11~3 Y[5]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { E {} E~combout {} Mux11~3 {} Y[5]$latch {} } { 0.000ns 0.000ns 1.017ns 0.248ns } { 0.000ns 0.820ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.986 ns" { E Y[5]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.986 ns" { E {} E~combout {} Y[5]$latch {} } { 0.000ns 0.000ns 4.891ns } { 0.000ns 0.820ns 0.275ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { E Mux11~3 Y[5]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { E {} E~combout {} Mux11~3 {} Y[5]$latch {} } { 0.000ns 0.000ns 1.017ns 0.248ns } { 0.000ns 0.820ns 0.275ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "X\[1\] Y\[0\] Y\[0\]\$latch 9.453 ns register " "Info: tco from clock \"X\[1\]\" to destination pin \"Y\[0\]\" through register \"Y\[0\]\$latch\" is 9.453 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X\[1\] source 3.505 ns + Longest register " "Info: + Longest clock path from clock \"X\[1\]\" to source register is 3.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns X\[1\] 1 CLK PIN_E22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_E22; Fanout = 8; CLK Node = 'X\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.420 ns) 2.977 ns Mux1~3 2 COMB LCCOMB_X57_Y35_N8 1 " "Info: 2: + IC(1.705 ns) + CELL(0.420 ns) = 2.977 ns; Loc. = LCCOMB_X57_Y35_N8; Fanout = 1; COMB Node = 'Mux1~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { X[1] Mux1~3 } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 3.505 ns Y\[0\]\$latch 3 REG LCCOMB_X57_Y35_N24 1 " "Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 3.505 ns; Loc. = LCCOMB_X57_Y35_N24; Fanout = 1; REG Node = 'Y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Mux1~3 Y[0]$latch } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.02 % ) " "Info: Total cell delay = 1.543 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.962 ns ( 55.98 % ) " "Info: Total interconnect delay = 1.962 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.505 ns" { X[1] Mux1~3 Y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.505 ns" { X[1] {} X[1]~combout {} Mux1~3 {} Y[0]$latch {} } { 0.000ns 0.000ns 1.705ns 0.257ns } { 0.000ns 0.852ns 0.420ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.948 ns + Longest register pin " "Info: + Longest register to pin delay is 5.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y\[0\]\$latch 1 REG LCCOMB_X57_Y35_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X57_Y35_N24; Fanout = 1; REG Node = 'Y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0]$latch } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.160 ns) + CELL(2.788 ns) 5.948 ns Y\[0\] 2 PIN PIN_AA18 0 " "Info: 2: + IC(3.160 ns) + CELL(2.788 ns) = 5.948 ns; Loc. = PIN_AA18; Fanout = 0; PIN Node = 'Y\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.948 ns" { Y[0]$latch Y[0] } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 46.87 % ) " "Info: Total cell delay = 2.788 ns ( 46.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.160 ns ( 53.13 % ) " "Info: Total interconnect delay = 3.160 ns ( 53.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.948 ns" { Y[0]$latch Y[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.948 ns" { Y[0]$latch {} Y[0] {} } { 0.000ns 3.160ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.505 ns" { X[1] Mux1~3 Y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.505 ns" { X[1] {} X[1]~combout {} Mux1~3 {} Y[0]$latch {} } { 0.000ns 0.000ns 1.705ns 0.257ns } { 0.000ns 0.852ns 0.420ns 0.271ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.948 ns" { Y[0]$latch Y[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.948 ns" { Y[0]$latch {} Y[0] {} } { 0.000ns 3.160ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Y\[3\]\$latch E X\[1\] -2.606 ns register " "Info: th for register \"Y\[3\]\$latch\" (data pin = \"E\", clock pin = \"X\[1\]\") is -2.606 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X\[1\] destination 3.377 ns + Longest register " "Info: + Longest clock path from clock \"X\[1\]\" to destination register is 3.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns X\[1\] 1 CLK PIN_E22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_E22; Fanout = 8; CLK Node = 'X\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.420 ns) 2.980 ns Mux7~3 2 COMB LCCOMB_X57_Y35_N30 1 " "Info: 2: + IC(1.708 ns) + CELL(0.420 ns) = 2.980 ns; Loc. = LCCOMB_X57_Y35_N30; Fanout = 1; COMB Node = 'Mux7~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { X[1] Mux7~3 } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.377 ns Y\[3\]\$latch 3 REG LCCOMB_X57_Y35_N6 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.377 ns; Loc. = LCCOMB_X57_Y35_N6; Fanout = 1; REG Node = 'Y\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Mux7~3 Y[3]$latch } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 42.11 % ) " "Info: Total cell delay = 1.422 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 57.89 % ) " "Info: Total interconnect delay = 1.955 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { X[1] Mux7~3 Y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.377 ns" { X[1] {} X[1]~combout {} Mux7~3 {} Y[3]$latch {} } { 0.000ns 0.000ns 1.708ns 0.247ns } { 0.000ns 0.852ns 0.420ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.983 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns E 1 CLK PIN_E15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E15; Fanout = 16; CLK Node = 'E'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.888 ns) + CELL(0.275 ns) 5.983 ns Y\[3\]\$latch 2 REG LCCOMB_X57_Y35_N6 1 " "Info: 2: + IC(4.888 ns) + CELL(0.275 ns) = 5.983 ns; Loc. = LCCOMB_X57_Y35_N6; Fanout = 1; REG Node = 'Y\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.163 ns" { E Y[3]$latch } "NODE_NAME" } } { "DEC.vhd" "" { Text "C:/altera/81/quartus/L04/LAB8/DEC/DEC.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 18.30 % ) " "Info: Total cell delay = 1.095 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns ( 81.70 % ) " "Info: Total interconnect delay = 4.888 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { E Y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { E {} E~combout {} Y[3]$latch {} } { 0.000ns 0.000ns 4.888ns } { 0.000ns 0.820ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { X[1] Mux7~3 Y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.377 ns" { X[1] {} X[1]~combout {} Mux7~3 {} Y[3]$latch {} } { 0.000ns 0.000ns 1.708ns 0.247ns } { 0.000ns 0.852ns 0.420ns 0.150ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { E Y[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { E {} E~combout {} Y[3]$latch {} } { 0.000ns 0.000ns 4.888ns } { 0.000ns 0.820ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 16:30:51 2018 " "Info: Processing ended: Fri May 04 16:30:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
