#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x1269055c0 .scope module, "SRFF_test" "SRFF_test" 2 5;
 .timescale 0 0;
RS_0x1280408b0 .resolv tri, L_0x126a0fd10, L_0x126a0fdc0, L_0x126a0feb0;
v0x12694a490_0 .net8 "Q", 0 0, RS_0x1280408b0;  3 drivers, strength-aware
RS_0x128040be0 .resolv tri, L_0x126a10da0, L_0x126a10e50, L_0x126a10f40;
v0x12694a620_0 .net8 "Q_bar", 0 0, RS_0x128040be0;  3 drivers, strength-aware
v0x12694a7b0_0 .var "R", 0 0;
v0x12694a840_0 .var "S", 0 0;
v0x12694a8d0_0 .var "clock", 0 0;
E_0x126906000 .event anyedge, v0x126945270_0, v0x126946290_0, v0x126942770_0, v0x126943ae0_0;
S_0x1269059b0 .scope module, "uut" "SRFF" 2 13, 3 6 0, S_0x1269055c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Q_bar";
v0x126949f70_0 .net8 "Q", 0 0, RS_0x1280408b0;  alias, 3 drivers, strength-aware
v0x12694a000_0 .net8 "Q_bar", 0 0, RS_0x128040be0;  alias, 3 drivers, strength-aware
v0x12694a090_0 .net "R", 0 0, v0x12694a7b0_0;  1 drivers
RS_0x128040670 .resolv tri, L_0x126a0eb80, L_0x126a0ed30, L_0x126a0eee0;
v0x12694a160_0 .net8 "Rout", 0 0, RS_0x128040670;  3 drivers, strength-aware
v0x12694a1f0_0 .net "S", 0 0, v0x12694a840_0;  1 drivers
RS_0x1280402b0 .resolv tri, L_0x126a0e0e0, L_0x126a0e290, L_0x126a0e440;
v0x12694a2c0_0 .net8 "Sout", 0 0, RS_0x1280402b0;  3 drivers, strength-aware
v0x12694a350_0 .net "clock", 0 0, v0x12694a8d0_0;  1 drivers
S_0x126905b20 .scope module, "and1" "And" 3 9, 4 6 0, S_0x1269059b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1269431a0_0 .net "a", 0 0, v0x12694a840_0;  alias, 1 drivers
v0x126943240_0 .net "b", 0 0, v0x12694a8d0_0;  alias, 1 drivers
RS_0x128040130 .resolv tri, L_0x126a0dc60, L_0x126a0de10, L_0x126a0df00;
v0x1269432f0_0 .net8 "nand_out", 0 0, RS_0x128040130;  3 drivers, strength-aware
v0x1269433a0_0 .net8 "out", 0 0, RS_0x1280402b0;  alias, 3 drivers, strength-aware
S_0x126932400 .scope module, "nand1" "Nand" 4 8, 5 4 0, S_0x126905b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0db50 .functor NMOS 1, L_0x118008010, v0x12694a8d0_0, C4<0>, C4<0>;
L_0x126a0dc60 .functor NMOS 1, L_0x126a0db50, v0x12694a840_0, C4<0>, C4<0>;
L_0x118008058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0de10 .functor PMOS 1, L_0x118008058, v0x12694a840_0, C4<0>, C4<0>;
L_0x1180080a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0df00 .functor PMOS 1, L_0x1180080a0, v0x12694a8d0_0, C4<0>, C4<0>;
v0x126932610_0 .net/2s *"_ivl_0", 0 0, L_0x118008010;  1 drivers
v0x126942600_0 .net/2s *"_ivl_2", 0 0, L_0x118008058;  1 drivers
v0x1269426b0_0 .net/2s *"_ivl_4", 0 0, L_0x1180080a0;  1 drivers
v0x126942770_0 .net "a", 0 0, v0x12694a840_0;  alias, 1 drivers
v0x126942810_0 .net "b", 0 0, v0x12694a8d0_0;  alias, 1 drivers
v0x1269428f0_0 .net8 "o1", 0 0, L_0x126a0db50;  1 drivers, strength-aware
v0x126942990_0 .net8 "out", 0 0, RS_0x128040130;  alias, 3 drivers, strength-aware
S_0x126942a60 .scope module, "nand2" "Nand" 4 9, 5 4 0, S_0x126905b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1180080e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0dfd0 .functor NMOS 1, L_0x1180080e8, RS_0x128040130, C4<0>, C4<0>;
L_0x126a0e0e0 .functor NMOS 1, L_0x126a0dfd0, RS_0x128040130, C4<0>, C4<0>;
L_0x118008130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0e290 .functor PMOS 1, L_0x118008130, RS_0x128040130, C4<0>, C4<0>;
L_0x118008178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0e440 .functor PMOS 1, L_0x118008178, RS_0x128040130, C4<0>, C4<0>;
v0x126942c80_0 .net/2s *"_ivl_0", 0 0, L_0x1180080e8;  1 drivers
v0x126942d30_0 .net/2s *"_ivl_2", 0 0, L_0x118008130;  1 drivers
v0x126942de0_0 .net/2s *"_ivl_4", 0 0, L_0x118008178;  1 drivers
v0x126942ea0_0 .net8 "a", 0 0, RS_0x128040130;  alias, 3 drivers, strength-aware
v0x126942f50_0 .net8 "b", 0 0, RS_0x128040130;  alias, 3 drivers, strength-aware
v0x126943060_0 .net8 "o1", 0 0, L_0x126a0dfd0;  1 drivers, strength-aware
v0x1269430f0_0 .net8 "out", 0 0, RS_0x1280402b0;  alias, 3 drivers, strength-aware
S_0x126943470 .scope module, "and2" "And" 3 10, 4 6 0, S_0x1269059b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x126944520_0 .net "a", 0 0, v0x12694a7b0_0;  alias, 1 drivers
v0x1269445c0_0 .net "b", 0 0, v0x12694a8d0_0;  alias, 1 drivers
RS_0x1280404f0 .resolv tri, L_0x126a0e6e0, L_0x126a0e890, L_0x126a0e980;
v0x126944650_0 .net8 "nand_out", 0 0, RS_0x1280404f0;  3 drivers, strength-aware
v0x126944700_0 .net8 "out", 0 0, RS_0x128040670;  alias, 3 drivers, strength-aware
S_0x126943680 .scope module, "nand1" "Nand" 4 8, 5 4 0, S_0x126943470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1180081c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0e4f0 .functor NMOS 1, L_0x1180081c0, v0x12694a8d0_0, C4<0>, C4<0>;
L_0x126a0e6e0 .functor NMOS 1, L_0x126a0e4f0, v0x12694a7b0_0, C4<0>, C4<0>;
L_0x118008208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0e890 .functor PMOS 1, L_0x118008208, v0x12694a7b0_0, C4<0>, C4<0>;
L_0x118008250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0e980 .functor PMOS 1, L_0x118008250, v0x12694a8d0_0, C4<0>, C4<0>;
v0x1269438b0_0 .net/2s *"_ivl_0", 0 0, L_0x1180081c0;  1 drivers
v0x126943970_0 .net/2s *"_ivl_2", 0 0, L_0x118008208;  1 drivers
v0x126943a20_0 .net/2s *"_ivl_4", 0 0, L_0x118008250;  1 drivers
v0x126943ae0_0 .net "a", 0 0, v0x12694a7b0_0;  alias, 1 drivers
v0x126943b80_0 .net "b", 0 0, v0x12694a8d0_0;  alias, 1 drivers
v0x126943c90_0 .net8 "o1", 0 0, L_0x126a0e4f0;  1 drivers, strength-aware
v0x126943d20_0 .net8 "out", 0 0, RS_0x1280404f0;  alias, 3 drivers, strength-aware
S_0x126943de0 .scope module, "nand2" "Nand" 4 9, 5 4 0, S_0x126943470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0ead0 .functor NMOS 1, L_0x118008298, RS_0x1280404f0, C4<0>, C4<0>;
L_0x126a0eb80 .functor NMOS 1, L_0x126a0ead0, RS_0x1280404f0, C4<0>, C4<0>;
L_0x1180082e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0ed30 .functor PMOS 1, L_0x1180082e0, RS_0x1280404f0, C4<0>, C4<0>;
L_0x118008328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0eee0 .functor PMOS 1, L_0x118008328, RS_0x1280404f0, C4<0>, C4<0>;
v0x126944000_0 .net/2s *"_ivl_0", 0 0, L_0x118008298;  1 drivers
v0x1269440b0_0 .net/2s *"_ivl_2", 0 0, L_0x1180082e0;  1 drivers
v0x126944160_0 .net/2s *"_ivl_4", 0 0, L_0x118008328;  1 drivers
v0x126944220_0 .net8 "a", 0 0, RS_0x1280404f0;  alias, 3 drivers, strength-aware
v0x1269442d0_0 .net8 "b", 0 0, RS_0x1280404f0;  alias, 3 drivers, strength-aware
v0x1269443e0_0 .net8 "o1", 0 0, L_0x126a0ead0;  1 drivers, strength-aware
v0x126944470_0 .net8 "out", 0 0, RS_0x128040670;  alias, 3 drivers, strength-aware
S_0x1269447d0 .scope module, "nor1" "Nor" 3 13, 4 23 0, S_0x1269059b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x126947150_0 .net8 "a", 0 0, RS_0x128040670;  alias, 3 drivers, strength-aware
v0x1269471e0_0 .net8 "b", 0 0, RS_0x128040be0;  alias, 3 drivers, strength-aware
RS_0x128040850 .resolv tri, L_0x126a0f8b0, L_0x126a0f960, L_0x126a0fa50;
v0x126947270_0 .net8 "or_out", 0 0, RS_0x128040850;  3 drivers, strength-aware
v0x126947300_0 .net8 "out", 0 0, RS_0x1280408b0;  alias, 3 drivers, strength-aware
S_0x126944a00 .scope module, "not1" "Not" 4 26, 4 19 0, S_0x1269447d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x126945360_0 .net8 "a", 0 0, RS_0x128040850;  alias, 3 drivers, strength-aware
v0x126945440_0 .net8 "out", 0 0, RS_0x1280408b0;  alias, 3 drivers, strength-aware
S_0x126944c00 .scope module, "nand1" "Nand" 4 20, 5 4 0, S_0x126944a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1180085f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0fc20 .functor NMOS 1, L_0x1180085f8, RS_0x128040850, C4<0>, C4<0>;
L_0x126a0fd10 .functor NMOS 1, L_0x126a0fc20, RS_0x128040850, C4<0>, C4<0>;
L_0x118008640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0fdc0 .functor PMOS 1, L_0x118008640, RS_0x128040850, C4<0>, C4<0>;
L_0x118008688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0feb0 .functor PMOS 1, L_0x118008688, RS_0x128040850, C4<0>, C4<0>;
v0x126944e40_0 .net/2s *"_ivl_0", 0 0, L_0x1180085f8;  1 drivers
v0x126944f00_0 .net/2s *"_ivl_2", 0 0, L_0x118008640;  1 drivers
v0x126944fb0_0 .net/2s *"_ivl_4", 0 0, L_0x118008688;  1 drivers
v0x126945070_0 .net8 "a", 0 0, RS_0x128040850;  alias, 3 drivers, strength-aware
v0x126945110_0 .net8 "b", 0 0, RS_0x128040850;  alias, 3 drivers, strength-aware
v0x1269451e0_0 .net8 "o1", 0 0, L_0x126a0fc20;  1 drivers, strength-aware
v0x126945270_0 .net8 "out", 0 0, RS_0x1280408b0;  alias, 3 drivers, strength-aware
S_0x1269454d0 .scope module, "or1" "Or" 4 25, 4 12 0, S_0x1269447d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x126946cb0_0 .net8 "a", 0 0, RS_0x128040670;  alias, 3 drivers, strength-aware
v0x126946dd0_0 .net8 "b", 0 0, RS_0x128040be0;  alias, 3 drivers, strength-aware
RS_0x128040a90 .resolv tri, L_0x126a0f060, L_0x126a0f110, L_0x126a0f280;
v0x126946e60_0 .net8 "nand_out1", 0 0, RS_0x128040a90;  3 drivers, strength-aware
RS_0x128040c40 .resolv tri, L_0x126a0f440, L_0x126a0f4f0, L_0x126a0f760;
v0x126946f30_0 .net8 "nand_out2", 0 0, RS_0x128040c40;  3 drivers, strength-aware
v0x126947000_0 .net8 "out", 0 0, RS_0x128040850;  alias, 3 drivers, strength-aware
S_0x126945700 .scope module, "nand1" "Nand" 4 14, 5 4 0, S_0x1269454d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0ef90 .functor NMOS 1, L_0x118008370, RS_0x128040670, C4<0>, C4<0>;
L_0x126a0f060 .functor NMOS 1, L_0x126a0ef90, RS_0x128040670, C4<0>, C4<0>;
L_0x1180083b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0f110 .functor PMOS 1, L_0x1180083b8, RS_0x128040670, C4<0>, C4<0>;
L_0x118008400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0f280 .functor PMOS 1, L_0x118008400, RS_0x128040670, C4<0>, C4<0>;
v0x126945930_0 .net/2s *"_ivl_0", 0 0, L_0x118008370;  1 drivers
v0x1269459f0_0 .net/2s *"_ivl_2", 0 0, L_0x1180083b8;  1 drivers
v0x126945aa0_0 .net/2s *"_ivl_4", 0 0, L_0x118008400;  1 drivers
v0x126945b60_0 .net8 "a", 0 0, RS_0x128040670;  alias, 3 drivers, strength-aware
v0x126945c30_0 .net8 "b", 0 0, RS_0x128040670;  alias, 3 drivers, strength-aware
v0x126945d00_0 .net8 "o1", 0 0, L_0x126a0ef90;  1 drivers, strength-aware
v0x126945d90_0 .net8 "out", 0 0, RS_0x128040a90;  alias, 3 drivers, strength-aware
S_0x126945e50 .scope module, "nand2" "Nand" 4 15, 5 4 0, S_0x1269454d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0f350 .functor NMOS 1, L_0x118008448, RS_0x128040be0, C4<0>, C4<0>;
L_0x126a0f440 .functor NMOS 1, L_0x126a0f350, RS_0x128040be0, C4<0>, C4<0>;
L_0x118008490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0f4f0 .functor PMOS 1, L_0x118008490, RS_0x128040be0, C4<0>, C4<0>;
L_0x1180084d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0f760 .functor PMOS 1, L_0x1180084d8, RS_0x128040be0, C4<0>, C4<0>;
v0x126946070_0 .net/2s *"_ivl_0", 0 0, L_0x118008448;  1 drivers
v0x126946120_0 .net/2s *"_ivl_2", 0 0, L_0x118008490;  1 drivers
v0x1269461d0_0 .net/2s *"_ivl_4", 0 0, L_0x1180084d8;  1 drivers
v0x126946290_0 .net8 "a", 0 0, RS_0x128040be0;  alias, 3 drivers, strength-aware
v0x126946330_0 .net8 "b", 0 0, RS_0x128040be0;  alias, 3 drivers, strength-aware
v0x126946400_0 .net8 "o1", 0 0, L_0x126a0f350;  1 drivers, strength-aware
v0x126946490_0 .net8 "out", 0 0, RS_0x128040c40;  alias, 3 drivers, strength-aware
S_0x126946580 .scope module, "nand3" "Nand" 4 16, 5 4 0, S_0x1269454d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0ea50 .functor NMOS 1, L_0x118008520, RS_0x128040c40, C4<0>, C4<0>;
L_0x126a0f8b0 .functor NMOS 1, L_0x126a0ea50, RS_0x128040a90, C4<0>, C4<0>;
L_0x118008568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0f960 .functor PMOS 1, L_0x118008568, RS_0x128040a90, C4<0>, C4<0>;
L_0x1180085b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a0fa50 .functor PMOS 1, L_0x1180085b0, RS_0x128040c40, C4<0>, C4<0>;
v0x1269467b0_0 .net/2s *"_ivl_0", 0 0, L_0x118008520;  1 drivers
v0x126946860_0 .net/2s *"_ivl_2", 0 0, L_0x118008568;  1 drivers
v0x126946910_0 .net/2s *"_ivl_4", 0 0, L_0x1180085b0;  1 drivers
v0x1269469d0_0 .net8 "a", 0 0, RS_0x128040a90;  alias, 3 drivers, strength-aware
v0x126946a80_0 .net8 "b", 0 0, RS_0x128040c40;  alias, 3 drivers, strength-aware
v0x126946b50_0 .net8 "o1", 0 0, L_0x126a0ea50;  1 drivers, strength-aware
v0x126946be0_0 .net8 "out", 0 0, RS_0x128040850;  alias, 3 drivers, strength-aware
S_0x126947390 .scope module, "nor2" "Nor" 3 14, 4 23 0, S_0x1269059b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x126949d30_0 .net8 "a", 0 0, RS_0x1280402b0;  alias, 3 drivers, strength-aware
v0x126949dc0_0 .net8 "b", 0 0, RS_0x1280408b0;  alias, 3 drivers, strength-aware
RS_0x128041000 .resolv tri, L_0x126a10830, L_0x126a108e0, L_0x126a109d0;
v0x126949e50_0 .net8 "or_out", 0 0, RS_0x128041000;  3 drivers, strength-aware
v0x126949ee0_0 .net8 "out", 0 0, RS_0x128040be0;  alias, 3 drivers, strength-aware
S_0x1269475a0 .scope module, "not1" "Not" 4 26, 4 19 0, S_0x126947390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x126947f70_0 .net8 "a", 0 0, RS_0x128041000;  alias, 3 drivers, strength-aware
v0x126948040_0 .net8 "out", 0 0, RS_0x128040be0;  alias, 3 drivers, strength-aware
S_0x1269477a0 .scope module, "nand1" "Nand" 4 20, 5 4 0, S_0x1269475a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0f660 .functor NMOS 1, L_0x118008958, RS_0x128041000, C4<0>, C4<0>;
L_0x126a10da0 .functor NMOS 1, L_0x126a0f660, RS_0x128041000, C4<0>, C4<0>;
L_0x1180089a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a10e50 .functor PMOS 1, L_0x1180089a0, RS_0x128041000, C4<0>, C4<0>;
L_0x1180089e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a10f40 .functor PMOS 1, L_0x1180089e8, RS_0x128041000, C4<0>, C4<0>;
v0x1269479e0_0 .net/2s *"_ivl_0", 0 0, L_0x118008958;  1 drivers
v0x126947aa0_0 .net/2s *"_ivl_2", 0 0, L_0x1180089a0;  1 drivers
v0x126947b50_0 .net/2s *"_ivl_4", 0 0, L_0x1180089e8;  1 drivers
v0x126947c10_0 .net8 "a", 0 0, RS_0x128041000;  alias, 3 drivers, strength-aware
v0x126947cb0_0 .net8 "b", 0 0, RS_0x128041000;  alias, 3 drivers, strength-aware
v0x126947d80_0 .net8 "o1", 0 0, L_0x126a0f660;  1 drivers, strength-aware
v0x126947e10_0 .net8 "out", 0 0, RS_0x128040be0;  alias, 3 drivers, strength-aware
S_0x1269480d0 .scope module, "or1" "Or" 4 25, 4 12 0, S_0x126947390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x126949890_0 .net8 "a", 0 0, RS_0x1280402b0;  alias, 3 drivers, strength-aware
v0x1269499b0_0 .net8 "b", 0 0, RS_0x1280408b0;  alias, 3 drivers, strength-aware
RS_0x128041210 .resolv tri, L_0x126a10070, L_0x126a10120, L_0x126a10290;
v0x126949a40_0 .net8 "nand_out1", 0 0, RS_0x128041210;  3 drivers, strength-aware
RS_0x128041390 .resolv tri, L_0x126a10450, L_0x126a10500, L_0x126a10670;
v0x126949b10_0 .net8 "nand_out2", 0 0, RS_0x128041390;  3 drivers, strength-aware
v0x126949be0_0 .net8 "out", 0 0, RS_0x128041000;  alias, 3 drivers, strength-aware
S_0x1269482e0 .scope module, "nand1" "Nand" 4 14, 5 4 0, S_0x1269480d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1180086d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0ff80 .functor NMOS 1, L_0x1180086d0, RS_0x1280402b0, C4<0>, C4<0>;
L_0x126a10070 .functor NMOS 1, L_0x126a0ff80, RS_0x1280402b0, C4<0>, C4<0>;
L_0x118008718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a10120 .functor PMOS 1, L_0x118008718, RS_0x1280402b0, C4<0>, C4<0>;
L_0x118008760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a10290 .functor PMOS 1, L_0x118008760, RS_0x1280402b0, C4<0>, C4<0>;
v0x126948510_0 .net/2s *"_ivl_0", 0 0, L_0x1180086d0;  1 drivers
v0x1269485b0_0 .net/2s *"_ivl_2", 0 0, L_0x118008718;  1 drivers
v0x126948660_0 .net/2s *"_ivl_4", 0 0, L_0x118008760;  1 drivers
v0x126948720_0 .net8 "a", 0 0, RS_0x1280402b0;  alias, 3 drivers, strength-aware
v0x1269487f0_0 .net8 "b", 0 0, RS_0x1280402b0;  alias, 3 drivers, strength-aware
v0x1269488c0_0 .net8 "o1", 0 0, L_0x126a0ff80;  1 drivers, strength-aware
v0x126948950_0 .net8 "out", 0 0, RS_0x128041210;  alias, 3 drivers, strength-aware
S_0x126948a10 .scope module, "nand2" "Nand" 4 15, 5 4 0, S_0x1269480d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1180087a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a10360 .functor NMOS 1, L_0x1180087a8, RS_0x1280408b0, C4<0>, C4<0>;
L_0x126a10450 .functor NMOS 1, L_0x126a10360, RS_0x1280408b0, C4<0>, C4<0>;
L_0x1180087f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a10500 .functor PMOS 1, L_0x1180087f0, RS_0x1280408b0, C4<0>, C4<0>;
L_0x118008838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a10670 .functor PMOS 1, L_0x118008838, RS_0x1280408b0, C4<0>, C4<0>;
v0x126948c30_0 .net/2s *"_ivl_0", 0 0, L_0x1180087a8;  1 drivers
v0x126948ce0_0 .net/2s *"_ivl_2", 0 0, L_0x1180087f0;  1 drivers
v0x126948d90_0 .net/2s *"_ivl_4", 0 0, L_0x118008838;  1 drivers
v0x126948e50_0 .net8 "a", 0 0, RS_0x1280408b0;  alias, 3 drivers, strength-aware
v0x126948ee0_0 .net8 "b", 0 0, RS_0x1280408b0;  alias, 3 drivers, strength-aware
v0x126949030_0 .net8 "o1", 0 0, L_0x126a10360;  1 drivers, strength-aware
v0x1269490c0_0 .net8 "out", 0 0, RS_0x128041390;  alias, 3 drivers, strength-aware
S_0x1269491a0 .scope module, "nand3" "Nand" 4 16, 5 4 0, S_0x1269480d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a10740 .functor NMOS 1, L_0x118008880, RS_0x128041390, C4<0>, C4<0>;
L_0x126a10830 .functor NMOS 1, L_0x126a10740, RS_0x128041210, C4<0>, C4<0>;
L_0x1180088c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a108e0 .functor PMOS 1, L_0x1180088c8, RS_0x128041210, C4<0>, C4<0>;
L_0x118008910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a109d0 .functor PMOS 1, L_0x118008910, RS_0x128041390, C4<0>, C4<0>;
v0x1269493b0_0 .net/2s *"_ivl_0", 0 0, L_0x118008880;  1 drivers
v0x126949440_0 .net/2s *"_ivl_2", 0 0, L_0x1180088c8;  1 drivers
v0x1269494f0_0 .net/2s *"_ivl_4", 0 0, L_0x118008910;  1 drivers
v0x1269495b0_0 .net8 "a", 0 0, RS_0x128041210;  alias, 3 drivers, strength-aware
v0x126949660_0 .net8 "b", 0 0, RS_0x128041390;  alias, 3 drivers, strength-aware
v0x126949730_0 .net8 "o1", 0 0, L_0x126a10740;  1 drivers, strength-aware
v0x1269497c0_0 .net8 "out", 0 0, RS_0x128041000;  alias, 3 drivers, strength-aware
S_0x126905730 .scope module, "Xor" "Xor" 4 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x128041840 .functor BUFZ 1, C4<z>; HiZ drive
v0x126a0d5e0_0 .net "a", 0 0, o0x128041840;  0 drivers
RS_0x128041a50 .resolv tri, L_0x126a11db0, L_0x126a11f60, L_0x126a12010;
v0x126a0d670_0 .net8 "and1_out", 0 0, RS_0x128041a50;  3 drivers, strength-aware
RS_0x128041e40 .resolv tri, L_0x126a12680, L_0x126a12830, L_0x126a128e0;
v0x126a0d700_0 .net8 "and2_out", 0 0, RS_0x128041e40;  3 drivers, strength-aware
o0x128041c60 .functor BUFZ 1, C4<z>; HiZ drive
v0x126a0d790_0 .net "b", 0 0, o0x128041c60;  0 drivers
RS_0x128041c30 .resolv tri, L_0x126a11100, L_0x126a111b0, L_0x126a113a0;
v0x126a0d820_0 .net8 "not_a", 0 0, RS_0x128041c30;  3 drivers, strength-aware
RS_0x128041870 .resolv tri, L_0x126a11560, L_0x126a11610, L_0x126a117c0;
v0x126a0d970_0 .net8 "not_b", 0 0, RS_0x128041870;  3 drivers, strength-aware
RS_0x1280426b0 .resolv tri, L_0x126a13210, L_0x126a132c0, L_0x126a133f0;
v0x126a0da80_0 .net8 "out", 0 0, RS_0x1280426b0;  3 drivers, strength-aware
S_0x12694a960 .scope module, "and1" "And" 4 33, 4 6 0, S_0x126905730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12694b8f0_0 .net "a", 0 0, o0x128041840;  alias, 0 drivers
v0x12694b990_0 .net8 "b", 0 0, RS_0x128041870;  alias, 3 drivers, strength-aware
RS_0x1280418d0 .resolv tri, L_0x126a0da00, L_0x126a11b00, L_0x126a11bf0;
v0x12694ba40_0 .net8 "nand_out", 0 0, RS_0x1280418d0;  3 drivers, strength-aware
v0x12694baf0_0 .net8 "out", 0 0, RS_0x128041a50;  alias, 3 drivers, strength-aware
S_0x12694aad0 .scope module, "nand1" "Nand" 4 8, 5 4 0, S_0x12694a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a11870 .functor NMOS 1, L_0x118008be0, RS_0x128041870, C4<0>, C4<0>;
L_0x126a0da00 .functor NMOS 1, L_0x126a11870, o0x128041840, C4<0>, C4<0>;
L_0x118008c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a11b00 .functor PMOS 1, L_0x118008c28, o0x128041840, C4<0>, C4<0>;
L_0x118008c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a11bf0 .functor PMOS 1, L_0x118008c70, RS_0x128041870, C4<0>, C4<0>;
v0x12694ace0_0 .net/2s *"_ivl_0", 0 0, L_0x118008be0;  1 drivers
v0x12694ad70_0 .net/2s *"_ivl_2", 0 0, L_0x118008c28;  1 drivers
v0x12694ae00_0 .net/2s *"_ivl_4", 0 0, L_0x118008c70;  1 drivers
v0x12694aec0_0 .net "a", 0 0, o0x128041840;  alias, 0 drivers
v0x12694af60_0 .net8 "b", 0 0, RS_0x128041870;  alias, 3 drivers, strength-aware
v0x12694b040_0 .net8 "o1", 0 0, L_0x126a11870;  1 drivers, strength-aware
v0x12694b0e0_0 .net8 "out", 0 0, RS_0x1280418d0;  alias, 3 drivers, strength-aware
S_0x12694b1b0 .scope module, "nand2" "Nand" 4 9, 5 4 0, S_0x12694a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a11cc0 .functor NMOS 1, L_0x118008cb8, RS_0x1280418d0, C4<0>, C4<0>;
L_0x126a11db0 .functor NMOS 1, L_0x126a11cc0, RS_0x1280418d0, C4<0>, C4<0>;
L_0x118008d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a11f60 .functor PMOS 1, L_0x118008d00, RS_0x1280418d0, C4<0>, C4<0>;
L_0x118008d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a12010 .functor PMOS 1, L_0x118008d48, RS_0x1280418d0, C4<0>, C4<0>;
v0x12694b3d0_0 .net/2s *"_ivl_0", 0 0, L_0x118008cb8;  1 drivers
v0x12694b480_0 .net/2s *"_ivl_2", 0 0, L_0x118008d00;  1 drivers
v0x12694b530_0 .net/2s *"_ivl_4", 0 0, L_0x118008d48;  1 drivers
v0x12694b5f0_0 .net8 "a", 0 0, RS_0x1280418d0;  alias, 3 drivers, strength-aware
v0x12694b6a0_0 .net8 "b", 0 0, RS_0x1280418d0;  alias, 3 drivers, strength-aware
v0x12694b7b0_0 .net8 "o1", 0 0, L_0x126a11cc0;  1 drivers, strength-aware
v0x12694b840_0 .net8 "out", 0 0, RS_0x128041a50;  alias, 3 drivers, strength-aware
S_0x12694bbc0 .scope module, "and2" "And" 4 34, 4 6 0, S_0x126905730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12694cc60_0 .net8 "a", 0 0, RS_0x128041c30;  alias, 3 drivers, strength-aware
v0x12694cd00_0 .net "b", 0 0, o0x128041c60;  alias, 0 drivers
RS_0x128041cc0 .resolv tri, L_0x126a12220, L_0x126a12450, L_0x126a12500;
v0x12694cdb0_0 .net8 "nand_out", 0 0, RS_0x128041cc0;  3 drivers, strength-aware
v0x12694ce60_0 .net8 "out", 0 0, RS_0x128041e40;  alias, 3 drivers, strength-aware
S_0x12694bdd0 .scope module, "nand1" "Nand" 4 8, 5 4 0, S_0x12694bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0d2a0 .functor NMOS 1, L_0x118008d90, o0x128041c60, C4<0>, C4<0>;
L_0x126a12220 .functor NMOS 1, L_0x126a0d2a0, RS_0x128041c30, C4<0>, C4<0>;
L_0x118008dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a12450 .functor PMOS 1, L_0x118008dd8, RS_0x128041c30, C4<0>, C4<0>;
L_0x118008e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a12500 .functor PMOS 1, L_0x118008e20, o0x128041c60, C4<0>, C4<0>;
v0x12694c000_0 .net/2s *"_ivl_0", 0 0, L_0x118008d90;  1 drivers
v0x12694c0c0_0 .net/2s *"_ivl_2", 0 0, L_0x118008dd8;  1 drivers
v0x12694c170_0 .net/2s *"_ivl_4", 0 0, L_0x118008e20;  1 drivers
v0x12694c230_0 .net8 "a", 0 0, RS_0x128041c30;  alias, 3 drivers, strength-aware
v0x12694c2d0_0 .net "b", 0 0, o0x128041c60;  alias, 0 drivers
v0x12694c3b0_0 .net8 "o1", 0 0, L_0x126a0d2a0;  1 drivers, strength-aware
v0x12694c450_0 .net8 "out", 0 0, RS_0x128041cc0;  alias, 3 drivers, strength-aware
S_0x12694c520 .scope module, "nand2" "Nand" 4 9, 5 4 0, S_0x12694bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a125b0 .functor NMOS 1, L_0x118008e68, RS_0x128041cc0, C4<0>, C4<0>;
L_0x126a12680 .functor NMOS 1, L_0x126a125b0, RS_0x128041cc0, C4<0>, C4<0>;
L_0x118008eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a12830 .functor PMOS 1, L_0x118008eb0, RS_0x128041cc0, C4<0>, C4<0>;
L_0x118008ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a128e0 .functor PMOS 1, L_0x118008ef8, RS_0x128041cc0, C4<0>, C4<0>;
v0x12694c740_0 .net/2s *"_ivl_0", 0 0, L_0x118008e68;  1 drivers
v0x12694c7f0_0 .net/2s *"_ivl_2", 0 0, L_0x118008eb0;  1 drivers
v0x12694c8a0_0 .net/2s *"_ivl_4", 0 0, L_0x118008ef8;  1 drivers
v0x12694c960_0 .net8 "a", 0 0, RS_0x128041cc0;  alias, 3 drivers, strength-aware
v0x12694ca10_0 .net8 "b", 0 0, RS_0x128041cc0;  alias, 3 drivers, strength-aware
v0x12694cb20_0 .net8 "o1", 0 0, L_0x126a125b0;  1 drivers, strength-aware
v0x12694cbb0_0 .net8 "out", 0 0, RS_0x128041e40;  alias, 3 drivers, strength-aware
S_0x12694cf30 .scope module, "not1" "Not" 4 31, 4 19 0, S_0x126905730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12694d880_0 .net "a", 0 0, o0x128041840;  alias, 0 drivers
v0x12694d9a0_0 .net8 "out", 0 0, RS_0x128041c30;  alias, 3 drivers, strength-aware
S_0x12694d120 .scope module, "nand1" "Nand" 4 20, 5 4 0, S_0x12694cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a11010 .functor NMOS 1, L_0x118008a30, o0x128041840, C4<0>, C4<0>;
L_0x126a11100 .functor NMOS 1, L_0x126a11010, o0x128041840, C4<0>, C4<0>;
L_0x118008a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a111b0 .functor PMOS 1, L_0x118008a78, o0x128041840, C4<0>, C4<0>;
L_0x118008ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a113a0 .functor PMOS 1, L_0x118008ac0, o0x128041840, C4<0>, C4<0>;
v0x12694d350_0 .net/2s *"_ivl_0", 0 0, L_0x118008a30;  1 drivers
v0x12694d410_0 .net/2s *"_ivl_2", 0 0, L_0x118008a78;  1 drivers
v0x12694d4c0_0 .net/2s *"_ivl_4", 0 0, L_0x118008ac0;  1 drivers
v0x12694d580_0 .net "a", 0 0, o0x128041840;  alias, 0 drivers
v0x12694d650_0 .net "b", 0 0, o0x128041840;  alias, 0 drivers
v0x12694d720_0 .net8 "o1", 0 0, L_0x126a11010;  1 drivers, strength-aware
v0x12694d7b0_0 .net8 "out", 0 0, RS_0x128041c30;  alias, 3 drivers, strength-aware
S_0x12694da30 .scope module, "not2" "Not" 4 32, 4 19 0, S_0x126905730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x126a06b80_0 .net "a", 0 0, o0x128041c60;  alias, 0 drivers
v0x126a068f0_0 .net8 "out", 0 0, RS_0x128041870;  alias, 3 drivers, strength-aware
S_0x12694dbf0 .scope module, "nand1" "Nand" 4 20, 5 4 0, S_0x12694da30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a11470 .functor NMOS 1, L_0x118008b08, o0x128041c60, C4<0>, C4<0>;
L_0x126a11560 .functor NMOS 1, L_0x126a11470, o0x128041c60, C4<0>, C4<0>;
L_0x118008b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a11610 .functor PMOS 1, L_0x118008b50, o0x128041c60, C4<0>, C4<0>;
L_0x118008b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a117c0 .functor PMOS 1, L_0x118008b98, o0x128041c60, C4<0>, C4<0>;
v0x12694de30_0 .net/2s *"_ivl_0", 0 0, L_0x118008b08;  1 drivers
v0x12694def0_0 .net/2s *"_ivl_2", 0 0, L_0x118008b50;  1 drivers
v0x12694dfa0_0 .net/2s *"_ivl_4", 0 0, L_0x118008b98;  1 drivers
v0x12694e060_0 .net "a", 0 0, o0x128041c60;  alias, 0 drivers
v0x12694e130_0 .net "b", 0 0, o0x128041c60;  alias, 0 drivers
v0x12694e200_0 .net8 "o1", 0 0, L_0x126a11470;  1 drivers, strength-aware
v0x12694e290_0 .net8 "out", 0 0, RS_0x128041870;  alias, 3 drivers, strength-aware
S_0x126a04e90 .scope module, "or1" "Or" 4 35, 4 12 0, S_0x126905730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x126a0d210_0 .net8 "a", 0 0, RS_0x128041a50;  alias, 3 drivers, strength-aware
v0x126a0d320_0 .net8 "b", 0 0, RS_0x128041e40;  alias, 3 drivers, strength-aware
RS_0x1280423b0 .resolv tri, L_0x126a12af0, L_0x126a12ba0, L_0x126a12cf0;
v0x126a0d430_0 .net8 "nand_out1", 0 0, RS_0x1280423b0;  3 drivers, strength-aware
RS_0x128042530 .resolv tri, L_0x126a12e90, L_0x126a12f40, L_0x126a13090;
v0x126a0d4c0_0 .net8 "nand_out2", 0 0, RS_0x128042530;  3 drivers, strength-aware
v0x126a0d550_0 .net8 "out", 0 0, RS_0x1280426b0;  alias, 3 drivers, strength-aware
S_0x126a05000 .scope module, "nand1" "Nand" 4 14, 5 4 0, S_0x126a04e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118008f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a0d3b0 .functor NMOS 1, L_0x118008f40, RS_0x128041a50, C4<0>, C4<0>;
L_0x126a12af0 .functor NMOS 1, L_0x126a0d3b0, RS_0x128041a50, C4<0>, C4<0>;
L_0x118008f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a12ba0 .functor PMOS 1, L_0x118008f88, RS_0x128041a50, C4<0>, C4<0>;
L_0x118008fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a12cf0 .functor PMOS 1, L_0x118008fd0, RS_0x128041a50, C4<0>, C4<0>;
v0x126a05680_0 .net/2s *"_ivl_0", 0 0, L_0x118008f40;  1 drivers
v0x126a045f0_0 .net/2s *"_ivl_2", 0 0, L_0x118008f88;  1 drivers
v0x126a0c620_0 .net/2s *"_ivl_4", 0 0, L_0x118008fd0;  1 drivers
v0x126a0c6b0_0 .net8 "a", 0 0, RS_0x128041a50;  alias, 3 drivers, strength-aware
v0x126a06300_0 .net8 "b", 0 0, RS_0x128041a50;  alias, 3 drivers, strength-aware
v0x126a06390_0 .net8 "o1", 0 0, L_0x126a0d3b0;  1 drivers, strength-aware
v0x126a06420_0 .net8 "out", 0 0, RS_0x1280423b0;  alias, 3 drivers, strength-aware
S_0x126a06d00 .scope module, "nand2" "Nand" 4 15, 5 4 0, S_0x126a04e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x118009018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a12da0 .functor NMOS 1, L_0x118009018, RS_0x128041e40, C4<0>, C4<0>;
L_0x126a12e90 .functor NMOS 1, L_0x126a12da0, RS_0x128041e40, C4<0>, C4<0>;
L_0x118009060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a12f40 .functor PMOS 1, L_0x118009060, RS_0x128041e40, C4<0>, C4<0>;
L_0x1180090a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a13090 .functor PMOS 1, L_0x1180090a8, RS_0x128041e40, C4<0>, C4<0>;
v0x126a064b0_0 .net/2s *"_ivl_0", 0 0, L_0x118009018;  1 drivers
v0x126a06540_0 .net/2s *"_ivl_2", 0 0, L_0x118009060;  1 drivers
v0x126a06e70_0 .net/2s *"_ivl_4", 0 0, L_0x1180090a8;  1 drivers
v0x126a06f00_0 .net8 "a", 0 0, RS_0x128041e40;  alias, 3 drivers, strength-aware
v0x126a0cb00_0 .net8 "b", 0 0, RS_0x128041e40;  alias, 3 drivers, strength-aware
v0x126a0cb90_0 .net8 "o1", 0 0, L_0x126a12da0;  1 drivers, strength-aware
v0x126a0cc20_0 .net8 "out", 0 0, RS_0x128042530;  alias, 3 drivers, strength-aware
S_0x126a0ccb0 .scope module, "nand3" "Nand" 4 16, 5 4 0, S_0x126a04e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1180090f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126a13140 .functor NMOS 1, L_0x1180090f0, RS_0x128042530, C4<0>, C4<0>;
L_0x126a13210 .functor NMOS 1, L_0x126a13140, RS_0x1280423b0, C4<0>, C4<0>;
L_0x118009138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a132c0 .functor PMOS 1, L_0x118009138, RS_0x1280423b0, C4<0>, C4<0>;
L_0x118009180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x126a133f0 .functor PMOS 1, L_0x118009180, RS_0x128042530, C4<0>, C4<0>;
v0x126a0ce20_0 .net/2s *"_ivl_0", 0 0, L_0x1180090f0;  1 drivers
v0x126a0ceb0_0 .net/2s *"_ivl_2", 0 0, L_0x118009138;  1 drivers
v0x126a0cf40_0 .net/2s *"_ivl_4", 0 0, L_0x118009180;  1 drivers
v0x126a0cfd0_0 .net8 "a", 0 0, RS_0x1280423b0;  alias, 3 drivers, strength-aware
v0x126a0d060_0 .net8 "b", 0 0, RS_0x128042530;  alias, 3 drivers, strength-aware
v0x126a0d0f0_0 .net8 "o1", 0 0, L_0x126a13140;  1 drivers, strength-aware
v0x126a0d180_0 .net8 "out", 0 0, RS_0x1280426b0;  alias, 3 drivers, strength-aware
    .scope S_0x1269055c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a8d0_0, 0, 1;
T_0.0 ;
    %delay 5, 0;
    %load/vec4 v0x12694a8d0_0;
    %inv;
    %store/vec4 v0x12694a8d0_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x1269055c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 36 "$display", "Time\011R\011S\011clock\011Q\011Q_bar" {0 0 0};
    %vpi_call 2 37 "$display", "----\011-\011-\011-----\011-\011-----" {0 0 0};
    %vpi_call 2 38 "$monitor", "%0t\011%b\011%b\011%b\011%b\011%b", $time, v0x12694a7b0_0, v0x12694a840_0, v0x12694a8d0_0, v0x12694a490_0, v0x12694a620_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12694a840_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 87 "$display", "\012Test completed!" {0 0 0};
    %vpi_call 2 88 "$display", "SR Flip-Flop behavior summary:" {0 0 0};
    %vpi_call 2 89 "$display", "- When S=1, clock=1: Q should be set to 1" {0 0 0};
    %vpi_call 2 90 "$display", "- When R=1, clock=1: Q should be reset to 0" {0 0 0};
    %vpi_call 2 91 "$display", "- When S=0, R=0: Q should hold its previous state" {0 0 0};
    %vpi_call 2 92 "$display", "- Clock controls when changes take effect" {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1269055c0;
T_2 ;
    %wait E_0x126906000;
    %load/vec4 v0x12694a490_0;
    %load/vec4 v0x12694a620_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_2.2, 6;
    %load/vec4 v0x12694a840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.3, 9;
    %load/vec4 v0x12694a7b0_0;
    %and;
T_2.3;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 107 "$display", "ERROR: Q and Q_bar are not complementary at time %0t", $time {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "latches/SRFF_test.v";
    "./latches/SRFF.v";
    "./logic-gates/others.v";
    "./logic-gates/nand.v";
