INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:41:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 buffer71/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.655ns period=5.310ns})
  Destination:            buffer142/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.655ns period=5.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.310ns  (clk rise@5.310ns - clk rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.775ns (15.995%)  route 4.070ns (84.005%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.793 - 5.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2440, unset)         0.508     0.508    buffer71/control/clk
    SLICE_X26Y93         FDRE                                         r  buffer71/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer71/control/fullReg_reg/Q
                         net (fo=52, routed)          0.321     1.045    buffer71/control/fullReg_reg_0
    SLICE_X25Y90         LUT3 (Prop_lut3_I1_O)        0.043     1.088 r  buffer71/control/Memory[0][2]_i_1__0/O
                         net (fo=13, routed)          0.542     1.630    buffer71/control/dataReg_reg[2]
    SLICE_X24Y93         LUT6 (Prop_lut6_I1_O)        0.043     1.673 f  buffer71/control/transmitValue_i_10__5/O
                         net (fo=1, routed)           0.250     1.923    buffer71/control/buffer121_outs[4]
    SLICE_X25Y93         LUT6 (Prop_lut6_I0_O)        0.043     1.966 r  buffer71/control/transmitValue_i_9__5/O
                         net (fo=1, routed)           0.222     2.188    buffer134/fifo/transmitValue_i_6__10
    SLICE_X24Y93         LUT6 (Prop_lut6_I2_O)        0.043     2.231 r  buffer134/fifo/transmitValue_i_8__5/O
                         net (fo=8, routed)           0.303     2.534    control_merge10/tehb/control/fullReg_reg_8
    SLICE_X26Y93         LUT5 (Prop_lut5_I1_O)        0.043     2.577 r  control_merge10/tehb/control/fullReg_i_5__9/O
                         net (fo=4, routed)           0.325     2.902    control_merge10/tehb/control/fullReg_i_5__9_n_0
    SLICE_X27Y95         LUT6 (Prop_lut6_I1_O)        0.043     2.945 r  control_merge10/tehb/control/transmitValue_i_8__4/O
                         net (fo=2, routed)           0.416     3.361    buffer159/control/transmitValue_reg_23[0]
    SLICE_X27Y94         LUT6 (Prop_lut6_I2_O)        0.043     3.404 r  buffer159/control/Memory[0][5]_i_17/O
                         net (fo=1, routed)           0.302     3.706    buffer159/control/Memory[0][5]_i_17_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.043     3.749 r  buffer159/control/Memory[0][5]_i_15/O
                         net (fo=1, routed)           0.326     4.075    fork94/control/generateBlocks[2].regblock/Memory[0][5]_i_7
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.043     4.118 f  fork94/control/generateBlocks[2].regblock/Memory[0][5]_i_11/O
                         net (fo=1, routed)           0.175     4.293    fork92/control/generateBlocks[2].regblock/Memory[0][5]_i_4
    SLICE_X32Y94         LUT6 (Prop_lut6_I2_O)        0.043     4.336 r  fork92/control/generateBlocks[2].regblock/Memory[0][5]_i_7/O
                         net (fo=1, routed)           0.293     4.629    fork92/control/generateBlocks[4].regblock/Full_reg[0]
    SLICE_X32Y95         LUT6 (Prop_lut6_I1_O)        0.043     4.672 r  fork92/control/generateBlocks[4].regblock/Memory[0][5]_i_4/O
                         net (fo=6, routed)           0.193     4.865    buffer206/fifo/anyBlockStop
    SLICE_X31Y95         LUT4 (Prop_lut4_I2_O)        0.043     4.908 r  buffer206/fifo/fullReg_i_2__27/O
                         net (fo=7, routed)           0.213     5.121    buffer142/control/dataReg_reg[0]_1
    SLICE_X29Y95         LUT6 (Prop_lut6_I3_O)        0.043     5.164 r  buffer142/control/dataReg[4]_i_1__9/O
                         net (fo=5, routed)           0.189     5.353    buffer142/regEnable
    SLICE_X26Y94         FDRE                                         r  buffer142/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.310     5.310 r  
                                                      0.000     5.310 r  clk (IN)
                         net (fo=2440, unset)         0.483     5.793    buffer142/clk
    SLICE_X26Y94         FDRE                                         r  buffer142/dataReg_reg[1]/C
                         clock pessimism              0.000     5.793    
                         clock uncertainty           -0.035     5.757    
    SLICE_X26Y94         FDRE (Setup_fdre_C_CE)      -0.194     5.563    buffer142/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.563    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  0.210    




