// Seed: 36819415
module module_0;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  wand id_2,
    output wire id_3,
    input  tri  id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1[1] = 1;
endmodule
module module_3 (
    output tri  id_0,
    input  tri  id_1,
    input  wor  id_2,
    output wire id_3
);
  wire id_5;
  or primCall (id_0, id_1, id_2, id_5);
  module_2 modCall_1 ();
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
endmodule
