"use strict";(globalThis.webpackChunkdeveloper_riscv_org=globalThis.webpackChunkdeveloper_riscv_org||[]).push([[8969],{6077:e=>{e.exports=JSON.parse('{"version":{"pluginId":"default","version":"current","label":"Next","banner":null,"badge":false,"noIndex":false,"className":"docs-version-current","isLast":true,"docsSidebars":{"hardwareSidebar":[{"type":"link","href":"/developer.riscv.org/docs/hardware/overview","label":"Overview","docId":"hardware/overview","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/hardware/quickstart","label":"Get Started","docId":"hardware/quickstart","unlisted":false},{"type":"category","label":"Guides","collapsible":true,"collapsed":true,"customProps":{"description":"This description can be used in the swizzled DocCards"},"items":[{"type":"link","href":"/developer.riscv.org/docs/hardware/guides/guide1","label":"guide1","docId":"hardware/guides/guide1","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/hardware/guides/guide2","label":"guide2","docId":"hardware/guides/guide2","unlisted":false}]},{"type":"category","label":"Reference Docs","collapsible":true,"collapsed":true,"customProps":{"description":"This description can be used in the swizzled DocCards"},"items":[{"type":"link","href":"/developer.riscv.org/docs/hardware/reference/ref1","label":"ref1","docId":"hardware/reference/ref1","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/hardware/reference/ref2","label":"ref2","docId":"hardware/reference/ref2","unlisted":false}]}],"softwareSidebar":[{"type":"link","href":"/developer.riscv.org/docs/software/overview","label":"Overview","docId":"software/overview","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/software/quickstart","label":"Get Started","docId":"software/quickstart","unlisted":false},{"type":"category","label":"Guides","collapsible":true,"collapsed":true,"customProps":{"description":"This description can be used in the swizzled DocCards"},"items":[{"type":"link","href":"/developer.riscv.org/docs/software/guides/guide1","label":"guide1","docId":"software/guides/guide1","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/software/guides/guide2","label":"guide2","docId":"software/guides/guide2","unlisted":false}]},{"type":"category","label":"Reference Docs","collapsible":true,"collapsed":true,"customProps":{"description":"This description can be used in the swizzled DocCards"},"items":[{"type":"link","href":"/developer.riscv.org/docs/software/reference/ref1","label":"ref1","docId":"software/reference/ref1","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/software/reference/ref2","label":"ref2","docId":"software/reference/ref2","unlisted":false}]}],"specSidebar":[{"type":"category","label":"Reference","items":[{"type":"category","label":"The ISA Specification","items":[{"type":"link","label":"ISA Volume 1: Priv","href":"pathname:///docs/reference/isa/unpriv/intro.html"},{"type":"link","label":"ISA Volume 2: Un-Priv","href":"pathname:///docs/reference/isa/priv/priv-intro.html"}],"collapsed":true,"collapsible":true},{"type":"category","label":"Profiles","items":[{"type":"link","href":"/developer.riscv.org/docs/spec/profiles/rva23","label":"RVA23","docId":"spec/profiles/rva23","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/profiles/rvb23","label":"RVB23","docId":"spec/profiles/rvb23","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/profiles/riscv-profiles","label":"RISC-V Profiles","docId":"spec/profiles/riscv-profiles","unlisted":false}],"collapsed":true,"collapsible":true},{"type":"category","label":"Processor Infrastructure","collapsed":true,"items":[{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/advanced-interrupt","label":"Advanced Interrupt Architecture","docId":"spec/non-isa/advanced-interrupt","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/iommu-architecture","label":"IOMMU Architecture Specification","docId":"spec/non-isa/iommu-architecture","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/platform-interrupt","label":"Platform-Level Interrupt Controller Specification","docId":"spec/non-isa/platform-interrupt","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/server-soc","label":"Server SoC Specification","docId":"spec/non-isa/server-soc","unlisted":false}],"collapsible":true},{"type":"category","label":"Debug, Trace & RAS","collapsed":true,"items":[{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/debug","label":"Debug Specification","docId":"spec/non-isa/debug","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/efficient-trace","label":"Efficient Trace","docId":"spec/non-isa/efficient-trace","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/n-trace","label":"N-Trace (Nexus-based Trace)","docId":"spec/non-isa/n-trace","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/qos","label":"Capacity and Bandwidth QoS Register Interface","docId":"spec/non-isa/qos","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/reri","label":"RERI Architecture Specification","docId":"spec/non-isa/reri","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/trace-conectors","label":"Trace Connectors","docId":"spec/non-isa/trace-conectors","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/trace-control-interface","label":"Trace Control Interface","docId":"spec/non-isa/trace-control-interface","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/unformatted-trace","label":"Unformatted Trace & Diagnostic Data Packet Encapsulation","docId":"spec/non-isa/unformatted-trace","unlisted":false}],"collapsible":true},{"type":"category","label":"Platform Software","collapsed":true,"items":[{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/functional-fixed","label":"Functional Fixed Hardware Specification","docId":"spec/non-isa/functional-fixed","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/semihosting","label":"Semihosting","docId":"spec/non-isa/semihosting","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/sbi","label":"Supervisor Binary Interface Specification","docId":"spec/non-isa/sbi","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/uefi","label":"UEFI Protocol Specification","docId":"spec/non-isa/uefi","unlisted":false},{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/io-mapping","label":"IO Mapping Table Specification","docId":"spec/non-isa/io-mapping","unlisted":false}],"collapsible":true},{"type":"category","label":"Application Software","collapsed":true,"items":[{"type":"link","href":"/developer.riscv.org/docs/spec/non-isa/abi","label":"ABI Specification","docId":"spec/non-isa/abi","unlisted":false}],"collapsible":true}],"collapsed":true,"collapsible":true,"href":"/developer.riscv.org/docs/spec/reference"}]},"docs":{"hardware/guides/guide1":{"id":"hardware/guides/guide1","title":"guide1","description":"","sidebar":"hardwareSidebar"},"hardware/guides/guide2":{"id":"hardware/guides/guide2","title":"guide2","description":"","sidebar":"hardwareSidebar"},"hardware/overview":{"id":"hardware/overview","title":"Overview","description":"As a hardware designer, you can leverage RISC-V\u2019s flexible ISA to create customized, energy-efficient processors tailored to specific application requirements, fostering innovation across different industries.","sidebar":"hardwareSidebar"},"hardware/quickstart":{"id":"hardware/quickstart","title":"Get Started","description":"As a hardware designer, you can leverage RISC-V\u2019s flexible ISA to create customized, energy-efficient processors tailored to specific application requirements, fostering innovation across different industries.","sidebar":"hardwareSidebar"},"hardware/reference/ref1":{"id":"hardware/reference/ref1","title":"ref1","description":"","sidebar":"hardwareSidebar"},"hardware/reference/ref2":{"id":"hardware/reference/ref2","title":"ref2","description":"","sidebar":"hardwareSidebar"},"software/guides/guide1":{"id":"software/guides/guide1","title":"guide1","description":"","sidebar":"softwareSidebar"},"software/guides/guide2":{"id":"software/guides/guide2","title":"guide2","description":"","sidebar":"softwareSidebar"},"software/overview":{"id":"software/overview","title":"Overview","description":"TODOd","sidebar":"softwareSidebar"},"software/quickstart":{"id":"software/quickstart","title":"Get Started","description":"","sidebar":"softwareSidebar"},"software/reference/ref1":{"id":"software/reference/ref1","title":"ref1","description":"","sidebar":"softwareSidebar"},"software/reference/ref2":{"id":"software/reference/ref2","title":"ref2","description":"","sidebar":"softwareSidebar"},"spec/get_started":{"id":"spec/get_started","title":"Get Started","description":"introduction}"},"spec/guides":{"id":"spec/guides","title":"Guides","description":"Use the following information to create your RISC-V Specification."},"spec/guides/custom_extension":{"id":"spec/guides/custom_extension","title":"Creating a Custom RISC-V Extension","description":"TODO: a tutorial on how to create a custom extension"},"spec/guides/rules":{"id":"spec/guides/rules","title":"Roberts Rules of Order","description":"TODO create a tutorial on Roberts Rules of Order, how they apply in thec ontext of RISC-V and why a user should care."},"spec/isa":{"id":"spec/isa","title":"ISA Manuals","description":"Instruction Set (ISA) Manual\'s"},"spec/non-isa":{"id":"spec/non-isa","title":"Non-ISA Specifications","description":"These are the current, published versions of the non-ISA specifications"},"spec/non-isa/abi":{"id":"spec/non-isa/abi","title":"ABI Specification","description":"Provides the processor-specific application binary interface document for RISC-V.","sidebar":"specSidebar"},"spec/non-isa/advanced-interrupt":{"id":"spec/non-isa/advanced-interrupt","title":"Advanced Interrupt Architecture","description":"Describes an Advanced Interrupt Architecture for RISC-V systems.","sidebar":"specSidebar"},"spec/non-isa/debug":{"id":"spec/non-isa/debug","title":"Debug Specification","description":"Outlines a standard architecture for debug support on RISC-V hardware platforms. This architecture allows a variety of implementations and tradeoffs, which is complementary to the wide range of RISC-V implementations. At the same time, this specification defines common interfaces to allow debugging tools and components to target a variety of hardware platforms based on the RISC-V ISA.","sidebar":"specSidebar"},"spec/non-isa/efficient-trace":{"id":"spec/non-isa/efficient-trace","title":"Efficient Trace","description":"Specifies the signals between the RISC-V core and the encoder, compressed branch trace algorithm, and the packet format used to encapsulate the compressed branch trace information to implement processor tracing.","sidebar":"specSidebar"},"spec/non-isa/functional-fixed":{"id":"spec/non-isa/functional-fixed","title":"Functional Fixed Hardware Specification","description":"Provides additional system specification for RISC-V systems which use Advanced Configuration and Power Interface (ACPI), specifically for some ACPI object fields of type \u201cResource Descriptor\u201d.","sidebar":"specSidebar"},"spec/non-isa/io-mapping":{"id":"spec/non-isa/io-mapping","title":"IO Mapping Table Specification","description":"Provides information about the RISC-V IOMMU and the relationship between the IO topology and the IOMMU in ACPI based RISC-V platforms. The RIMT identifies which components are behind IOMMU and how they are connected together.","sidebar":"specSidebar"},"spec/non-isa/iommu-architecture":{"id":"spec/non-isa/iommu-architecture","title":"IOMMU Architecture Specification","description":"Describes an Input-Output Memory Management Unit (IOMMU) that connects direct-memory-access-capable Input/Output (I/O) devices to system memory.","sidebar":"specSidebar"},"spec/non-isa/n-trace":{"id":"spec/non-isa/n-trace","title":"N-Trace (Nexus-based Trace)","description":"Implements the IEEE-5001 Nexus Standard tailored to support the trace of RISC-V ISA cores, harts and SoC/MCU designs.","sidebar":"specSidebar"},"spec/non-isa/platform-interrupt":{"id":"spec/non-isa/platform-interrupt","title":"Platform-Level Interrupt Controller Specification","description":"Delineates the operational parameters for a platform-level interrupt controller on RISC-V.","sidebar":"specSidebar"},"spec/non-isa/qos":{"id":"spec/non-isa/qos","title":"Capacity and Bandwidth QoS Register Interface","description":"~60 character description","sidebar":"specSidebar"},"spec/non-isa/reri":{"id":"spec/non-isa/reri","title":"RERI Architecture Specification","description":"Augments Reliability, Availability, and Serviceability (RAS) features in the SoC with a standard mechanism for reporting errors by means of a memory-mapped register interface to enable error reporting. Additionally, this specification supports software-initiated error logging, reporting, and testing of RAS handlers. Lastly, this specification provides maximal flexibility to implement error handling and coexists with RAS frameworks defined by other standards such as PCIe and CXL.","sidebar":"specSidebar"},"spec/non-isa/sbi":{"id":"spec/non-isa/sbi","title":"Supervisor Binary Interface Specification","description":"Second publication of the RISC-V Supervisor Binary Interface specification.  It added a debug console, system suspend, nested acceleration, steal-time accounting, PMU snapshot, and various error codes; relaxed counter width requirements on PMU firmware counters; reserved space for firmware events;  and clarified several extensions.","sidebar":"specSidebar"},"spec/non-isa/semihosting":{"id":"spec/non-isa/semihosting","title":"Semihosting","description":"Defines the semihosting binary interface for RISC-V platforms.","sidebar":"specSidebar"},"spec/non-isa/server-soc":{"id":"spec/non-isa/server-soc","title":"Server SoC Specification","description":"Defines a standardized set of capabilities that portable system software such as operating systems and hypervisors, can rely on being present in a RISC-V server SoC.","sidebar":"specSidebar"},"spec/non-isa/trace-conectors":{"id":"spec/non-isa/trace-conectors","title":"Trace Connectors","description":"Adds trace signals to connectors described in RISC-V External Debug Support and provides a small, optional extension to connectors described in  and MIPI Debug & Trace Connectors Recommendations White Paper, Version 1.20, 2 July 2021.","sidebar":"specSidebar"},"spec/non-isa/trace-control-interface":{"id":"spec/non-isa/trace-control-interface","title":"Trace Control Interface","description":"Presents a standardized control interface for RISC-V trace infrastructure (such as trace encoders, trace funnels, trace sinks) for the Efficient Trace for RISC-V specification and for the RISC-V N-Trace (Nexus-based Trace) specification. Standardized control interface allows trace control software development tools to be used interchangeably with any RISC-V device implementing processor and/or data trace.","sidebar":"specSidebar"},"spec/non-isa/uefi":{"id":"spec/non-isa/uefi","title":"UEFI Protocol Specification","description":"Details all new UEFI protocols required only for RISC-V platforms.","sidebar":"specSidebar"},"spec/non-isa/unformatted-trace":{"id":"spec/non-isa/unformatted-trace","title":"Unformatted Trace & Diagnostic Data Packet Encapsulation","description":"Defines an encapsulation format suitable for use with a variety of transport mechanisms, including but not limited to AMBA Advanced Trace Bus (ATB) and Siemens\' Messaging Infrastructure.","sidebar":"specSidebar"},"spec/profiles":{"id":"spec/profiles","title":"Profiles","description":"Profiles"},"spec/profiles/riscv-profiles":{"id":"spec/profiles/riscv-profiles","title":"RISC-V Profiles","description":"Provides the processor-specific application binary interface document for RISC-V.","sidebar":"specSidebar"},"spec/profiles/rva23":{"id":"spec/profiles/rva23","title":"RVA23 Profile","description":"Provides the processor-specific application binary interface document for RISC-V.","sidebar":"specSidebar"},"spec/profiles/rvb23":{"id":"spec/profiles/rvb23","title":"RVB23 Profile","description":"Provides the processor-specific application binary interface document for RISC-V.","sidebar":"specSidebar"},"spec/reference":{"id":"spec/reference","title":"Reference","description":"The RISC-V Library contains a comprehensive list of all of the ratified RISC-V technical publications.","sidebar":"specSidebar"}}}}')}}]);