<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\IP_Design\USB2.0_UART&nbspI2C&nbspGPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_tx\temp\FIFO_SC\fifo_sc_define.v<br>
E:\IP_Design\USB2.0_UART&nbspI2C&nbspGPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_tx\temp\FIFO_SC\fifo_sc_parameter.v<br>
D:\Program&nbspFiles\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\edc_sc.v<br>
D:\Program&nbspFiles\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v<br>
D:\Program&nbspFiles\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Version</td>
<td>GowinSynthesis V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9QN88C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 05 14:07:59 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>fifo_sc_i2c_tx</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 50.027MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 50.027MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 50.027MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 50.027MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 50.027MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 50.027MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 50.027MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 50.027MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 50.027MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 50.027MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 50.027MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 50.027MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.194s, Peak memory usage = 59.414MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 59.414MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 59.414MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 59.414MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>51(11 LUTs, 40 ALUs) / 8640</td>
<td>1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>32 / 6693</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>32 / 6693</td>
<td>1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 26</td>
<td>4%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>Clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Clk</td>
<td>100.0(MHz)</td>
<td>105.8(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>fifo_sc_inst/Full_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n7_s1/I0</td>
</tr>
<tr>
<td>3.315</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n7_s1/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wbin_next_0_s/I1</td>
</tr>
<tr>
<td>4.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wbin_next_0_s/COUT</td>
</tr>
<tr>
<td>4.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wbin_next_1_s/CIN</td>
</tr>
<tr>
<td>4.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wbin_next_1_s/COUT</td>
</tr>
<tr>
<td>4.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wbin_next_2_s/CIN</td>
</tr>
<tr>
<td>4.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wbin_next_2_s/COUT</td>
</tr>
<tr>
<td>4.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wbin_next_3_s/CIN</td>
</tr>
<tr>
<td>5.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wbin_next_3_s/COUT</td>
</tr>
<tr>
<td>5.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wbin_next_4_s/CIN</td>
</tr>
<tr>
<td>5.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wbin_next_4_s/COUT</td>
</tr>
<tr>
<td>5.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wbin_next_5_s/CIN</td>
</tr>
<tr>
<td>5.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wbin_next_5_s/COUT</td>
</tr>
<tr>
<td>5.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wbin_next_6_s/CIN</td>
</tr>
<tr>
<td>5.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wbin_next_6_s/COUT</td>
</tr>
<tr>
<td>5.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wbin_next_7_s/CIN</td>
</tr>
<tr>
<td>5.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wbin_next_7_s/COUT</td>
</tr>
<tr>
<td>5.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wbin_next_8_s/CIN</td>
</tr>
<tr>
<td>5.802</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>fifo_sc_inst/wbin_next_8_s/SUM</td>
</tr>
<tr>
<td>6.282</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wfull_val_s4/I2</td>
</tr>
<tr>
<td>7.104</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wfull_val_s4/F</td>
</tr>
<tr>
<td>7.584</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wfull_val_s1/I2</td>
</tr>
<tr>
<td>8.406</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>9.918</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>10.398</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/Full_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>fifo_sc_inst/Full_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.715, 63.126%; route: 2.880, 31.811%; tC2Q: 0.458, 5.063%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_sc_inst/Wnum_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>fifo_sc_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n78_s0/I0</td>
</tr>
<tr>
<td>3.315</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n78_s0/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_0_s/I1</td>
</tr>
<tr>
<td>4.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_0_s/COUT</td>
</tr>
<tr>
<td>4.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_1_s/CIN</td>
</tr>
<tr>
<td>4.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_1_s/COUT</td>
</tr>
<tr>
<td>4.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_2_s/CIN</td>
</tr>
<tr>
<td>4.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_2_s/COUT</td>
</tr>
<tr>
<td>4.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_3_s/CIN</td>
</tr>
<tr>
<td>5.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_3_s/COUT</td>
</tr>
<tr>
<td>5.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_4_s/CIN</td>
</tr>
<tr>
<td>5.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_4_s/COUT</td>
</tr>
<tr>
<td>5.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_5_s/CIN</td>
</tr>
<tr>
<td>5.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_5_s/COUT</td>
</tr>
<tr>
<td>5.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_6_s/CIN</td>
</tr>
<tr>
<td>5.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_6_s/COUT</td>
</tr>
<tr>
<td>5.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_7_s/CIN</td>
</tr>
<tr>
<td>5.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_7_s/COUT</td>
</tr>
<tr>
<td>5.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_8_s/CIN</td>
</tr>
<tr>
<td>5.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_8_s/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_9_s/CIN</td>
</tr>
<tr>
<td>5.859</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>fifo_sc_inst/rbin_next_9_s/SUM</td>
</tr>
<tr>
<td>6.339</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n112_s0/I1</td>
</tr>
<tr>
<td>7.438</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n112_s0/F</td>
</tr>
<tr>
<td>7.918</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_9_s/I0</td>
</tr>
<tr>
<td>8.901</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_9_s/SUM</td>
</tr>
<tr>
<td>9.381</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/Wnum_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/Wnum_9_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>fifo_sc_inst/Wnum_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.178, 64.433%; route: 2.400, 29.864%; tC2Q: 0.458, 5.703%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>fifo_sc_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n78_s0/I0</td>
</tr>
<tr>
<td>3.315</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n78_s0/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_0_s/I1</td>
</tr>
<tr>
<td>4.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_0_s/COUT</td>
</tr>
<tr>
<td>4.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_1_s/CIN</td>
</tr>
<tr>
<td>4.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_1_s/COUT</td>
</tr>
<tr>
<td>4.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_2_s/CIN</td>
</tr>
<tr>
<td>5.460</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>fifo_sc_inst/rbin_next_2_s/SUM</td>
</tr>
<tr>
<td>5.940</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n135_s0/I0</td>
</tr>
<tr>
<td>6.898</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n135_s0/COUT</td>
</tr>
<tr>
<td>6.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n136_s0/CIN</td>
</tr>
<tr>
<td>6.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n136_s0/COUT</td>
</tr>
<tr>
<td>6.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n137_s0/CIN</td>
</tr>
<tr>
<td>7.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n137_s0/COUT</td>
</tr>
<tr>
<td>7.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n138_s0/CIN</td>
</tr>
<tr>
<td>7.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>7.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>7.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>7.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>7.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>7.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n141_s0/CIN</td>
</tr>
<tr>
<td>7.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n141_s0/COUT</td>
</tr>
<tr>
<td>7.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n142_s0/CIN</td>
</tr>
<tr>
<td>7.297</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/n142_s0/COUT</td>
</tr>
<tr>
<td>7.777</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n13_s0/I2</td>
</tr>
<tr>
<td>8.579</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>fifo_sc_inst/n13_s0/F</td>
</tr>
<tr>
<td>8.942</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/mem_mem_0_0_s/CEB</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.158</td>
<td>-0.187</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.856, 63.917%; route: 2.283, 30.050%; tC2Q: 0.458, 6.033%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_sc_inst/Wnum_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>fifo_sc_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n78_s0/I0</td>
</tr>
<tr>
<td>3.315</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n78_s0/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_0_s/I1</td>
</tr>
<tr>
<td>4.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_0_s/COUT</td>
</tr>
<tr>
<td>4.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_1_s/CIN</td>
</tr>
<tr>
<td>4.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_1_s/COUT</td>
</tr>
<tr>
<td>4.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_2_s/CIN</td>
</tr>
<tr>
<td>4.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_2_s/COUT</td>
</tr>
<tr>
<td>4.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_3_s/CIN</td>
</tr>
<tr>
<td>5.517</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>fifo_sc_inst/rbin_next_3_s/SUM</td>
</tr>
<tr>
<td>5.997</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_3_s/I1</td>
</tr>
<tr>
<td>7.042</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_3_s/COUT</td>
</tr>
<tr>
<td>7.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_4_s/CIN</td>
</tr>
<tr>
<td>7.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_4_s/COUT</td>
</tr>
<tr>
<td>7.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_5_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_5_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_6_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_6_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_7_s/CIN</td>
</tr>
<tr>
<td>7.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_7_s/COUT</td>
</tr>
<tr>
<td>7.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_8_s/CIN</td>
</tr>
<tr>
<td>7.833</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_8_s/SUM</td>
</tr>
<tr>
<td>8.313</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/Wnum_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/Wnum_8_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>fifo_sc_inst/Wnum_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.590, 65.870%; route: 1.920, 27.553%; tC2Q: 0.458, 6.577%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_sc_inst/Wnum_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>fifo_sc_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n78_s0/I0</td>
</tr>
<tr>
<td>3.315</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/n78_s0/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_0_s/I1</td>
</tr>
<tr>
<td>4.840</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_0_s/COUT</td>
</tr>
<tr>
<td>4.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_1_s/CIN</td>
</tr>
<tr>
<td>4.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_1_s/COUT</td>
</tr>
<tr>
<td>4.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_2_s/CIN</td>
</tr>
<tr>
<td>4.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/rbin_next_2_s/COUT</td>
</tr>
<tr>
<td>4.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/rbin_next_3_s/CIN</td>
</tr>
<tr>
<td>5.517</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>fifo_sc_inst/rbin_next_3_s/SUM</td>
</tr>
<tr>
<td>5.997</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_3_s/I1</td>
</tr>
<tr>
<td>7.042</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_3_s/COUT</td>
</tr>
<tr>
<td>7.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_4_s/CIN</td>
</tr>
<tr>
<td>7.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_4_s/COUT</td>
</tr>
<tr>
<td>7.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_5_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_5_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_6_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_6_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>fifo_sc_inst/wcnt_sub_7_s/CIN</td>
</tr>
<tr>
<td>7.776</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/wcnt_sub_7_s/SUM</td>
</tr>
<tr>
<td>8.256</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fifo_sc_inst/Wnum_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>Clk_ibuf/O</td>
</tr>
<tr>
<td>11.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fifo_sc_inst/Wnum_7_s0/CLK</td>
</tr>
<tr>
<td>10.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>fifo_sc_inst/Wnum_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.533, 65.588%; route: 1.920, 27.780%; tC2Q: 0.458, 6.632%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
