{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 17:28:03 2020 " "Info: Processing started: Thu Nov 12 17:28:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[3\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[3\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[2\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[2\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode7Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode7Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[3\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[3\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[2\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[2\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode1Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode1Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode7Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode7Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode1Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode1Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LightSensor:LS\|clk_tmp " "Info: Detected ripple clock \"LightSensor:LS\|clk_tmp\" as buffer" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LightSensor:LS\|clk_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DigitalTubeCounter:DTC\|Mux27~0 " "Info: Detected gated clock \"DigitalTubeCounter:DTC\|Mux27~0\" as buffer" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigitalTubeCounter:DTC\|Mux27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DigitalTubeCounter:DTC\|Mux27~1 " "Info: Detected gated clock \"DigitalTubeCounter:DTC\|Mux27~1\" as buffer" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigitalTubeCounter:DTC\|Mux27~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[1\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[1\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[2\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[2\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[0\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[0\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[3\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[3\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[4\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[4\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "crossover1000:crossover\|clk_tmp " "Info: Detected ripple clock \"crossover1000:crossover\|clk_tmp\" as buffer" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "crossover1000:crossover\|clk_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[5\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[5\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:maincounter\|cnt_tmp\[3\] register LightSensor:LS\|CurrentState.readIn 46.32 MHz 21.588 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.32 MHz between source register \"counter:maincounter\|cnt_tmp\[3\]\" and destination register \"LightSensor:LS\|CurrentState.readIn\" (period= 21.588 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.750 ns + Longest register register " "Info: + Longest register to register delay is 9.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:maincounter\|cnt_tmp\[3\] 1 REG LC_X14_Y8_N4 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y8_N4; Fanout = 43; REG Node = 'counter:maincounter\|cnt_tmp\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.156 ns) + CELL(0.200 ns) 3.356 ns counter:maincounter\|TrafficState\[2\]~3 2 COMB LC_X14_Y7_N0 1 " "Info: 2: + IC(3.156 ns) + CELL(0.200 ns) = 3.356 ns; Loc. = LC_X14_Y7_N0; Fanout = 1; COMB Node = 'counter:maincounter\|TrafficState\[2\]~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.356 ns" { counter:maincounter|cnt_tmp[3] counter:maincounter|TrafficState[2]~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.511 ns) 4.650 ns counter:maincounter\|TrafficState\[2\]~5 3 COMB LC_X14_Y7_N7 7 " "Info: 3: + IC(0.783 ns) + CELL(0.511 ns) = 4.650 ns; Loc. = LC_X14_Y7_N7; Fanout = 7; COMB Node = 'counter:maincounter\|TrafficState\[2\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.294 ns" { counter:maincounter|TrafficState[2]~3 counter:maincounter|TrafficState[2]~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.511 ns) 7.143 ns dotdisp:dot_array\|Mux15~0 4 COMB LC_X14_Y9_N0 6 " "Info: 4: + IC(1.982 ns) + CELL(0.511 ns) = 7.143 ns; Loc. = LC_X14_Y9_N0; Fanout = 6; COMB Node = 'dotdisp:dot_array\|Mux15~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.493 ns" { counter:maincounter|TrafficState[2]~5 dotdisp:dot_array|Mux15~0 } "NODE_NAME" } } { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.591 ns) 9.750 ns LightSensor:LS\|CurrentState.readIn 5 REG LC_X13_Y7_N8 3 " "Info: 5: + IC(2.016 ns) + CELL(0.591 ns) = 9.750 ns; Loc. = LC_X13_Y7_N8; Fanout = 3; REG Node = 'LightSensor:LS\|CurrentState.readIn'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.607 ns" { dotdisp:dot_array|Mux15~0 LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.813 ns ( 18.59 % ) " "Info: Total cell delay = 1.813 ns ( 18.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.937 ns ( 81.41 % ) " "Info: Total interconnect delay = 7.937 ns ( 81.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.750 ns" { counter:maincounter|cnt_tmp[3] counter:maincounter|TrafficState[2]~3 counter:maincounter|TrafficState[2]~5 dotdisp:dot_array|Mux15~0 LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.750 ns" { counter:maincounter|cnt_tmp[3] {} counter:maincounter|TrafficState[2]~3 {} counter:maincounter|TrafficState[2]~5 {} dotdisp:dot_array|Mux15~0 {} LightSensor:LS|CurrentState.readIn {} } { 0.000ns 3.156ns 0.783ns 1.982ns 2.016ns } { 0.000ns 0.200ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.335 ns - Smallest " "Info: - Smallest clock skew is -0.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.462 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns LightSensor:LS\|clk_tmp 2 REG LC_X14_Y4_N8 16 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y4_N8; Fanout = 16; REG Node = 'LightSensor:LS\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk LightSensor:LS|clk_tmp } "NODE_NAME" } } { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.349 ns) + CELL(0.918 ns) 9.462 ns LightSensor:LS\|CurrentState.readIn 3 REG LC_X13_Y7_N8 3 " "Info: 3: + IC(4.349 ns) + CELL(0.918 ns) = 9.462 ns; Loc. = LC_X13_Y7_N8; Fanout = 3; REG Node = 'LightSensor:LS\|CurrentState.readIn'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.267 ns" { LightSensor:LS|clk_tmp LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.67 % ) " "Info: Total cell delay = 3.375 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.087 ns ( 64.33 % ) " "Info: Total interconnect delay = 6.087 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.462 ns" { clk LightSensor:LS|clk_tmp LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.462 ns" { clk {} clk~combout {} LightSensor:LS|clk_tmp {} LightSensor:LS|CurrentState.readIn {} } { 0.000ns 0.000ns 1.738ns 4.349ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.797 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X12_Y10_N9 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y10_N9; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.918 ns) 9.797 ns counter:maincounter\|cnt_tmp\[3\] 3 REG LC_X14_Y8_N4 43 " "Info: 3: + IC(4.684 ns) + CELL(0.918 ns) = 9.797 ns; Loc. = LC_X14_Y8_N4; Fanout = 43; REG Node = 'counter:maincounter\|cnt_tmp\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.602 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.45 % ) " "Info: Total cell delay = 3.375 ns ( 34.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.422 ns ( 65.55 % ) " "Info: Total interconnect delay = 6.422 ns ( 65.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.797 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.797 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} } { 0.000ns 0.000ns 1.738ns 4.684ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.462 ns" { clk LightSensor:LS|clk_tmp LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.462 ns" { clk {} clk~combout {} LightSensor:LS|clk_tmp {} LightSensor:LS|CurrentState.readIn {} } { 0.000ns 0.000ns 1.738ns 4.349ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.797 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.797 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} } { 0.000ns 0.000ns 1.738ns 4.684ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } } { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.750 ns" { counter:maincounter|cnt_tmp[3] counter:maincounter|TrafficState[2]~3 counter:maincounter|TrafficState[2]~5 dotdisp:dot_array|Mux15~0 LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.750 ns" { counter:maincounter|cnt_tmp[3] {} counter:maincounter|TrafficState[2]~3 {} counter:maincounter|TrafficState[2]~5 {} dotdisp:dot_array|Mux15~0 {} LightSensor:LS|CurrentState.readIn {} } { 0.000ns 3.156ns 0.783ns 1.982ns 2.016ns } { 0.000ns 0.200ns 0.511ns 0.511ns 0.591ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.462 ns" { clk LightSensor:LS|clk_tmp LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.462 ns" { clk {} clk~combout {} LightSensor:LS|clk_tmp {} LightSensor:LS|CurrentState.readIn {} } { 0.000ns 0.000ns 1.738ns 4.349ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.797 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.797 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} } { 0.000ns 0.000ns 1.738ns 4.684ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 65 " "Warning: Circuit may not operate. Detected 65 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:maincounter\|cnt_tmp\[5\] DigitalTubeCounter:DTC\|TubeCode6Out\[3\] clk 4.29 ns " "Info: Found hold time violation between source  pin or register \"counter:maincounter\|cnt_tmp\[5\]\" and destination pin or register \"DigitalTubeCounter:DTC\|TubeCode6Out\[3\]\" for clock \"clk\" (Hold time is 4.29 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.460 ns + Largest " "Info: + Largest clock skew is 10.460 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 20.257 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 20.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X12_Y10_N9 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y10_N9; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.294 ns) 10.173 ns counter:maincounter\|cnt_tmp\[1\] 3 REG LC_X14_Y8_N2 37 " "Info: 3: + IC(4.684 ns) + CELL(1.294 ns) = 10.173 ns; Loc. = LC_X14_Y8_N2; Fanout = 37; REG Node = 'counter:maincounter\|cnt_tmp\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.978 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.511 ns) 12.163 ns DigitalTubeCounter:DTC\|Mux27~0 4 COMB LC_X14_Y8_N8 1 " "Info: 4: + IC(1.479 ns) + CELL(0.511 ns) = 12.163 ns; Loc. = LC_X14_Y8_N8; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.990 ns" { counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.740 ns) 14.067 ns DigitalTubeCounter:DTC\|Mux27~1 5 COMB LC_X13_Y8_N9 12 " "Info: 5: + IC(1.164 ns) + CELL(0.740 ns) = 14.067 ns; Loc. = LC_X13_Y8_N9; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.904 ns" { DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.679 ns) + CELL(0.511 ns) 20.257 ns DigitalTubeCounter:DTC\|TubeCode6Out\[3\] 6 REG LC_X5_Y10_N1 7 " "Info: 6: + IC(5.679 ns) + CELL(0.511 ns) = 20.257 ns; Loc. = LC_X5_Y10_N1; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.190 ns" { DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[3] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.513 ns ( 27.22 % ) " "Info: Total cell delay = 5.513 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.744 ns ( 72.78 % ) " "Info: Total interconnect delay = 14.744 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.257 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.257 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[1] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode6Out[3] {} } { 0.000ns 0.000ns 1.738ns 4.684ns 1.479ns 1.164ns 5.679ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.797 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 9.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X12_Y10_N9 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y10_N9; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.918 ns) 9.797 ns counter:maincounter\|cnt_tmp\[5\] 3 REG LC_X14_Y8_N6 21 " "Info: 3: + IC(4.684 ns) + CELL(0.918 ns) = 9.797 ns; Loc. = LC_X14_Y8_N6; Fanout = 21; REG Node = 'counter:maincounter\|cnt_tmp\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.602 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[5] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.45 % ) " "Info: Total cell delay = 3.375 ns ( 34.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.422 ns ( 65.55 % ) " "Info: Total interconnect delay = 6.422 ns ( 65.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.797 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.797 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[5] {} } { 0.000ns 0.000ns 1.738ns 4.684ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.257 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.257 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[1] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode6Out[3] {} } { 0.000ns 0.000ns 1.738ns 4.684ns 1.479ns 1.164ns 5.679ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns 0.511ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.797 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.797 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[5] {} } { 0.000ns 0.000ns 1.738ns 4.684ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.794 ns - Shortest register register " "Info: - Shortest register to register delay is 5.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:maincounter\|cnt_tmp\[5\] 1 REG LC_X14_Y8_N6 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y8_N6; Fanout = 21; REG Node = 'counter:maincounter\|cnt_tmp\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:maincounter|cnt_tmp[5] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.511 ns) 2.135 ns DigitalTubeCounter:DTC\|TubeCode6Out\[3\]~3 2 COMB LC_X13_Y8_N4 1 " "Info: 2: + IC(1.624 ns) + CELL(0.511 ns) = 2.135 ns; Loc. = LC_X13_Y8_N4; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[3\]~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.135 ns" { counter:maincounter|cnt_tmp[5] DigitalTubeCounter:DTC|TubeCode6Out[3]~3 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.919 ns) + CELL(0.740 ns) 5.794 ns DigitalTubeCounter:DTC\|TubeCode6Out\[3\] 3 REG LC_X5_Y10_N1 7 " "Info: 3: + IC(2.919 ns) + CELL(0.740 ns) = 5.794 ns; Loc. = LC_X5_Y10_N1; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.659 ns" { DigitalTubeCounter:DTC|TubeCode6Out[3]~3 DigitalTubeCounter:DTC|TubeCode6Out[3] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 21.59 % ) " "Info: Total cell delay = 1.251 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.543 ns ( 78.41 % ) " "Info: Total interconnect delay = 4.543 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.794 ns" { counter:maincounter|cnt_tmp[5] DigitalTubeCounter:DTC|TubeCode6Out[3]~3 DigitalTubeCounter:DTC|TubeCode6Out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.794 ns" { counter:maincounter|cnt_tmp[5] {} DigitalTubeCounter:DTC|TubeCode6Out[3]~3 {} DigitalTubeCounter:DTC|TubeCode6Out[3] {} } { 0.000ns 1.624ns 2.919ns } { 0.000ns 0.511ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.257 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode6Out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.257 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[1] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode6Out[3] {} } { 0.000ns 0.000ns 1.738ns 4.684ns 1.479ns 1.164ns 5.679ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns 0.511ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.797 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.797 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[5] {} } { 0.000ns 0.000ns 1.738ns 4.684ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.794 ns" { counter:maincounter|cnt_tmp[5] DigitalTubeCounter:DTC|TubeCode6Out[3]~3 DigitalTubeCounter:DTC|TubeCode6Out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.794 ns" { counter:maincounter|cnt_tmp[5] {} DigitalTubeCounter:DTC|TubeCode6Out[3]~3 {} DigitalTubeCounter:DTC|TubeCode6Out[3] {} } { 0.000ns 1.624ns 2.919ns } { 0.000ns 0.511ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LightSensor:LS\|CurrentState.readIn adjust clk 2.307 ns register " "Info: tsu for register \"LightSensor:LS\|CurrentState.readIn\" (data pin = \"adjust\", clock pin = \"clk\") is 2.307 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.436 ns + Longest pin register " "Info: + Longest pin to register delay is 11.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns adjust 1 PIN PIN_134 28 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 28; PIN Node = 'adjust'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adjust } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.399 ns) + CELL(0.511 ns) 5.042 ns counter:maincounter\|TrafficState\[2\]~3 2 COMB LC_X14_Y7_N0 1 " "Info: 2: + IC(3.399 ns) + CELL(0.511 ns) = 5.042 ns; Loc. = LC_X14_Y7_N0; Fanout = 1; COMB Node = 'counter:maincounter\|TrafficState\[2\]~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.910 ns" { adjust counter:maincounter|TrafficState[2]~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.511 ns) 6.336 ns counter:maincounter\|TrafficState\[2\]~5 3 COMB LC_X14_Y7_N7 7 " "Info: 3: + IC(0.783 ns) + CELL(0.511 ns) = 6.336 ns; Loc. = LC_X14_Y7_N7; Fanout = 7; COMB Node = 'counter:maincounter\|TrafficState\[2\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.294 ns" { counter:maincounter|TrafficState[2]~3 counter:maincounter|TrafficState[2]~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.511 ns) 8.829 ns dotdisp:dot_array\|Mux15~0 4 COMB LC_X14_Y9_N0 6 " "Info: 4: + IC(1.982 ns) + CELL(0.511 ns) = 8.829 ns; Loc. = LC_X14_Y9_N0; Fanout = 6; COMB Node = 'dotdisp:dot_array\|Mux15~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.493 ns" { counter:maincounter|TrafficState[2]~5 dotdisp:dot_array|Mux15~0 } "NODE_NAME" } } { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.591 ns) 11.436 ns LightSensor:LS\|CurrentState.readIn 5 REG LC_X13_Y7_N8 3 " "Info: 5: + IC(2.016 ns) + CELL(0.591 ns) = 11.436 ns; Loc. = LC_X13_Y7_N8; Fanout = 3; REG Node = 'LightSensor:LS\|CurrentState.readIn'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.607 ns" { dotdisp:dot_array|Mux15~0 LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 28.47 % ) " "Info: Total cell delay = 3.256 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.180 ns ( 71.53 % ) " "Info: Total interconnect delay = 8.180 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.436 ns" { adjust counter:maincounter|TrafficState[2]~3 counter:maincounter|TrafficState[2]~5 dotdisp:dot_array|Mux15~0 LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.436 ns" { adjust {} adjust~combout {} counter:maincounter|TrafficState[2]~3 {} counter:maincounter|TrafficState[2]~5 {} dotdisp:dot_array|Mux15~0 {} LightSensor:LS|CurrentState.readIn {} } { 0.000ns 0.000ns 3.399ns 0.783ns 1.982ns 2.016ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.462 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 9.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns LightSensor:LS\|clk_tmp 2 REG LC_X14_Y4_N8 16 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y4_N8; Fanout = 16; REG Node = 'LightSensor:LS\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk LightSensor:LS|clk_tmp } "NODE_NAME" } } { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.349 ns) + CELL(0.918 ns) 9.462 ns LightSensor:LS\|CurrentState.readIn 3 REG LC_X13_Y7_N8 3 " "Info: 3: + IC(4.349 ns) + CELL(0.918 ns) = 9.462 ns; Loc. = LC_X13_Y7_N8; Fanout = 3; REG Node = 'LightSensor:LS\|CurrentState.readIn'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.267 ns" { LightSensor:LS|clk_tmp LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.67 % ) " "Info: Total cell delay = 3.375 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.087 ns ( 64.33 % ) " "Info: Total interconnect delay = 6.087 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.462 ns" { clk LightSensor:LS|clk_tmp LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.462 ns" { clk {} clk~combout {} LightSensor:LS|clk_tmp {} LightSensor:LS|CurrentState.readIn {} } { 0.000ns 0.000ns 1.738ns 4.349ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.436 ns" { adjust counter:maincounter|TrafficState[2]~3 counter:maincounter|TrafficState[2]~5 dotdisp:dot_array|Mux15~0 LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.436 ns" { adjust {} adjust~combout {} counter:maincounter|TrafficState[2]~3 {} counter:maincounter|TrafficState[2]~5 {} dotdisp:dot_array|Mux15~0 {} LightSensor:LS|CurrentState.readIn {} } { 0.000ns 0.000ns 3.399ns 0.783ns 1.982ns 2.016ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.511ns 0.591ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.462 ns" { clk LightSensor:LS|clk_tmp LightSensor:LS|CurrentState.readIn } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.462 ns" { clk {} clk~combout {} LightSensor:LS|clk_tmp {} LightSensor:LS|CurrentState.readIn {} } { 0.000ns 0.000ns 1.738ns 4.349ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk TubeDispOut\[6\] DigitalTubeCounter:DTC\|TubeCode0Out\[0\] 31.631 ns register " "Info: tco from clock \"clk\" to destination pin \"TubeDispOut\[6\]\" through register \"DigitalTubeCounter:DTC\|TubeCode0Out\[0\]\" is 31.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.356 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 20.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X12_Y10_N9 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y10_N9; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.294 ns) 10.173 ns counter:maincounter\|cnt_tmp\[1\] 3 REG LC_X14_Y8_N2 37 " "Info: 3: + IC(4.684 ns) + CELL(1.294 ns) = 10.173 ns; Loc. = LC_X14_Y8_N2; Fanout = 37; REG Node = 'counter:maincounter\|cnt_tmp\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.978 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.511 ns) 12.163 ns DigitalTubeCounter:DTC\|Mux27~0 4 COMB LC_X14_Y8_N8 1 " "Info: 4: + IC(1.479 ns) + CELL(0.511 ns) = 12.163 ns; Loc. = LC_X14_Y8_N8; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.990 ns" { counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.740 ns) 14.067 ns DigitalTubeCounter:DTC\|Mux27~1 5 COMB LC_X13_Y8_N9 12 " "Info: 5: + IC(1.164 ns) + CELL(0.740 ns) = 14.067 ns; Loc. = LC_X13_Y8_N9; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.904 ns" { DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.778 ns) + CELL(0.511 ns) 20.356 ns DigitalTubeCounter:DTC\|TubeCode0Out\[0\] 6 REG LC_X6_Y10_N8 7 " "Info: 6: + IC(5.778 ns) + CELL(0.511 ns) = 20.356 ns; Loc. = LC_X6_Y10_N8; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode0Out\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.289 ns" { DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode0Out[0] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.513 ns ( 27.08 % ) " "Info: Total cell delay = 5.513 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.843 ns ( 72.92 % ) " "Info: Total interconnect delay = 14.843 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.356 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode0Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.356 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[1] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode0Out[0] {} } { 0.000ns 0.000ns 1.738ns 4.684ns 1.479ns 1.164ns 5.778ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.275 ns + Longest register pin " "Info: + Longest register to pin delay is 11.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalTubeCounter:DTC\|TubeCode0Out\[0\] 1 REG LC_X6_Y10_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y10_N8; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode0Out\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigitalTubeCounter:DTC|TubeCode0Out[0] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.914 ns) 2.748 ns DigitalTube:DT0\|Mux0~0 2 COMB LC_X3_Y10_N9 1 " "Info: 2: + IC(1.834 ns) + CELL(0.914 ns) = 2.748 ns; Loc. = LC_X3_Y10_N9; Fanout = 1; COMB Node = 'DigitalTube:DT0\|Mux0~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.748 ns" { DigitalTubeCounter:DTC|TubeCode0Out[0] DigitalTube:DT0|Mux0~0 } "NODE_NAME" } } { "DigitalTube.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTube.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.511 ns) 5.194 ns DigitalTubeComp:DigTube\|Mux4~1 3 COMB LC_X4_Y10_N0 1 " "Info: 3: + IC(1.935 ns) + CELL(0.511 ns) = 5.194 ns; Loc. = LC_X4_Y10_N0; Fanout = 1; COMB Node = 'DigitalTubeComp:DigTube\|Mux4~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.446 ns" { DigitalTube:DT0|Mux0~0 DigitalTubeComp:DigTube|Mux4~1 } "NODE_NAME" } } { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(2.322 ns) 11.275 ns TubeDispOut\[6\] 4 PIN PIN_62 0 " "Info: 4: + IC(3.759 ns) + CELL(2.322 ns) = 11.275 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'TubeDispOut\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.081 ns" { DigitalTubeComp:DigTube|Mux4~1 TubeDispOut[6] } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.747 ns ( 33.23 % ) " "Info: Total cell delay = 3.747 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.528 ns ( 66.77 % ) " "Info: Total interconnect delay = 7.528 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.275 ns" { DigitalTubeCounter:DTC|TubeCode0Out[0] DigitalTube:DT0|Mux0~0 DigitalTubeComp:DigTube|Mux4~1 TubeDispOut[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.275 ns" { DigitalTubeCounter:DTC|TubeCode0Out[0] {} DigitalTube:DT0|Mux0~0 {} DigitalTubeComp:DigTube|Mux4~1 {} TubeDispOut[6] {} } { 0.000ns 1.834ns 1.935ns 3.759ns } { 0.000ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.356 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode0Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.356 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[1] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode0Out[0] {} } { 0.000ns 0.000ns 1.738ns 4.684ns 1.479ns 1.164ns 5.778ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns 0.511ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.275 ns" { DigitalTubeCounter:DTC|TubeCode0Out[0] DigitalTube:DT0|Mux0~0 DigitalTubeComp:DigTube|Mux4~1 TubeDispOut[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.275 ns" { DigitalTubeCounter:DTC|TubeCode0Out[0] {} DigitalTube:DT0|Mux0~0 {} DigitalTubeComp:DigTube|Mux4~1 {} TubeDispOut[6] {} } { 0.000ns 1.834ns 1.935ns 3.759ns } { 0.000ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "adjust col_r\[1\] 17.824 ns Longest " "Info: Longest tpd from source pin \"adjust\" to destination pin \"col_r\[1\]\" is 17.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns adjust 1 PIN PIN_134 28 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 28; PIN Node = 'adjust'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adjust } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.399 ns) + CELL(0.511 ns) 5.042 ns counter:maincounter\|TrafficState\[2\]~3 2 COMB LC_X14_Y7_N0 1 " "Info: 2: + IC(3.399 ns) + CELL(0.511 ns) = 5.042 ns; Loc. = LC_X14_Y7_N0; Fanout = 1; COMB Node = 'counter:maincounter\|TrafficState\[2\]~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.910 ns" { adjust counter:maincounter|TrafficState[2]~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.511 ns) 6.336 ns counter:maincounter\|TrafficState\[2\]~5 3 COMB LC_X14_Y7_N7 7 " "Info: 3: + IC(0.783 ns) + CELL(0.511 ns) = 6.336 ns; Loc. = LC_X14_Y7_N7; Fanout = 7; COMB Node = 'counter:maincounter\|TrafficState\[2\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.294 ns" { counter:maincounter|TrafficState[2]~3 counter:maincounter|TrafficState[2]~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.511 ns) 8.821 ns counter:maincounter\|TrafficState\[1\]~6 4 COMB LC_X14_Y9_N5 7 " "Info: 4: + IC(1.974 ns) + CELL(0.511 ns) = 8.821 ns; Loc. = LC_X14_Y9_N5; Fanout = 7; COMB Node = 'counter:maincounter\|TrafficState\[1\]~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { counter:maincounter|TrafficState[2]~5 counter:maincounter|TrafficState[1]~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.200 ns) 11.159 ns dotdisp:dot_array\|Mux21~2 5 COMB LC_X14_Y7_N8 1 " "Info: 5: + IC(2.138 ns) + CELL(0.200 ns) = 11.159 ns; Loc. = LC_X14_Y7_N8; Fanout = 1; COMB Node = 'dotdisp:dot_array\|Mux21~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.338 ns" { counter:maincounter|TrafficState[1]~6 dotdisp:dot_array|Mux21~2 } "NODE_NAME" } } { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.343 ns) + CELL(2.322 ns) 17.824 ns col_r\[1\] 6 PIN PIN_21 0 " "Info: 6: + IC(4.343 ns) + CELL(2.322 ns) = 17.824 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'col_r\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.665 ns" { dotdisp:dot_array|Mux21~2 col_r[1] } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.187 ns ( 29.10 % ) " "Info: Total cell delay = 5.187 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.637 ns ( 70.90 % ) " "Info: Total interconnect delay = 12.637 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "17.824 ns" { adjust counter:maincounter|TrafficState[2]~3 counter:maincounter|TrafficState[2]~5 counter:maincounter|TrafficState[1]~6 dotdisp:dot_array|Mux21~2 col_r[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "17.824 ns" { adjust {} adjust~combout {} counter:maincounter|TrafficState[2]~3 {} counter:maincounter|TrafficState[2]~5 {} counter:maincounter|TrafficState[1]~6 {} dotdisp:dot_array|Mux21~2 {} col_r[1] {} } { 0.000ns 0.000ns 3.399ns 0.783ns 1.974ns 2.138ns 4.343ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DigitalTubeCounter:DTC\|TubeCode7Out\[0\] adjust clk 12.813 ns register " "Info: th for register \"DigitalTubeCounter:DTC\|TubeCode7Out\[0\]\" (data pin = \"adjust\", clock pin = \"clk\") is 12.813 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 20.288 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 20.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 29; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X12_Y10_N9 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y10_N9; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.294 ns) 10.173 ns counter:maincounter\|cnt_tmp\[1\] 3 REG LC_X14_Y8_N2 37 " "Info: 3: + IC(4.684 ns) + CELL(1.294 ns) = 10.173 ns; Loc. = LC_X14_Y8_N2; Fanout = 37; REG Node = 'counter:maincounter\|cnt_tmp\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.978 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.511 ns) 12.163 ns DigitalTubeCounter:DTC\|Mux27~0 4 COMB LC_X14_Y8_N8 1 " "Info: 4: + IC(1.479 ns) + CELL(0.511 ns) = 12.163 ns; Loc. = LC_X14_Y8_N8; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.990 ns" { counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.740 ns) 14.067 ns DigitalTubeCounter:DTC\|Mux27~1 5 COMB LC_X13_Y8_N9 12 " "Info: 5: + IC(1.164 ns) + CELL(0.740 ns) = 14.067 ns; Loc. = LC_X13_Y8_N9; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux27~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.904 ns" { DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.710 ns) + CELL(0.511 ns) 20.288 ns DigitalTubeCounter:DTC\|TubeCode7Out\[0\] 6 REG LC_X4_Y10_N5 4 " "Info: 6: + IC(5.710 ns) + CELL(0.511 ns) = 20.288 ns; Loc. = LC_X4_Y10_N5; Fanout = 4; REG Node = 'DigitalTubeCounter:DTC\|TubeCode7Out\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.221 ns" { DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.513 ns ( 27.17 % ) " "Info: Total cell delay = 5.513 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.775 ns ( 72.83 % ) " "Info: Total interconnect delay = 14.775 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.288 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.288 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[1] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode7Out[0] {} } { 0.000ns 0.000ns 1.738ns 4.684ns 1.479ns 1.164ns 5.710ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.475 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns adjust 1 PIN PIN_134 28 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 28; PIN Node = 'adjust'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adjust } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.865 ns) + CELL(0.200 ns) 4.197 ns DigitalTubeCounter:DTC\|TubeCode7Out\[0\]~3 2 COMB LC_X8_Y8_N4 1 " "Info: 2: + IC(2.865 ns) + CELL(0.200 ns) = 4.197 ns; Loc. = LC_X8_Y8_N4; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|TubeCode7Out\[0\]~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.065 ns" { adjust DigitalTubeCounter:DTC|TubeCode7Out[0]~3 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.364 ns) + CELL(0.914 ns) 7.475 ns DigitalTubeCounter:DTC\|TubeCode7Out\[0\] 3 REG LC_X4_Y10_N5 4 " "Info: 3: + IC(2.364 ns) + CELL(0.914 ns) = 7.475 ns; Loc. = LC_X4_Y10_N5; Fanout = 4; REG Node = 'DigitalTubeCounter:DTC\|TubeCode7Out\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.278 ns" { DigitalTubeCounter:DTC|TubeCode7Out[0]~3 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.246 ns ( 30.05 % ) " "Info: Total cell delay = 2.246 ns ( 30.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.229 ns ( 69.95 % ) " "Info: Total interconnect delay = 5.229 ns ( 69.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.475 ns" { adjust DigitalTubeCounter:DTC|TubeCode7Out[0]~3 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.475 ns" { adjust {} adjust~combout {} DigitalTubeCounter:DTC|TubeCode7Out[0]~3 {} DigitalTubeCounter:DTC|TubeCode7Out[0] {} } { 0.000ns 0.000ns 2.865ns 2.364ns } { 0.000ns 1.132ns 0.200ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "20.288 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[1] DigitalTubeCounter:DTC|Mux27~0 DigitalTubeCounter:DTC|Mux27~1 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "20.288 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[1] {} DigitalTubeCounter:DTC|Mux27~0 {} DigitalTubeCounter:DTC|Mux27~1 {} DigitalTubeCounter:DTC|TubeCode7Out[0] {} } { 0.000ns 0.000ns 1.738ns 4.684ns 1.479ns 1.164ns 5.710ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns 0.511ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.475 ns" { adjust DigitalTubeCounter:DTC|TubeCode7Out[0]~3 DigitalTubeCounter:DTC|TubeCode7Out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.475 ns" { adjust {} adjust~combout {} DigitalTubeCounter:DTC|TubeCode7Out[0]~3 {} DigitalTubeCounter:DTC|TubeCode7Out[0] {} } { 0.000ns 0.000ns 2.865ns 2.364ns } { 0.000ns 1.132ns 0.200ns 0.914ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 17:28:04 2020 " "Info: Processing ended: Thu Nov 12 17:28:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
