/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     c8_ctrl block
 *****************************************************************************/
#ifndef _C8_CTRL_REGS_H
#define _C8_CTRL_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1          0x00000c00
#define PMC_MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2          0x00000c08
#define PMC_MTSB_FSM_REG_STAT_INT_EN                  0x00000c20
#define PMC_MTSB_FSM_REG_STAT_INT_EVENT               0x00000c28
#define PMC_MTSB_FSM_REG_STAT_INT                     0x00000c30
#define PMC_MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_ 0x00000c38
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_1        0x00000c40
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2        0x00000c44
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3        0x00000c48
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4        0x00000c4c
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_5        0x00000c50
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6        0x00000c54
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_7        0x00000c58
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8        0x00000c5c
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9        0x00000c60
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10       0x00000c64
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11       0x00000c68
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12       0x00000c6c
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13       0x00000c70
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14       0x00000c74
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15       0x00000c78
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16       0x00000c7c
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17       0x00000c80
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_18       0x00000c84
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19       0x00000c88

/*-----------------------------------------.
 | Register 0x00000c00 MTSB_FSM_LANE_CFG_1 |
 +-----------------------------------------+
 | bit  10 R/W  ADAPT_CLK_ENB_OVR          |
 | bit  9  R/W  ADAPT_CLK_ENB_OVR_EN       |
 | bit  8  R/W  ADAPT_ENB_OVR              |
 | bit  7  R/W  ADAPT_ENB_OVR_EN           |
 | bit  6  R/W  FORCE_ENABLE_COUNTER_TRIG  |
 | bit  5  R/W  ADAPT_STATUS_0_OVR         |
 | bit  4  R/W  ADAPT_STATUS_0_OVR_EN      |
 | bit  3  R/W  ADAPT_INIT_FORCE           |
 | bit  2  R/W  TO_PCS_PMA_OVR_EN          |
 | bit  1  R/W  FROM_PCS_PMA_OVR_EN        |
 | bit  0  R/W  RESET_ADPT_FSM             |
 +----------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_UNUSED_MASK                   0xfffff800
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_CLK_ENB_OVR_MSK         0x00000400
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_CLK_ENB_OVR_OFF         10
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_CLK_ENB_OVR_EN_MSK      0x00000200
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_CLK_ENB_OVR_EN_OFF      9
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_ENB_OVR_MSK             0x00000100
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_ENB_OVR_OFF             8
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_ENB_OVR_EN_MSK          0x00000080
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_ENB_OVR_EN_OFF          7
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_FORCE_ENABLE_COUNTER_TRIG_MSK 0x00000040
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_FORCE_ENABLE_COUNTER_TRIG_OFF 6
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_STATUS_0_OVR_MSK        0x00000020
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_STATUS_0_OVR_OFF        5
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_STATUS_0_OVR_EN_MSK     0x00000010
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_STATUS_0_OVR_EN_OFF     4
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_INIT_FORCE_MSK          0x00000008
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_ADAPT_INIT_FORCE_OFF          3
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_TO_PCS_PMA_OVR_EN_MSK         0x00000004
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_TO_PCS_PMA_OVR_EN_OFF         2
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_FROM_PCS_PMA_OVR_EN_MSK       0x00000002
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_FROM_PCS_PMA_OVR_EN_OFF       1
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_RESET_ADPT_FSM_MSK            0x00000001
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_1_BIT_RESET_ADPT_FSM_OFF            0

/*-----------------------------------------.
 | Register 0x00000c08 MTSB_FSM_LANE_CFG_2 |
 +-----------------------------------------+
 | bit  20:18 R/W  PRELOAD_ADC_INDEX_GEN3  |
 | bit  17:15 R/W  PRELOAD_ADC_INDEX_GEN2  |
 | bit  14:12 R/W  PRELOAD_ADC_INDEX_GEN1  |
 | bit  11:9  R/W  PRELOAD_FFE_INDEX_GEN3  |
 | bit  8:6   R/W  PRELOAD_FFE_INDEX_GEN2  |
 | bit  5:3   R/W  PRELOAD_FFE_INDEX_GEN1  |
 | bit  2     R/W  PRELOAD_LUT_EN_GEN3     |
 | bit  1     R/W  PRELOAD_LUT_EN_GEN2     |
 | bit  0     R/W  PRELOAD_LUT_EN_GEN1     |
 +----------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_UNUSED_MASK                0xffe00000
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_ADC_INDEX_GEN3_MSK 0x001c0000
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_ADC_INDEX_GEN3_OFF 18
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_ADC_INDEX_GEN2_MSK 0x00038000
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_ADC_INDEX_GEN2_OFF 15
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_ADC_INDEX_GEN1_MSK 0x00007000
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_ADC_INDEX_GEN1_OFF 12
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_FFE_INDEX_GEN3_MSK 0x00000e00
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_FFE_INDEX_GEN3_OFF 9
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_FFE_INDEX_GEN2_MSK 0x000001c0
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_FFE_INDEX_GEN2_OFF 6
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_FFE_INDEX_GEN1_MSK 0x00000038
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_FFE_INDEX_GEN1_OFF 3
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_LUT_EN_GEN3_MSK    0x00000004
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_LUT_EN_GEN3_OFF    2
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_LUT_EN_GEN2_MSK    0x00000002
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_LUT_EN_GEN2_OFF    1
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_LUT_EN_GEN1_MSK    0x00000001
#define MTSB_FSM_REG_MTSB_FSM_LANE_CFG_2_BIT_PRELOAD_LUT_EN_GEN1_OFF    0

/*---------------------------------.
 | Register 0x00000c20 STAT_INT_EN |
 +---------------------------------+
 | bit  4 R/W  ADAPT_STATUS_0_E    |
 | bit  3 R/W  RX_ADAPT_DONE_E     |
 | bit  2 R/W  GEN_RATE_1_E        |
 | bit  1 R/W  GEN_RATE_0_E        |
 | bit  0 R/W  RX_ADAPT_START_E    |
 +--------------------------------*/
#define PMC_MTSB_FSM_REG_STAT_INT_EN_UNUSED_MASK          0xffffffe0
#define MTSB_FSM_REG_STAT_INT_EN_BIT_ADAPT_STATUS_0_E_MSK 0x00000010
#define MTSB_FSM_REG_STAT_INT_EN_BIT_ADAPT_STATUS_0_E_OFF 4
#define MTSB_FSM_REG_STAT_INT_EN_BIT_RX_ADAPT_DONE_E_MSK  0x00000008
#define MTSB_FSM_REG_STAT_INT_EN_BIT_RX_ADAPT_DONE_E_OFF  3
#define MTSB_FSM_REG_STAT_INT_EN_BIT_GEN_RATE_1_E_MSK     0x00000004
#define MTSB_FSM_REG_STAT_INT_EN_BIT_GEN_RATE_1_E_OFF     2
#define MTSB_FSM_REG_STAT_INT_EN_BIT_GEN_RATE_0_E_MSK     0x00000002
#define MTSB_FSM_REG_STAT_INT_EN_BIT_GEN_RATE_0_E_OFF     1
#define MTSB_FSM_REG_STAT_INT_EN_BIT_RX_ADAPT_START_E_MSK 0x00000001
#define MTSB_FSM_REG_STAT_INT_EN_BIT_RX_ADAPT_START_E_OFF 0

/*------------------------------------.
 | Register 0x00000c28 STAT_INT_EVENT |
 +------------------------------------+
 | bit  4 R/W  ADAPT_STATUS_0_I       |
 | bit  3 R/W  RX_ADAPT_DONE_I        |
 | bit  2 R/W  GEN_RATE_1_I           |
 | bit  1 R/W  GEN_RATE_0_I           |
 | bit  0 R/W  RX_ADAPT_START_I       |
 +-----------------------------------*/
#define PMC_MTSB_FSM_REG_STAT_INT_EVENT_UNUSED_MASK          0xffffffe0
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADAPT_STATUS_0_I_MSK 0x00000010
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_ADAPT_STATUS_0_I_OFF 4
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_RX_ADAPT_DONE_I_MSK  0x00000008
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_RX_ADAPT_DONE_I_OFF  3
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_GEN_RATE_1_I_MSK     0x00000004
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_GEN_RATE_1_I_OFF     2
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_GEN_RATE_0_I_MSK     0x00000002
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_GEN_RATE_0_I_OFF     1
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_RX_ADAPT_START_I_MSK 0x00000001
#define MTSB_FSM_REG_STAT_INT_EVENT_BIT_RX_ADAPT_START_I_OFF 0

/*------------------------------.
 | Register 0x00000c30 STAT_INT |
 +------------------------------+
 | bit  4 R  ADAPT_STATUS_0_V   |
 | bit  3 R  RX_ADAPT_DONE_V    |
 | bit  2 R  GEN_RATE_1_V       |
 | bit  1 R  GEN_RATE_0_V       |
 | bit  0 R  RX_ADAPT_START_V   |
 +-----------------------------*/
#define PMC_MTSB_FSM_REG_STAT_INT_UNUSED_MASK          0xffffffe0
#define MTSB_FSM_REG_STAT_INT_BIT_ADAPT_STATUS_0_V_MSK 0x00000010
#define MTSB_FSM_REG_STAT_INT_BIT_ADAPT_STATUS_0_V_OFF 4
#define MTSB_FSM_REG_STAT_INT_BIT_RX_ADAPT_DONE_V_MSK  0x00000008
#define MTSB_FSM_REG_STAT_INT_BIT_RX_ADAPT_DONE_V_OFF  3
#define MTSB_FSM_REG_STAT_INT_BIT_GEN_RATE_1_V_MSK     0x00000004
#define MTSB_FSM_REG_STAT_INT_BIT_GEN_RATE_1_V_OFF     2
#define MTSB_FSM_REG_STAT_INT_BIT_GEN_RATE_0_V_MSK     0x00000002
#define MTSB_FSM_REG_STAT_INT_BIT_GEN_RATE_0_V_OFF     1
#define MTSB_FSM_REG_STAT_INT_BIT_RX_ADAPT_START_V_MSK 0x00000001
#define MTSB_FSM_REG_STAT_INT_BIT_RX_ADAPT_START_V_OFF 0

/*--------------------------------------------------.
 | Register 0x00000c38 MTSB_FSM_LANE_OBSERVABILITY_ |
 +--------------------------------------------------+
 | bit  8:6 R    ADPT_STATE_OBS                     |
 | bit  5   R/W  CAPTURE_REQ_ADPT_STATE             |
 | bit  4   R    RX_ADAPT_DONE_OBS                  |
 | bit  3:2 R    GEN_RATE_OBS                       |
 | bit  1   R    RX_ADAPT_START_OBS                 |
 | bit  0   R/W  CAPTURE_REQ_PCS_PMA                |
 +-------------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_UNUSED_MASK                0xfffffe00
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_ADPT_STATE_OBS_MSK         0x000001c0
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_ADPT_STATE_OBS_OFF         6
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_CAPTURE_REQ_ADPT_STATE_MSK 0x00000020
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_CAPTURE_REQ_ADPT_STATE_OFF 5
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_RX_ADAPT_DONE_OBS_MSK      0x00000010
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_RX_ADAPT_DONE_OBS_OFF      4
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_GEN_RATE_OBS_MSK           0x0000000c
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_GEN_RATE_OBS_OFF           2
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_RX_ADAPT_START_OBS_MSK     0x00000002
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_RX_ADAPT_START_OBS_OFF     1
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_CAPTURE_REQ_PCS_PMA_MSK    0x00000001
#define MTSB_FSM_REG_MTSB_FSM_LANE_OBSERVABILITY_BIT_CAPTURE_REQ_PCS_PMA_OFF    0

/*-------------------------------------------.
 | Register 0x00000c40 MTSB_FSM_GLOBAL_CFG_1 |
 +-------------------------------------------+
 | bit  3:0 R/W  ADAPT_L0_CNTR               |
 +------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_1_UNUSED_MASK       0xfffffff0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_CNTR_MSK 0x0000000f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_1_BIT_ADAPT_L0_CNTR_OFF 0

/*-------------------------------------------.
 | Register 0x00000c44 MTSB_FSM_GLOBAL_CFG_2 |
 +-------------------------------------------+
 | bit  26    R/W  DSS_ENB_GEN3              |
 | bit  25    R/W  DSS_ENB_GEN2              |
 | bit  24    R/W  DSS_ENB_GEN1              |
 | bit  23:21 R/W  MU_STEP_ADC_MAP_PASS3     |
 | bit  20:18 R/W  MU_STEP_ADC_MAP_PASS2     |
 | bit  17:15 R/W  MU_STEP_ADC_MAP_PASS1     |
 | bit  14:12 R/W  MU_STEP_ADC_MAP_PASS0     |
 | bit  11:9  R/W  MU_STEP_COEF_PASS3        |
 | bit  8:6   R/W  MU_STEP_COEF_PASS2        |
 | bit  5:3   R/W  MU_STEP_COEF_PASS1        |
 | bit  2:0   R/W  MU_STEP_COEF_PASS0        |
 +------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_UNUSED_MASK               0xf8000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_DSS_ENB_GEN3_MSK          0x04000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_DSS_ENB_GEN3_OFF          26
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_DSS_ENB_GEN2_MSK          0x02000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_DSS_ENB_GEN2_OFF          25
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_DSS_ENB_GEN1_MSK          0x01000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_DSS_ENB_GEN1_OFF          24
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_ADC_MAP_PASS3_MSK 0x00e00000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_ADC_MAP_PASS3_OFF 21
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_ADC_MAP_PASS2_MSK 0x001c0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_ADC_MAP_PASS2_OFF 18
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_ADC_MAP_PASS1_MSK 0x00038000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_ADC_MAP_PASS1_OFF 15
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_ADC_MAP_PASS0_MSK 0x00007000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_ADC_MAP_PASS0_OFF 12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_COEF_PASS3_MSK    0x00000e00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_COEF_PASS3_OFF    9
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_COEF_PASS2_MSK    0x000001c0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_COEF_PASS2_OFF    6
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_COEF_PASS1_MSK    0x00000038
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_COEF_PASS1_OFF    3
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_COEF_PASS0_MSK    0x00000007
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_2_BIT_MU_STEP_COEF_PASS0_OFF    0

/*-------------------------------------------.
 | Register 0x00000c48 MTSB_FSM_GLOBAL_CFG_3 |
 +-------------------------------------------+
 | bit  23:20 R/W  RR_PERIOD_COEF_GEN3       |
 | bit  19:16 R/W  RR_PERIOD_COEF_GEN2       |
 | bit  15:12 R/W  RR_PERIOD_COEF_GEN1       |
 | bit  11    R/W  ADAPT_L0_ENB_GEN3         |
 | bit  10    R/W  ADAPT_L0_ENB_GEN2         |
 | bit  9     R/W  ADAPT_L0_ENB_GEN1         |
 +------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_UNUSED_MASK             0xff0001ff
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_RR_PERIOD_COEF_GEN3_MSK 0x00f00000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_RR_PERIOD_COEF_GEN3_OFF 20
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_RR_PERIOD_COEF_GEN2_MSK 0x000f0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_RR_PERIOD_COEF_GEN2_OFF 16
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_RR_PERIOD_COEF_GEN1_MSK 0x0000f000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_RR_PERIOD_COEF_GEN1_OFF 12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_ADAPT_L0_ENB_GEN3_MSK   0x00000800
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_ADAPT_L0_ENB_GEN3_OFF   11
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_ADAPT_L0_ENB_GEN2_MSK   0x00000400
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_ADAPT_L0_ENB_GEN2_OFF   10
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_ADAPT_L0_ENB_GEN1_MSK   0x00000200
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_3_BIT_ADAPT_L0_ENB_GEN1_OFF   9

/*-------------------------------------------.
 | Register 0x00000c4c MTSB_FSM_GLOBAL_CFG_4 |
 +-------------------------------------------+
 | bit  23:20 R/W  RR_PERIOD_DSS_GEN3        |
 | bit  19:16 R/W  RR_PERIOD_DSS_GEN2        |
 | bit  15:12 R/W  RR_PERIOD_DSS_GEN1        |
 | bit  11:8  R/W  RR_PERIOD_ADC_MAP_GEN3    |
 | bit  7:4   R/W  RR_PERIOD_ADC_MAP_GEN2    |
 | bit  3:0   R/W  RR_PERIOD_ADC_MAP_GEN1    |
 +------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_UNUSED_MASK                0xff000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_DSS_GEN3_MSK     0x00f00000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_DSS_GEN3_OFF     20
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_DSS_GEN2_MSK     0x000f0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_DSS_GEN2_OFF     16
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_DSS_GEN1_MSK     0x0000f000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_DSS_GEN1_OFF     12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_ADC_MAP_GEN3_MSK 0x00000f00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_ADC_MAP_GEN3_OFF 8
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_ADC_MAP_GEN2_MSK 0x000000f0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_ADC_MAP_GEN2_OFF 4
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_ADC_MAP_GEN1_MSK 0x0000000f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_4_BIT_RR_PERIOD_ADC_MAP_GEN1_OFF 0

/*--------------------------------------------.
 | Register 0x00000c50 MTSB_FSM_GLOBAL_CFG_5  |
 +--------------------------------------------+
 | bit  14:10 R/W  DP_FFE_A_PRELOAD_PCBI_GEN3 |
 | bit  9:5   R/W  DP_FFE_A_PRELOAD_PCBI_GEN2 |
 | bit  4:0   R/W  DP_FFE_A_PRELOAD_PCBI_GEN1 |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_5_UNUSED_MASK                    0xffff8000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_5_BIT_DP_FFE_A_PRELOAD_PCBI_GEN3_MSK 0x00007c00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_5_BIT_DP_FFE_A_PRELOAD_PCBI_GEN3_OFF 10
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_5_BIT_DP_FFE_A_PRELOAD_PCBI_GEN2_MSK 0x000003e0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_5_BIT_DP_FFE_A_PRELOAD_PCBI_GEN2_OFF 5
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_5_BIT_DP_FFE_A_PRELOAD_PCBI_GEN1_MSK 0x0000001f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_5_BIT_DP_FFE_A_PRELOAD_PCBI_GEN1_OFF 0

/*-------------------------------------------.
 | Register 0x00000c54 MTSB_FSM_GLOBAL_CFG_6 |
 +-------------------------------------------+
 | bit  29:25 R/W  DP_FFE_A_LUT_5            |
 | bit  24:20 R/W  DP_FFE_A_LUT_4            |
 | bit  19:15 R/W  DP_FFE_A_LUT_3            |
 | bit  14:10 R/W  DP_FFE_A_LUT_2            |
 | bit  9:5   R/W  DP_FFE_A_LUT_1            |
 | bit  4:0   R/W  DP_FFE_A_LUT_0            |
 +------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_UNUSED_MASK        0xc0000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_5_MSK 0x3e000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_5_OFF 25
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_4_MSK 0x01f00000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_4_OFF 20
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_3_MSK 0x000f8000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_3_OFF 15
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_2_MSK 0x00007c00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_2_OFF 10
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_1_MSK 0x000003e0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_1_OFF 5
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_0_MSK 0x0000001f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_6_BIT_DP_FFE_A_LUT_0_OFF 0

/*-------------------------------------------.
 | Register 0x00000c58 MTSB_FSM_GLOBAL_CFG_7 |
 +-------------------------------------------+
 | bit  9:5 R/W  DP_FFE_A_LUT_7              |
 | bit  4:0 R/W  DP_FFE_A_LUT_6              |
 +------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_7_UNUSED_MASK        0xfffffc00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_7_BIT_DP_FFE_A_LUT_7_MSK 0x000003e0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_7_BIT_DP_FFE_A_LUT_7_OFF 5
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_7_BIT_DP_FFE_A_LUT_6_MSK 0x0000001f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_7_BIT_DP_FFE_A_LUT_6_OFF 0

/*-------------------------------------------.
 | Register 0x00000c5c MTSB_FSM_GLOBAL_CFG_8 |
 +-------------------------------------------+
 | bit  29:24 R/W  TARGET_AMP_PRELOAD_GEN3   |
 | bit  23:18 R/W  TARGET_AMP_PRELOAD_GEN2   |
 | bit  17:12 R/W  TARGET_AMP_PRELOAD_GEN1   |
 | bit  11:8  R/W  ADC_MAP_PRELOAD_PCBI_GEN3 |
 | bit  7:4   R/W  ADC_MAP_PRELOAD_PCBI_GEN2 |
 | bit  3:0   R/W  ADC_MAP_PRELOAD_PCBI_GEN1 |
 +------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_UNUSED_MASK                   0xc0000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_TARGET_AMP_PRELOAD_GEN3_MSK   0x3f000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_TARGET_AMP_PRELOAD_GEN3_OFF   24
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_TARGET_AMP_PRELOAD_GEN2_MSK   0x00fc0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_TARGET_AMP_PRELOAD_GEN2_OFF   18
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_TARGET_AMP_PRELOAD_GEN1_MSK   0x0003f000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_TARGET_AMP_PRELOAD_GEN1_OFF   12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_ADC_MAP_PRELOAD_PCBI_GEN3_MSK 0x00000f00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_ADC_MAP_PRELOAD_PCBI_GEN3_OFF 8
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_ADC_MAP_PRELOAD_PCBI_GEN2_MSK 0x000000f0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_ADC_MAP_PRELOAD_PCBI_GEN2_OFF 4
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_ADC_MAP_PRELOAD_PCBI_GEN1_MSK 0x0000000f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_8_BIT_ADC_MAP_PRELOAD_PCBI_GEN1_OFF 0

/*-------------------------------------------.
 | Register 0x00000c60 MTSB_FSM_GLOBAL_CFG_9 |
 +-------------------------------------------+
 | bit  23:20 R/W  ADC_MAP_SCALE_LUT_5       |
 | bit  19:16 R/W  ADC_MAP_SCALE_LUT_4       |
 | bit  15:12 R/W  ADC_MAP_SCALE_LUT_3       |
 | bit  11:8  R/W  ADC_MAP_SCALE_LUT_2       |
 | bit  7:4   R/W  ADC_MAP_SCALE_LUT_1       |
 | bit  3:0   R/W  ADC_MAP_SCALE_LUT_0       |
 +------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_UNUSED_MASK             0xff000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_5_MSK 0x00f00000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_5_OFF 20
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_4_MSK 0x000f0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_4_OFF 16
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_3_MSK 0x0000f000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_3_OFF 12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_2_MSK 0x00000f00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_2_OFF 8
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_1_MSK 0x000000f0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_1_OFF 4
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_0_MSK 0x0000000f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_9_BIT_ADC_MAP_SCALE_LUT_0_OFF 0

/*--------------------------------------------.
 | Register 0x00000c64 MTSB_FSM_GLOBAL_CFG_10 |
 +--------------------------------------------+
 | bit  26:24 R/W  CLIP_RATE_THRESH_GEN3      |
 | bit  23:21 R/W  CLIP_RATE_THRESH_GEN2      |
 | bit  20:18 R/W  CLIP_RATE_THRESH_GEN1      |
 | bit  17:12 R/W  CLIP_RATE_AMP_GEN3         |
 | bit  11:6  R/W  CLIP_RATE_AMP_GEN2         |
 | bit  5:0   R/W  CLIP_RATE_AMP_GEN1         |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_UNUSED_MASK               0xf8000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_THRESH_GEN3_MSK 0x07000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_THRESH_GEN3_OFF 24
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_THRESH_GEN2_MSK 0x00e00000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_THRESH_GEN2_OFF 21
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_THRESH_GEN1_MSK 0x001c0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_THRESH_GEN1_OFF 18
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_AMP_GEN3_MSK    0x0003f000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_AMP_GEN3_OFF    12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_AMP_GEN2_MSK    0x00000fc0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_AMP_GEN2_OFF    6
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_AMP_GEN1_MSK    0x0000003f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_10_BIT_CLIP_RATE_AMP_GEN1_OFF    0

/*--------------------------------------------.
 | Register 0x00000c68 MTSB_FSM_GLOBAL_CFG_11 |
 +--------------------------------------------+
 | bit  5 R/W  PATH_PATTERN_ENB_GEN3_P3       |
 | bit  4 R/W  PATH_PATTERN_ENB_GEN3_P0T2     |
 | bit  3 R/W  PATH_PATTERN_ENB_GEN2_P3       |
 | bit  2 R/W  PATH_PATTERN_ENB_GEN2_P0T2     |
 | bit  1 R/W  PATH_PATTERN_ENB_GEN1_P3       |
 | bit  0 R/W  PATH_PATTERN_ENB_GEN1_P0T2     |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_UNUSED_MASK                    0xffffffc0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN3_P3_MSK   0x00000020
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN3_P3_OFF   5
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN3_P0T2_MSK 0x00000010
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN3_P0T2_OFF 4
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN2_P3_MSK   0x00000008
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN2_P3_OFF   3
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN2_P0T2_MSK 0x00000004
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN2_P0T2_OFF 2
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN1_P3_MSK   0x00000002
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN1_P3_OFF   1
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN1_P0T2_MSK 0x00000001
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_11_BIT_PATH_PATTERN_ENB_GEN1_P0T2_OFF 0

/*--------------------------------------------.
 | Register 0x00000c6c MTSB_FSM_GLOBAL_CFG_12 |
 +--------------------------------------------+
 | bit  15:12 R/W  ADAPT_LOOPS_GEN1_3         |
 | bit  11:8  R/W  ADAPT_LOOPS_GEN1_2         |
 | bit  7:4   R/W  ADAPT_LOOPS_GEN1_1         |
 | bit  3:0   R/W  ADAPT_LOOPS_GEN1_0         |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12_UNUSED_MASK            0xffff0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12_BIT_ADAPT_LOOPS_GEN1_3_MSK 0x0000f000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12_BIT_ADAPT_LOOPS_GEN1_3_OFF 12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12_BIT_ADAPT_LOOPS_GEN1_2_MSK 0x00000f00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12_BIT_ADAPT_LOOPS_GEN1_2_OFF 8
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12_BIT_ADAPT_LOOPS_GEN1_1_MSK 0x000000f0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12_BIT_ADAPT_LOOPS_GEN1_1_OFF 4
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12_BIT_ADAPT_LOOPS_GEN1_0_MSK 0x0000000f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_12_BIT_ADAPT_LOOPS_GEN1_0_OFF 0

/*--------------------------------------------.
 | Register 0x00000c70 MTSB_FSM_GLOBAL_CFG_13 |
 +--------------------------------------------+
 | bit  15:12 R/W  ADAPT_LOOPS_GEN2_3         |
 | bit  11:8  R/W  ADAPT_LOOPS_GEN2_2         |
 | bit  7:4   R/W  ADAPT_LOOPS_GEN2_1         |
 | bit  3:0   R/W  ADAPT_LOOPS_GEN2_0         |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13_UNUSED_MASK            0xffff0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13_BIT_ADAPT_LOOPS_GEN2_3_MSK 0x0000f000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13_BIT_ADAPT_LOOPS_GEN2_3_OFF 12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13_BIT_ADAPT_LOOPS_GEN2_2_MSK 0x00000f00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13_BIT_ADAPT_LOOPS_GEN2_2_OFF 8
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13_BIT_ADAPT_LOOPS_GEN2_1_MSK 0x000000f0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13_BIT_ADAPT_LOOPS_GEN2_1_OFF 4
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13_BIT_ADAPT_LOOPS_GEN2_0_MSK 0x0000000f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_13_BIT_ADAPT_LOOPS_GEN2_0_OFF 0

/*--------------------------------------------.
 | Register 0x00000c74 MTSB_FSM_GLOBAL_CFG_14 |
 +--------------------------------------------+
 | bit  15:12 R/W  ADAPT_LOOPS_GEN3_3         |
 | bit  11:8  R/W  ADAPT_LOOPS_GEN3_2         |
 | bit  7:4   R/W  ADAPT_LOOPS_GEN3_1         |
 | bit  3:0   R/W  ADAPT_LOOPS_GEN3_0         |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14_UNUSED_MASK            0xffff0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14_BIT_ADAPT_LOOPS_GEN3_3_MSK 0x0000f000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14_BIT_ADAPT_LOOPS_GEN3_3_OFF 12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14_BIT_ADAPT_LOOPS_GEN3_2_MSK 0x00000f00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14_BIT_ADAPT_LOOPS_GEN3_2_OFF 8
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14_BIT_ADAPT_LOOPS_GEN3_1_MSK 0x000000f0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14_BIT_ADAPT_LOOPS_GEN3_1_OFF 4
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14_BIT_ADAPT_LOOPS_GEN3_0_MSK 0x0000000f
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_14_BIT_ADAPT_LOOPS_GEN3_0_OFF 0

/*--------------------------------------------.
 | Register 0x00000c78 MTSB_FSM_GLOBAL_CFG_15 |
 +--------------------------------------------+
 | bit  23:21 R/W  OBJECTS_EN_GEN2_PASS3      |
 | bit  20:18 R/W  OBJECTS_EN_GEN2_PASS2      |
 | bit  17:15 R/W  OBJECTS_EN_GEN2_PASS1      |
 | bit  14:12 R/W  OBJECTS_EN_GEN2_PASS0      |
 | bit  11:9  R/W  OBJECTS_EN_GEN1_PASS3      |
 | bit  8:6   R/W  OBJECTS_EN_GEN1_PASS2      |
 | bit  5:3   R/W  OBJECTS_EN_GEN1_PASS1      |
 | bit  2:0   R/W  OBJECTS_EN_GEN1_PASS0      |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_UNUSED_MASK               0xff000000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN2_PASS3_MSK 0x00e00000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN2_PASS3_OFF 21
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN2_PASS2_MSK 0x001c0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN2_PASS2_OFF 18
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN2_PASS1_MSK 0x00038000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN2_PASS1_OFF 15
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN2_PASS0_MSK 0x00007000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN2_PASS0_OFF 12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN1_PASS3_MSK 0x00000e00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN1_PASS3_OFF 9
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN1_PASS2_MSK 0x000001c0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN1_PASS2_OFF 6
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN1_PASS1_MSK 0x00000038
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN1_PASS1_OFF 3
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN1_PASS0_MSK 0x00000007
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_15_BIT_OBJECTS_EN_GEN1_PASS0_OFF 0

/*--------------------------------------------.
 | Register 0x00000c7c MTSB_FSM_GLOBAL_CFG_16 |
 +--------------------------------------------+
 | bit  11:9 R/W  OBJECTS_EN_GEN3_PASS3       |
 | bit  8:6  R/W  OBJECTS_EN_GEN3_PASS2       |
 | bit  5:3  R/W  OBJECTS_EN_GEN3_PASS1       |
 | bit  2:0  R/W  OBJECTS_EN_GEN3_PASS0       |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16_UNUSED_MASK               0xfffff000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16_BIT_OBJECTS_EN_GEN3_PASS3_MSK 0x00000e00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16_BIT_OBJECTS_EN_GEN3_PASS3_OFF 9
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16_BIT_OBJECTS_EN_GEN3_PASS2_MSK 0x000001c0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16_BIT_OBJECTS_EN_GEN3_PASS2_OFF 6
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16_BIT_OBJECTS_EN_GEN3_PASS1_MSK 0x00000038
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16_BIT_OBJECTS_EN_GEN3_PASS1_OFF 3
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16_BIT_OBJECTS_EN_GEN3_PASS0_MSK 0x00000007
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_16_BIT_OBJECTS_EN_GEN3_PASS0_OFF 0

/*--------------------------------------------.
 | Register 0x00000c80 MTSB_FSM_GLOBAL_CFG_17 |
 +--------------------------------------------+
 | bit  7:3 R/W  OFL_DECAY                    |
 | bit  2   R/W  SEL_LMS_CLIP                 |
 | bit  1   R/W  PRELOAD_ENB_P1T3             |
 | bit  0   R/W  PRELOAD_ENB_P0               |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17_UNUSED_MASK          0xffffff00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17_BIT_OFL_DECAY_MSK        0x000000f8
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17_BIT_OFL_DECAY_OFF        3
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17_BIT_SEL_LMS_CLIP_MSK     0x00000004
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17_BIT_SEL_LMS_CLIP_OFF     2
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17_BIT_PRELOAD_ENB_P1T3_MSK 0x00000002
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17_BIT_PRELOAD_ENB_P1T3_OFF 1
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17_BIT_PRELOAD_ENB_P0_MSK   0x00000001
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_17_BIT_PRELOAD_ENB_P0_OFF   0

/*--------------------------------------------.
 | Register 0x00000c84 MTSB_FSM_GLOBAL_CFG_18 |
 +--------------------------------------------+
 | bit  3   R/W  RX_ADAPT_DONE_OVR            |
 | bit  2:1 R/W  GEN_RATE_OVR                 |
 | bit  0   R/W  RX_ADAPT_START_OVR           |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_18_UNUSED_MASK            0xfffffff0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_18_BIT_RX_ADAPT_DONE_OVR_MSK  0x00000008
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_18_BIT_RX_ADAPT_DONE_OVR_OFF  3
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_18_BIT_GEN_RATE_OVR_MSK       0x00000006
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_18_BIT_GEN_RATE_OVR_OFF       1
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_18_BIT_RX_ADAPT_START_OVR_MSK 0x00000001
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_18_BIT_RX_ADAPT_START_OVR_OFF 0

/*--------------------------------------------.
 | Register 0x00000c88 MTSB_FSM_GLOBAL_CFG_19 |
 +--------------------------------------------+
 | bit  17:15 R/W  ADAPT_DELAY_GEN3_PASS1_3   |
 | bit  14:12 R/W  ADAPT_DELAY_GEN3_PASS0     |
 | bit  11:9  R/W  ADAPT_DELAY_GEN2_PASS1_3   |
 | bit  8:6   R/W  ADAPT_DELAY_GEN2_PASS0     |
 | bit  5:3   R/W  ADAPT_DELAY_GEN1_PASS1_3   |
 | bit  2:0   R/W  ADAPT_DELAY_GEN1_PASS0     |
 +-------------------------------------------*/
#define PMC_MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_UNUSED_MASK                  0xfffc0000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN3_PASS1_3_MSK 0x00038000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN3_PASS1_3_OFF 15
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN3_PASS0_MSK   0x00007000
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN3_PASS0_OFF   12
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN2_PASS1_3_MSK 0x00000e00
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN2_PASS1_3_OFF 9
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN2_PASS0_MSK   0x000001c0
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN2_PASS0_OFF   6
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN1_PASS1_3_MSK 0x00000038
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN1_PASS1_3_OFF 3
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN1_PASS0_MSK   0x00000007
#define MTSB_FSM_REG_MTSB_FSM_GLOBAL_CFG_19_BIT_ADAPT_DELAY_GEN1_PASS0_OFF   0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _C8_CTRL_REGS_H */
