{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717357239315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717357239315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 16:40:39 2024 " "Processing started: Sun Jun  2 16:40:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717357239315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357239315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357239315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717357239585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717357239585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357244889 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357244889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "control.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357244891 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357244891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357244892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_2-rtl " "Found design unit 1: control_2-rtl" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357244893 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_2 " "Found entity 1: control_2" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357244893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717357244918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_2 control_2:inst2 " "Elaborating entity \"control_2\" for hierarchy \"control_2:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 192 400 576 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717357244918 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy_cnt control_2.vhd(55) " "VHDL Process Statement warning at control_2.vhd(55): inferring latch(es) for signal or variable \"busy_cnt\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357244919 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable control_2.vhd(95) " "VHDL Process Statement warning at control_2.vhd(95): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rw control_2.vhd(95) " "VHDL Process Statement warning at control_2.vhd(95): inferring latch(es) for signal or variable \"rw\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst control_2.vhd(95) " "VHDL Process Statement warning at control_2.vhd(95): inferring latch(es) for signal or variable \"rst\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr control_2.vhd(95) " "VHDL Process Statement warning at control_2.vhd(95): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_wr0 control_2.vhd(95) " "VHDL Process Statement warning at control_2.vhd(95): inferring latch(es) for signal or variable \"data_wr0\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_wr1 control_2.vhd(95) " "VHDL Process Statement warning at control_2.vhd(95): inferring latch(es) for signal or variable \"data_wr1\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done control_2.vhd(95) " "VHDL Process Statement warning at control_2.vhd(95): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done control_2.vhd(95) " "Inferred latch for \"done\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[0\] control_2.vhd(95) " "Inferred latch for \"data_wr1\[0\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[1\] control_2.vhd(95) " "Inferred latch for \"data_wr1\[1\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[2\] control_2.vhd(95) " "Inferred latch for \"data_wr1\[2\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[3\] control_2.vhd(95) " "Inferred latch for \"data_wr1\[3\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[4\] control_2.vhd(95) " "Inferred latch for \"data_wr1\[4\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[5\] control_2.vhd(95) " "Inferred latch for \"data_wr1\[5\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[6\] control_2.vhd(95) " "Inferred latch for \"data_wr1\[6\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244920 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[7\] control_2.vhd(95) " "Inferred latch for \"data_wr1\[7\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[0\] control_2.vhd(95) " "Inferred latch for \"data_wr0\[0\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[1\] control_2.vhd(95) " "Inferred latch for \"data_wr0\[1\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[2\] control_2.vhd(95) " "Inferred latch for \"data_wr0\[2\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[3\] control_2.vhd(95) " "Inferred latch for \"data_wr0\[3\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[4\] control_2.vhd(95) " "Inferred latch for \"data_wr0\[4\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[5\] control_2.vhd(95) " "Inferred latch for \"data_wr0\[5\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[6\] control_2.vhd(95) " "Inferred latch for \"data_wr0\[6\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[7\] control_2.vhd(95) " "Inferred latch for \"data_wr0\[7\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] control_2.vhd(95) " "Inferred latch for \"addr\[0\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] control_2.vhd(95) " "Inferred latch for \"addr\[1\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] control_2.vhd(95) " "Inferred latch for \"addr\[2\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] control_2.vhd(95) " "Inferred latch for \"addr\[3\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] control_2.vhd(95) " "Inferred latch for \"addr\[4\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] control_2.vhd(95) " "Inferred latch for \"addr\[5\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] control_2.vhd(95) " "Inferred latch for \"addr\[6\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] control_2.vhd(95) " "Inferred latch for \"addr\[7\]\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst control_2.vhd(95) " "Inferred latch for \"rst\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rw control_2.vhd(95) " "Inferred latch for \"rw\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable control_2.vhd(95) " "Inferred latch for \"enable\" at control_2.vhd(95)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[0\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[0\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[1\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[1\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[2\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[2\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[3\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[3\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[4\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[4\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[5\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[5\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[6\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[6\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[7\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[7\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[8\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[8\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[9\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[9\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[10\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[10\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244921 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[11\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[11\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[12\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[12\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[13\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[13\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[14\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[14\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[15\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[15\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[16\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[16\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[17\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[17\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[18\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[18\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[19\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[19\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[20\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[20\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[21\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[21\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[22\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[22\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[23\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[23\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[24\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[24\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[25\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[25\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[26\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[26\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[27\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[27\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[28\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[28\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[29\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[29\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[30\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[30\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[31\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[31\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357244922 "|Block1|control_2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:inst1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 176 792 984 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717357244928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_rx i2c_master.vhd(48) " "Verilog HDL or VHDL warning at i2c_master.vhd(48): object \"data_rx\" assigned a value but never read" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717357244929 "|Block1|i2c_master:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stretch i2c_master.vhd(50) " "Verilog HDL or VHDL warning at i2c_master.vhd(50): object \"stretch\" assigned a value but never read" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717357244929 "|Block1|i2c_master:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy i2c_master.vhd(54) " "Verilog HDL or VHDL warning at i2c_master.vhd(54): object \"busy\" assigned a value but never read" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717357244929 "|Block1|i2c_master:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "enable_int VCC " "Pin \"enable_int\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 600 616 632 "enable_int" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|enable_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_w_int GND " "Pin \"r_w_int\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 624 640 632 "r_w_int" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|r_w_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "rst_int VCC " "Pin \"rst_int\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 648 664 632 "rst_int" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|rst_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 568 584 632 "done" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[7\] GND " "Pin \"add\[7\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|add[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[6\] GND " "Pin \"add\[6\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|add[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[5\] GND " "Pin \"add\[5\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|add[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[4\] GND " "Pin \"add\[4\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|add[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[3\] GND " "Pin \"add\[3\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|add[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[2\] VCC " "Pin \"add\[2\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|add[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[1\] VCC " "Pin \"add\[1\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|add[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[0\] VCC " "Pin \"add\[0\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|add[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[7\] GND " "Pin \"data_LSB\[7\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_LSB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[6\] GND " "Pin \"data_LSB\[6\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_LSB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[5\] GND " "Pin \"data_LSB\[5\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_LSB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[4\] GND " "Pin \"data_LSB\[4\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_LSB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[3\] GND " "Pin \"data_LSB\[3\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_LSB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[2\] GND " "Pin \"data_LSB\[2\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_LSB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[1\] GND " "Pin \"data_LSB\[1\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_LSB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[0\] GND " "Pin \"data_LSB\[0\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_LSB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[7\] GND " "Pin \"data_MSB\[7\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_MSB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[6\] GND " "Pin \"data_MSB\[6\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_MSB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[5\] GND " "Pin \"data_MSB\[5\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_MSB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[4\] GND " "Pin \"data_MSB\[4\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_MSB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[3\] GND " "Pin \"data_MSB\[3\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_MSB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[2\] GND " "Pin \"data_MSB\[2\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_MSB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[1\] VCC " "Pin \"data_MSB\[1\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_MSB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[0\] GND " "Pin \"data_MSB\[0\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357245195 "|Block1|data_MSB[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717357245195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717357245235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717357245483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717357245483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 232 128 304 248 "start" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717357245504 "|Block1|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rest " "No output dependent on input pin \"rest\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 264 136 312 280 "rest" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717357245504 "|Block1|rest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717357245504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717357245504 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717357245504 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1717357245504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717357245504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717357245504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717357245520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 16:40:45 2024 " "Processing ended: Sun Jun  2 16:40:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717357245520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717357245520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717357245520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357245520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717357246527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717357246528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 16:40:46 2024 " "Processing started: Sun Jun  2 16:40:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717357246528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717357246528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2c_master -c i2c_master " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717357246528 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717357246621 ""}
{ "Info" "0" "" "Project  = i2c_master" {  } {  } 0 0 "Project  = i2c_master" 0 0 "Fitter" 0 0 1717357246621 ""}
{ "Info" "0" "" "Revision = i2c_master" {  } {  } 0 0 "Revision = i2c_master" 0 0 "Fitter" 0 0 1717357246621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717357246647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717357246647 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "i2c_master EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design i2c_master" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1717357246707 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1717357246729 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1717357246729 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717357246793 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717357246799 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717357246904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717357246904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717357246904 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717357246904 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717357246905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717357246905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717357246905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717357246905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717357246905 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717357246905 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717357246906 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1717357247015 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2c_master.sdc " "Synopsys Design Constraints File file not found: 'i2c_master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717357247120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717357247120 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717357247121 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1717357247121 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717357247122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717357247133 ""}  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 208 128 304 224 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717357247133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717357247246 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717357247247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717357247247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717357247247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717357247247 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717357247248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717357247248 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717357247248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717357247258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717357247258 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717357247258 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 2 29 2 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 2 input, 29 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1717357247259 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1717357247259 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717357247259 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717357247259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717357247259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717357247259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717357247259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717357247259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717357247259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717357247259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717357247259 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1717357247259 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717357247259 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717357247271 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717357247273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717357247511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717357247547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717357247554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717357248137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717357248137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717357248272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717357248513 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717357248513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717357248783 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717357248783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717357248786 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717357248867 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717357248873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717357248960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717357248960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717357249022 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717357249262 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/output_files/i2c_master.fit.smsg " "Generated suppressed messages file C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/output_files/i2c_master.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717357249385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6110 " "Peak virtual memory: 6110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717357249534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 16:40:49 2024 " "Processing ended: Sun Jun  2 16:40:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717357249534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717357249534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717357249534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717357249534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717357250365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717357250366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 16:40:50 2024 " "Processing started: Sun Jun  2 16:40:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717357250366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717357250366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2c_master -c i2c_master " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717357250366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717357250564 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717357250729 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717357250737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717357250815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 16:40:50 2024 " "Processing ended: Sun Jun  2 16:40:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717357250815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717357250815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717357250815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717357250815 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717357251448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717357251849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717357251849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 16:40:51 2024 " "Processing started: Sun Jun  2 16:40:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717357251849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717357251849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2c_master -c i2c_master " "Command: quartus_sta i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717357251849 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717357251945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717357252055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717357252055 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1717357252081 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1717357252081 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2c_master.sdc " "Synopsys Design Constraints File file not found: 'i2c_master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717357252167 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252168 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717357252168 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717357252168 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717357252169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717357252169 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717357252169 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717357252174 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717357252182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717357252182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.856 " "Worst-case setup slack is -1.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.856             -36.824 CLK  " "   -1.856             -36.824 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 CLK  " "    0.340               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717357252190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717357252192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.000 CLK  " "   -3.000             -45.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252202 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717357252211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717357252223 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717357252431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717357252449 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717357252452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717357252452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.561 " "Worst-case setup slack is -1.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561             -28.840 CLK  " "   -1.561             -28.840 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 CLK  " "    0.295               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717357252461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717357252463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.000 CLK  " "   -3.000             -45.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252466 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717357252477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717357252518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717357252518 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717357252518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.589 " "Worst-case setup slack is -0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589              -5.972 CLK  " "   -0.589              -5.972 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLK  " "    0.178               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717357252528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717357252532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.731 CLK  " "   -3.000             -47.731 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717357252533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717357252533 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717357252767 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717357252767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717357252804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 16:40:52 2024 " "Processing ended: Sun Jun  2 16:40:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717357252804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717357252804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717357252804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717357252804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1717357253642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717357253642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 16:40:53 2024 " "Processing started: Sun Jun  2 16:40:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717357253642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717357253642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2c_master -c i2c_master " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717357253642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1717357253955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master.vo C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/questa/ simulation " "Generated file i2c_master.vo in folder \"C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1717357253983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717357253997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 16:40:53 2024 " "Processing ended: Sun Jun  2 16:40:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717357253997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717357253997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717357253997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717357253997 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717357254641 ""}
