<profile>

<section name = "Vitis HLS Report for 'v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2'" level="0">
<item name = "Date">Fri Mar  1 09:43:18 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.73 ns, 5.253 ns, 1.82 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 32772, 13.468 ns, 0.221 ms, 2, 32772, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_2275_2">0, 32770, 5, 1, 1, 0 ~ 32767, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 145, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 256, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln2275_fu_221_p2">+, 0, 0, 20, 15, 1</column>
<column name="add_ln2416_1_fu_317_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln2416_2_fu_350_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln2416_fu_341_p2">+, 0, 0, 10, 10, 10</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state1_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op36_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln2275_fu_215_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="PixBufVal_fu_307_p3">select, 0, 0, 8, 1, 8</column>
<column name="empty_74_fu_378_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln2356_fu_301_p3">select, 0, 0, 8, 1, 8</column>
<column name="stream_out_vresampled_din">select, 0, 0, 24, 1, 24</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x">9, 2, 15, 30</column>
<column name="out_x_fu_96">9, 2, 15, 30</column>
<column name="p_0_0324492_i_out_o">9, 2, 8, 16</column>
<column name="p_0_0335490_i_out_o">9, 2, 8, 16</column>
<column name="pix_0_0_0_0_0_load484_i_out_o">9, 2, 8, 16</column>
<column name="pix_0_1_0_0_0_load486_i_out_o">9, 2, 8, 16</column>
<column name="pix_0_2_0_0_0_load488_i_out_o">9, 2, 8, 16</column>
<column name="stream_out_hresampled_blk_n">9, 2, 1, 2</column>
<column name="stream_out_vresampled_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="LineBufVal_1_reg_472">8, 0, 8, 0</column>
<column name="LineBufVal_1_reg_472_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="LineBufVal_2_reg_495">8, 0, 8, 0</column>
<column name="LineBufVal_reg_510">8, 0, 8, 0</column>
<column name="PixBufVal_reg_500">8, 0, 8, 0</column>
<column name="add_ln2416_1_reg_505">9, 0, 9, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="idxprom6_i261_i_reg_450">12, 0, 64, 52</column>
<column name="linebuf_c_addr_reg_456">12, 0, 12, 0</column>
<column name="linebuf_c_addr_reg_456_pp0_iter1_reg">12, 0, 12, 0</column>
<column name="linebuf_y_addr_reg_462">12, 0, 12, 0</column>
<column name="out_x_fu_96">15, 0, 15, 0</column>
<column name="pix_0_0_0_0_0_load_reg_520">8, 0, 8, 0</column>
<column name="pix_0_1_0_0_0_load_reg_525">8, 0, 8, 0</column>
<column name="pix_0_2_0_0_0_load_reg_530">8, 0, 8, 0</column>
<column name="trunc_ln2287_2_reg_484">8, 0, 8, 0</column>
<column name="trunc_ln2287_3_reg_490">8, 0, 8, 0</column>
<column name="trunc_ln2287_reg_479">8, 0, 8, 0</column>
<column name="trunc_ln_reg_515">8, 0, 8, 0</column>
<column name="x_reg_441">15, 0, 15, 0</column>
<column name="x_reg_441">64, 32, 15, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, return value</column>
<column name="stream_out_hresampled_dout">in, 24, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_num_data_valid">in, 3, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_fifo_cap">in, 3, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_empty_n">in, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_read">out, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_vresampled_din">out, 24, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_num_data_valid">in, 3, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_fifo_cap">in, 3, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_full_n">in, 1, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_write">out, 1, ap_fifo, stream_out_vresampled, pointer</column>
<column name="loopWidth">in, 16, ap_none, loopWidth, scalar</column>
<column name="p_read">in, 1, ap_none, p_read, scalar</column>
<column name="cmp33_i">in, 1, ap_none, cmp33_i, scalar</column>
<column name="cmp107_i">in, 1, ap_none, cmp107_i, scalar</column>
<column name="linebuf_c_1_address0">out, 12, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_ce0">out, 1, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_we0">out, 1, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_d0">out, 8, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_address1">out, 12, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_ce1">out, 1, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_q1">in, 8, ap_memory, linebuf_c_1, array</column>
<column name="empty_40">in, 1, ap_none, empty_40, scalar</column>
<column name="empty">in, 1, ap_none, empty, scalar</column>
<column name="linebuf_y_address0">out, 12, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_ce0">out, 1, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_we0">out, 1, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_d0">out, 8, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_q0">in, 8, ap_memory, linebuf_y, array</column>
<column name="linebuf_c_address0">out, 12, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_ce0">out, 1, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_we0">out, 1, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_d0">out, 8, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_address1">out, 12, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_ce1">out, 1, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_q1">in, 8, ap_memory, linebuf_c, array</column>
<column name="p_0_0324492_i_out_i">in, 8, ap_ovld, p_0_0324492_i_out, pointer</column>
<column name="p_0_0324492_i_out_o">out, 8, ap_ovld, p_0_0324492_i_out, pointer</column>
<column name="p_0_0324492_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0324492_i_out, pointer</column>
<column name="p_0_0335490_i_out_i">in, 8, ap_ovld, p_0_0335490_i_out, pointer</column>
<column name="p_0_0335490_i_out_o">out, 8, ap_ovld, p_0_0335490_i_out, pointer</column>
<column name="p_0_0335490_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0335490_i_out, pointer</column>
<column name="pix_0_2_0_0_0_load488_i_out_i">in, 8, ap_ovld, pix_0_2_0_0_0_load488_i_out, pointer</column>
<column name="pix_0_2_0_0_0_load488_i_out_o">out, 8, ap_ovld, pix_0_2_0_0_0_load488_i_out, pointer</column>
<column name="pix_0_2_0_0_0_load488_i_out_o_ap_vld">out, 1, ap_ovld, pix_0_2_0_0_0_load488_i_out, pointer</column>
<column name="pix_0_1_0_0_0_load486_i_out_i">in, 8, ap_ovld, pix_0_1_0_0_0_load486_i_out, pointer</column>
<column name="pix_0_1_0_0_0_load486_i_out_o">out, 8, ap_ovld, pix_0_1_0_0_0_load486_i_out, pointer</column>
<column name="pix_0_1_0_0_0_load486_i_out_o_ap_vld">out, 1, ap_ovld, pix_0_1_0_0_0_load486_i_out, pointer</column>
<column name="pix_0_0_0_0_0_load484_i_out_i">in, 8, ap_ovld, pix_0_0_0_0_0_load484_i_out, pointer</column>
<column name="pix_0_0_0_0_0_load484_i_out_o">out, 8, ap_ovld, pix_0_0_0_0_0_load484_i_out, pointer</column>
<column name="pix_0_0_0_0_0_load484_i_out_o_ap_vld">out, 1, ap_ovld, pix_0_0_0_0_0_load484_i_out, pointer</column>
</table>
</item>
</section>
</profile>
