<stg><name>apint_arith</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="4">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="4" to="5">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="5" to="6">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="6" to="7">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="7" to="8">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="9" to="10">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="10" to="11">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="11" to="12">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="12" to="13">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="13" to="14">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="14" to="15">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="15" to="16">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="16" to="17">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="17" to="18">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="18" to="19">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="19" to="20">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="20" to="21">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="21" to="22">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="22" to="23">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="23" to="24">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="24" to="25">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="25" to="26">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="26" to="27">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="27" to="28">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="28" to="29">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="29" to="30">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="30" to="31">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="31" to="32">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="32" to="33">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="33" to="34">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="34" to="35">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="35" to="36">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="36" to="37">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:9  %inD_read = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %inD) nounwind

]]></Node>
<StgValue><ssdm name="inD_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %inA_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %inA) nounwind

]]></Node>
<StgValue><ssdm name="inA_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="6">
<![CDATA[
:24  %tmp_s = sext i6 %inA_read to i33

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="37" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="36" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="35" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="34" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="33" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="32" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="31" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="30" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="29" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="28" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="27" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:10  %inC_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %inC) nounwind

]]></Node>
<StgValue><ssdm name="inC_read"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %inB_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %inB) nounwind

]]></Node>
<StgValue><ssdm name="inB_read"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="6">
<![CDATA[
:13  %tmp = sext i6 %inA_read to i18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="12">
<![CDATA[
:14  %tmp_1 = sext i12 %inB_read to i18

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_2 = mul i18 %tmp_1, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="12">
<![CDATA[
:17  %tmp_3 = sext i12 %inB_read to i13

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="6">
<![CDATA[
:18  %tmp_4 = sext i6 %inA_read to i13

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5 = add i13 %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_auto.i13P(i13* %out2, i13 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="6">
<![CDATA[
:21  %tmp_7_tr_cast = sext i6 %inA_read to i22

]]></Node>
<StgValue><ssdm name="tmp_7_tr_cast"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="26" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="26" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="64" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_2 = mul i18 %tmp_1, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="25" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="25" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="67" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_2 = mul i18 %tmp_1, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_auto.i18P(i18* %out1, i18 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="14" stage="24" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="70" st_id="14" stage="24" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="71" st_id="15" stage="23" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="23" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="73" st_id="16" stage="22" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="22" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="75" st_id="17" stage="21" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="76" st_id="17" stage="21" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="77" st_id="18" stage="20" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="20" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="79" st_id="19" stage="19" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="80" st_id="19" stage="19" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="81" st_id="20" stage="18" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="82" st_id="20" stage="18" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="83" st_id="21" stage="17" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="84" st_id="21" stage="17" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="85" st_id="22" stage="16" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="86" st_id="22" stage="16" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="87" st_id="23" stage="15" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="23" stage="15" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="89" st_id="24" stage="14" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="90" st_id="24" stage="14" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="91" st_id="25" stage="13" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="92" st_id="25" stage="13" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="93" st_id="26" stage="12" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="94" st_id="26" stage="12" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="95" st_id="27" stage="11" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="96" st_id="27" stage="11" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="97" st_id="28" stage="10" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="98" st_id="28" stage="10" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="99" st_id="29" stage="9" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="100" st_id="29" stage="9" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="101" st_id="30" stage="8" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="102" st_id="30" stage="8" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="103" st_id="31" stage="7" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="104" st_id="31" stage="7" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="105" st_id="32" stage="6" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="106" st_id="32" stage="6" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="107" st_id="33" stage="5" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="108" st_id="33" stage="5" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="109" st_id="34" stage="4" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="110" st_id="34" stage="4" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="111" st_id="35" stage="3" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="112" st_id="35" stage="3" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="113" st_id="36" stage="2" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="114" st_id="36" stage="2" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="115" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i6 %inA) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i12 %inB) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="22">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i22 %inC) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i33 %inD) nounwind, !map !21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i18* %out1) nounwind, !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i13* %out2) nounwind, !map !31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="22">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i22* %out3) nounwind, !map !35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out4) nounwind, !map !39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @apint_arith_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="37" stage="1" lat="26">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:22  %tmp_6 = sdiv i22 %inC_read, %tmp_7_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="125" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22">
<![CDATA[
:23  call void @_ssdm_op_Write.ap_auto.i22P(i22* %out3, i22 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="37" stage="1" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="33" op_1_bw="33">
<![CDATA[
:25  %tmp_7 = srem i33 %inD_read, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="127" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6">
<![CDATA[
:26  %tmp_8 = trunc i33 %tmp_7 to i6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="128" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:27  call void @_ssdm_op_Write.ap_auto.i6P(i6* %out4, i6 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
:28  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
