
*** Running vivado
    with args -log AXI_TX_CONTROLLER_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_TX_CONTROLLER_v1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source AXI_TX_CONTROLLER_v1_0.tcl -notrace
Command: synth_design -top AXI_TX_CONTROLLER_v1_0 -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3124 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 351.457 ; gain = 99.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AXI_TX_CONTROLLER_v1_0' [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/AXI_TX_CONTROLLER_1.0/hdl/AXI_TX_CONTROLLER_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AXI_TX_CONTROLLER_v1_0_S00_AXI' [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/AXI_TX_CONTROLLER_1.0/hdl/AXI_TX_CONTROLLER_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_logic' [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/edit_AXI_TX_CONTROLLER_v1_0.srcs/sources_1/new/counter_logic.v:25]
	Parameter LV1A bound to: 8'b01101001 
	Parameter CALPULSE bound to: 8'b00111100 
WARNING: [Synth 8-6014] Unused sequential element toggle_out_reg was removed.  [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/edit_AXI_TX_CONTROLLER_v1_0.srcs/sources_1/new/counter_logic.v:131]
WARNING: [Synth 8-3848] Net data_valid in module/entity counter_logic does not have driver. [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/edit_AXI_TX_CONTROLLER_v1_0.srcs/sources_1/new/counter_logic.v:30]
INFO: [Synth 8-256] done synthesizing module 'counter_logic' (1#1) [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/edit_AXI_TX_CONTROLLER_v1_0.srcs/sources_1/new/counter_logic.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (8) of module 'counter_logic' [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/AXI_TX_CONTROLLER_1.0/hdl/AXI_TX_CONTROLLER_v1_0_S00_AXI.v:497]
WARNING: [Synth 8-3848] Net data_out in module/entity AXI_TX_CONTROLLER_v1_0_S00_AXI does not have driver. [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/AXI_TX_CONTROLLER_1.0/hdl/AXI_TX_CONTROLLER_v1_0_S00_AXI.v:19]
WARNING: [Synth 8-3848] Net data_valid in module/entity AXI_TX_CONTROLLER_v1_0_S00_AXI does not have driver. [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/AXI_TX_CONTROLLER_1.0/hdl/AXI_TX_CONTROLLER_v1_0_S00_AXI.v:20]
INFO: [Synth 8-256] done synthesizing module 'AXI_TX_CONTROLLER_v1_0_S00_AXI' (2#1) [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/AXI_TX_CONTROLLER_1.0/hdl/AXI_TX_CONTROLLER_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'AXI_TX_CONTROLLER_v1_0_S00_AXI_inst' of module 'AXI_TX_CONTROLLER_v1_0_S00_AXI' requires 26 connections, but only 25 given [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/AXI_TX_CONTROLLER_1.0/hdl/AXI_TX_CONTROLLER_v1_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'AXI_TX_CONTROLLER_v1_0' (3#1) [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/AXI_TX_CONTROLLER_1.0/hdl/AXI_TX_CONTROLLER_v1_0.v:4]
WARNING: [Synth 8-3331] design counter_logic has unconnected port data_valid
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[7]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[6]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[5]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[4]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[3]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[2]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[1]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[0]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_valid
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 401.293 ; gain = 149.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 401.293 ; gain = 149.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 401.293 ; gain = 149.230
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/edit_AXI_TX_CONTROLLER_v1_0.srcs/sources_1/new/counter_logic.v:68]
WARNING: [Synth 8-6014] Unused sequential element cnt_LV1A_reg_reg was removed.  [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/edit_AXI_TX_CONTROLLER_v1_0.srcs/sources_1/new/counter_logic.v:186]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 418.867 ; gain = 166.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 15    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  13 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_TX_CONTROLLER_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  13 Input     32 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element cnt_LV1A_reg_reg was removed.  [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/edit_AXI_TX_CONTROLLER_v1_0.srcs/sources_1/new/counter_logic.v:186]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/edit_AXI_TX_CONTROLLER_v1_0.srcs/sources_1/new/counter_logic.v:68]
WARNING: [Synth 8-3331] design counter_logic has unconnected port data_valid
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[7]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[6]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[5]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[4]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[3]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[2]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[1]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_out[0]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port data_valid
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0 has unconnected port data_out[7]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0 has unconnected port data_out[6]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0 has unconnected port data_out[5]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0 has unconnected port data_out[4]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0 has unconnected port data_out[3]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0 has unconnected port data_out[2]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0 has unconnected port data_out[1]
WARNING: [Synth 8-3331] design AXI_TX_CONTROLLER_v1_0 has unconnected port data_out[0]
INFO: [Synth 8-3886] merging instance 'AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/data_out_reg[7]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/data_out_reg[6]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/data_out_reg[5]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/data_out_reg[4]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/data_out_reg[3]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/data_out_reg[2]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/data_out_reg[1]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/data_out_reg[0]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
WARNING: [Synth 8-3332] Sequential element (AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module AXI_TX_CONTROLLER_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    46|
|3     |LUT1   |     2|
|4     |LUT2   |    36|
|5     |LUT3   |     2|
|6     |LUT4   |    87|
|7     |LUT5   |    38|
|8     |LUT6   |   199|
|9     |FDRE   |   560|
|10    |FDSE   |     2|
|11    |IBUF   |    52|
|12    |OBUF   |    42|
|13    |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-------------------------------+------+
|      |Instance                              |Module                         |Cells |
+------+--------------------------------------+-------------------------------+------+
|1     |top                                   |                               |  1076|
|2     |  AXI_TX_CONTROLLER_v1_0_S00_AXI_inst |AXI_TX_CONTROLLER_v1_0_S00_AXI |   972|
|3     |    counter_logic_inst                |counter_logic                  |   358|
+------+--------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.254 ; gain = 477.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.254 ; gain = 477.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.254 ; gain = 477.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 825.453 ; gain = 585.922
INFO: [Common 17-1381] The checkpoint 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/edit_AXI_TX_CONTROLLER_v1_0.runs/synth_1/AXI_TX_CONTROLLER_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AXI_TX_CONTROLLER_v1_0_utilization_synth.rpt -pb AXI_TX_CONTROLLER_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 825.453 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 29 08:46:36 2018...
