`timescale 1ns / 1ps

module Or_gate_tb();
reg a,b;
wire y;
Or_gate dut(.a(a), .b(b), .y(y)); //design user test

//for OR gate- any i/p is high then o/p is high and both i/p are low then o/p is low
initial begin
a = 0; b = 0;
#10
a = 0; b = 1;
#10
a = 1; b = 0;
#10
a = 1; b = 1;
#10
$finish;
end

endmodule
