From 2cf32bb43f6b8c2be2c62c08be43786446df688c Mon Sep 17 00:00:00 2001
From: Quynh Nguyen <quynh.nguyen.xb@renesas.com>
Date: Tue, 14 Jul 2020 12:53:57 +0700
Subject: [PATCH 105/445] ARM: dts: iwg22m: Add support for msiof2

This patch enables MSIOF2 in iwg22m SOM dtsi.

Signed-off-by: khanhluu <khanh.luu.xw@rvc.renesas.com>
Signed-off-by: Quynh Nguyen <quynh.nguyen.xb@renesas.com>
Signed-off-by: Loc Vu <loc.vu.zn@renesas.com>
---
 arch/arm/boot/dts/r8a7745-iwg22m.dtsi | 19 +++++++++++++++++++
 1 file changed, 19 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7745-iwg22m.dtsi b/arch/arm/boot/dts/r8a7745-iwg22m.dtsi
index 355e92a..ad841ad 100644
--- a/arch/arm/boot/dts/r8a7745-iwg22m.dtsi
+++ b/arch/arm/boot/dts/r8a7745-iwg22m.dtsi
@@ -65,6 +65,12 @@
 		function = "qspi";
 	};
 
+	msiof2_pins: spi3 {
+		groups = "msiof2_clk", "msiof2_tx", "msiof2_rx",
+			"msiof2_ss2", "msiof2_sync";
+		function = "msiof2";
+	};
+
 	sdhi1_pins: sd1 {
 		groups = "sdhi1_data4", "sdhi1_ctrl";
 		function = "sdhi1";
@@ -87,6 +93,19 @@
 	status = "okay";
 };
 
+&msiof2 {
+	pinctrl-0 = <&msiof2_pins>;
+	pinctrl-names = "default";
+
+	status = "okay";
+
+	spidev@0 {
+		compatible = "renesas,spidev-r8a7745";
+		reg = <0>;
+		spi-max-frequency = <1000000>;
+	};
+};
+
 &qspi {
 	pinctrl-0 = <&qspi_pins>;
 	pinctrl-names = "default";
-- 
2.7.4

