// Seed: 387749700
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5
);
  logic id_6;
  defparam id_7.id_8 = 1;
  assign id_4 = id_7;
  logic id_9;
endmodule
