# Lab08  

Low Power Design  
Clock Gating - GATED_OR  
Sequential Equivalence Checking  
run PrimeTime for power simulation  
run JasperGold for clock gating verification  