<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5212phy.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5212/ar5212phy.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5212/ar5212phy.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5212</a>/<a href='ar5212phy.h.html'>ar5212phy.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2008 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5212phy.h,v 1.1.1.1 2008/12/11 04:46:43 alc Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATH_AR5212PHY_H_">_DEV_ATH_AR5212PHY_H_</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_DEV_ATH_AR5212PHY_H_" data-ref="_M/_DEV_ATH_AR5212PHY_H_">_DEV_ATH_AR5212PHY_H_</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/* PHY registers */</i></td></tr>
<tr><th id="23">23</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BASE" data-ref="_M/AR_PHY_BASE">AR_PHY_BASE</dfn>		0x9800		/* base address of phy regs */</u></td></tr>
<tr><th id="24">24</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY" data-ref="_M/AR_PHY">AR_PHY</dfn>(_n)		(AR_PHY_BASE + ((_n)&lt;&lt;2))</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST" data-ref="_M/AR_PHY_TEST">AR_PHY_TEST</dfn>             0x9800          /* PHY test control */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/PHY_AGC_CLR" data-ref="_M/PHY_AGC_CLR">PHY_AGC_CLR</dfn>             0x10000000      /* disable AGC to A2 */</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TESTCTRL" data-ref="_M/AR_PHY_TESTCTRL">AR_PHY_TESTCTRL</dfn>		0x9808		/* PHY Test Control/Status */</u></td></tr>
<tr><th id="30">30</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TESTCTRL_TXHOLD" data-ref="_M/AR_PHY_TESTCTRL_TXHOLD">AR_PHY_TESTCTRL_TXHOLD</dfn>	0x3800		/* Select Tx hold */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TESTCTRL_TXSRC_ALT" data-ref="_M/AR_PHY_TESTCTRL_TXSRC_ALT">AR_PHY_TESTCTRL_TXSRC_ALT</dfn>	0x00000080	/* Select input to tsdac along with bit 1 */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TESTCTRL_TXSRC_ALT_S" data-ref="_M/AR_PHY_TESTCTRL_TXSRC_ALT_S">AR_PHY_TESTCTRL_TXSRC_ALT_S</dfn>	7</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TESTCTRL_TXSRC_SRC" data-ref="_M/AR_PHY_TESTCTRL_TXSRC_SRC">AR_PHY_TESTCTRL_TXSRC_SRC</dfn>	0x00000002	/* Used with bit 7 */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TESTCTRL_TXSRC_SRC_S" data-ref="_M/AR_PHY_TESTCTRL_TXSRC_SRC_S">AR_PHY_TESTCTRL_TXSRC_SRC_S</dfn>	1</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TURBO" data-ref="_M/AR_PHY_TURBO">AR_PHY_TURBO</dfn>		0x9804		/* frame control register */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FC_TURBO_MODE" data-ref="_M/AR_PHY_FC_TURBO_MODE">AR_PHY_FC_TURBO_MODE</dfn>	0x00000001	/* Set turbo mode bits */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FC_TURBO_SHORT" data-ref="_M/AR_PHY_FC_TURBO_SHORT">AR_PHY_FC_TURBO_SHORT</dfn>	0x00000002	/* Set short symbols to turbo mode setting */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_TURBO_MIMO" data-ref="_M/AR_PHY_FC_TURBO_MIMO">AR_PHY_FC_TURBO_MIMO</dfn>    0x00000004      /* Set turbo for mimo mode */</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING3" data-ref="_M/AR_PHY_TIMING3">AR_PHY_TIMING3</dfn>		0x9814		/* Timing control 3 */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_MAN" data-ref="_M/AR_PHY_TIMING3_DSC_MAN">AR_PHY_TIMING3_DSC_MAN</dfn>	0xFFFE0000</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_MAN_S" data-ref="_M/AR_PHY_TIMING3_DSC_MAN_S">AR_PHY_TIMING3_DSC_MAN_S</dfn>	17</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_EXP" data-ref="_M/AR_PHY_TIMING3_DSC_EXP">AR_PHY_TIMING3_DSC_EXP</dfn>	0x0001E000</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_EXP_S" data-ref="_M/AR_PHY_TIMING3_DSC_EXP_S">AR_PHY_TIMING3_DSC_EXP_S</dfn>	13</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CHIP_ID" data-ref="_M/AR_PHY_CHIP_ID">AR_PHY_CHIP_ID</dfn>		0x9818		/* PHY chip revision ID */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CHIP_ID_REV_2" data-ref="_M/AR_PHY_CHIP_ID_REV_2">AR_PHY_CHIP_ID_REV_2</dfn>	0x42		/* 5212 Rev 2 BB w. TPC fix */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CHIP_ID_REV_3" data-ref="_M/AR_PHY_CHIP_ID_REV_3">AR_PHY_CHIP_ID_REV_3</dfn>	0x43		/* 5212 Rev 3 5213 */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CHIP_ID_REV_4" data-ref="_M/AR_PHY_CHIP_ID_REV_4">AR_PHY_CHIP_ID_REV_4</dfn>	0x44		/* 5212 Rev 4 2313 and up */</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ACTIVE" data-ref="_M/AR_PHY_ACTIVE">AR_PHY_ACTIVE</dfn>		0x981C		/* activation register */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ACTIVE_EN" data-ref="_M/AR_PHY_ACTIVE_EN">AR_PHY_ACTIVE_EN</dfn>	0x00000001	/* Activate PHY chips */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ACTIVE_DIS" data-ref="_M/AR_PHY_ACTIVE_DIS">AR_PHY_ACTIVE_DIS</dfn>	0x00000000	/* Deactivate PHY chips */</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_CTL" data-ref="_M/AR_PHY_TX_CTL">AR_PHY_TX_CTL</dfn>		0x9824</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FRAME_TO_TX_DATA_START" data-ref="_M/AR_PHY_TX_FRAME_TO_TX_DATA_START">AR_PHY_TX_FRAME_TO_TX_DATA_START</dfn>	0x0000000f</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FRAME_TO_TX_DATA_START_S" data-ref="_M/AR_PHY_TX_FRAME_TO_TX_DATA_START_S">AR_PHY_TX_FRAME_TO_TX_DATA_START_S</dfn>	0</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ADC_CTL" data-ref="_M/AR_PHY_ADC_CTL">AR_PHY_ADC_CTL</dfn>		0x982C</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_INBUFGAIN" data-ref="_M/AR_PHY_ADC_CTL_OFF_INBUFGAIN">AR_PHY_ADC_CTL_OFF_INBUFGAIN</dfn>	0x00000003</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_INBUFGAIN_S" data-ref="_M/AR_PHY_ADC_CTL_OFF_INBUFGAIN_S">AR_PHY_ADC_CTL_OFF_INBUFGAIN_S</dfn>	0</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_PWDDAC" data-ref="_M/AR_PHY_ADC_CTL_OFF_PWDDAC">AR_PHY_ADC_CTL_OFF_PWDDAC</dfn>	0x00002000</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_PWDBANDGAP" data-ref="_M/AR_PHY_ADC_CTL_OFF_PWDBANDGAP">AR_PHY_ADC_CTL_OFF_PWDBANDGAP</dfn>	0x00004000 /* BB Rev 4.2+ only */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_PWDADC" data-ref="_M/AR_PHY_ADC_CTL_OFF_PWDADC">AR_PHY_ADC_CTL_OFF_PWDADC</dfn>	0x00008000 /* BB Rev 4.2+ only */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ADC_CTL_ON_INBUFGAIN" data-ref="_M/AR_PHY_ADC_CTL_ON_INBUFGAIN">AR_PHY_ADC_CTL_ON_INBUFGAIN</dfn>	0x00030000</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ADC_CTL_ON_INBUFGAIN_S" data-ref="_M/AR_PHY_ADC_CTL_ON_INBUFGAIN_S">AR_PHY_ADC_CTL_ON_INBUFGAIN_S</dfn>	16</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BB_XP_PA_CTL" data-ref="_M/AR_PHY_BB_XP_PA_CTL">AR_PHY_BB_XP_PA_CTL</dfn>	0x9838</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_XPAA_ACTIVE_HIGH" data-ref="_M/AR_PHY_BB_XPAA_ACTIVE_HIGH">AR_PHY_BB_XPAA_ACTIVE_HIGH</dfn>	0x00000001</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BB_XPAB_ACTIVE_HIGH" data-ref="_M/AR_PHY_BB_XPAB_ACTIVE_HIGH">AR_PHY_BB_XPAB_ACTIVE_HIGH</dfn>	0x00000002</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BB_XPAB_ACTIVE_HIGH_S" data-ref="_M/AR_PHY_BB_XPAB_ACTIVE_HIGH_S">AR_PHY_BB_XPAB_ACTIVE_HIGH_S</dfn>	1</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TSTDAC_CONST" data-ref="_M/AR_PHY_TSTDAC_CONST">AR_PHY_TSTDAC_CONST</dfn>	0x983C</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TSTDAC_CONST_Q" data-ref="_M/AR_PHY_TSTDAC_CONST_Q">AR_PHY_TSTDAC_CONST_Q</dfn>	0x0003FE00</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TSTDAC_CONST_Q_S" data-ref="_M/AR_PHY_TSTDAC_CONST_Q_S">AR_PHY_TSTDAC_CONST_Q_S</dfn>	9</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TSTDAC_CONST_I" data-ref="_M/AR_PHY_TSTDAC_CONST_I">AR_PHY_TSTDAC_CONST_I</dfn>	0x000001FF</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SETTLING" data-ref="_M/AR_PHY_SETTLING">AR_PHY_SETTLING</dfn>		0x9844</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SETTLING_AGC" data-ref="_M/AR_PHY_SETTLING_AGC">AR_PHY_SETTLING_AGC</dfn> 0x0000007F</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SETTLING_AGC_S" data-ref="_M/AR_PHY_SETTLING_AGC_S">AR_PHY_SETTLING_AGC_S</dfn>   0</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SETTLING_SWITCH" data-ref="_M/AR_PHY_SETTLING_SWITCH">AR_PHY_SETTLING_SWITCH</dfn>	0x00003F80</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SETTLING_SWITCH_S" data-ref="_M/AR_PHY_SETTLING_SWITCH_S">AR_PHY_SETTLING_SWITCH_S</dfn>	7</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RXGAIN" data-ref="_M/AR_PHY_RXGAIN">AR_PHY_RXGAIN</dfn>		0x9848</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_ATTEN" data-ref="_M/AR_PHY_RXGAIN_TXRX_ATTEN">AR_PHY_RXGAIN_TXRX_ATTEN</dfn>	0x0003F000</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_ATTEN_S" data-ref="_M/AR_PHY_RXGAIN_TXRX_ATTEN_S">AR_PHY_RXGAIN_TXRX_ATTEN_S</dfn>	12</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_RF_MAX" data-ref="_M/AR_PHY_RXGAIN_TXRX_RF_MAX">AR_PHY_RXGAIN_TXRX_RF_MAX</dfn>	0x007C0000</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_S" data-ref="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_S">AR_PHY_RXGAIN_TXRX_RF_MAX_S</dfn>	18</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DESIRED_SZ" data-ref="_M/AR_PHY_DESIRED_SZ">AR_PHY_DESIRED_SZ</dfn>	0x9850</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_ADC" data-ref="_M/AR_PHY_DESIRED_SZ_ADC">AR_PHY_DESIRED_SZ_ADC</dfn>		0x000000FF</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_ADC_S" data-ref="_M/AR_PHY_DESIRED_SZ_ADC_S">AR_PHY_DESIRED_SZ_ADC_S</dfn>		0</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_PGA" data-ref="_M/AR_PHY_DESIRED_SZ_PGA">AR_PHY_DESIRED_SZ_PGA</dfn>		0x0000FF00</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_PGA_S" data-ref="_M/AR_PHY_DESIRED_SZ_PGA_S">AR_PHY_DESIRED_SZ_PGA_S</dfn>		8</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_TOT_DES" data-ref="_M/AR_PHY_DESIRED_SZ_TOT_DES">AR_PHY_DESIRED_SZ_TOT_DES</dfn>	0x0FF00000</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_TOT_DES_S" data-ref="_M/AR_PHY_DESIRED_SZ_TOT_DES_S">AR_PHY_DESIRED_SZ_TOT_DES_S</dfn>	20</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FIND_SIG" data-ref="_M/AR_PHY_FIND_SIG">AR_PHY_FIND_SIG</dfn>		 0x9858</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRSTEP" data-ref="_M/AR_PHY_FIND_SIG_FIRSTEP">AR_PHY_FIND_SIG_FIRSTEP</dfn>	 0x0003F000</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRSTEP_S" data-ref="_M/AR_PHY_FIND_SIG_FIRSTEP_S">AR_PHY_FIND_SIG_FIRSTEP_S</dfn>		 12</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRPWR" data-ref="_M/AR_PHY_FIND_SIG_FIRPWR">AR_PHY_FIND_SIG_FIRPWR</dfn>	 0x03FC0000</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRPWR_S" data-ref="_M/AR_PHY_FIND_SIG_FIRPWR_S">AR_PHY_FIND_SIG_FIRPWR_S</dfn>		 18</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CTL1" data-ref="_M/AR_PHY_AGC_CTL1">AR_PHY_AGC_CTL1</dfn>		 0x985C</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CTL1_COARSE_LOW" data-ref="_M/AR_PHY_AGC_CTL1_COARSE_LOW">AR_PHY_AGC_CTL1_COARSE_LOW</dfn>		 0x00007F80</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CTL1_COARSE_LOW_S" data-ref="_M/AR_PHY_AGC_CTL1_COARSE_LOW_S">AR_PHY_AGC_CTL1_COARSE_LOW_S</dfn>		 7</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CTL1_COARSE_HIGH" data-ref="_M/AR_PHY_AGC_CTL1_COARSE_HIGH">AR_PHY_AGC_CTL1_COARSE_HIGH</dfn>		 0x003F8000</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CTL1_COARSE_HIGH_S" data-ref="_M/AR_PHY_AGC_CTL1_COARSE_HIGH_S">AR_PHY_AGC_CTL1_COARSE_HIGH_S</dfn>		 15</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CONTROL" data-ref="_M/AR_PHY_AGC_CONTROL">AR_PHY_AGC_CONTROL</dfn>	0x9860		/* chip calibration and noise floor setting */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_CAL" data-ref="_M/AR_PHY_AGC_CONTROL_CAL">AR_PHY_AGC_CONTROL_CAL</dfn>	0x00000001	/* do internal calibration */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_NF" data-ref="_M/AR_PHY_AGC_CONTROL_NF">AR_PHY_AGC_CONTROL_NF</dfn>	0x00000002	/* do noise-floor calculation */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_ENABLE_NF" data-ref="_M/AR_PHY_AGC_CONTROL_ENABLE_NF">AR_PHY_AGC_CONTROL_ENABLE_NF</dfn>     0x00008000 /* Enable noise floor calibration to happen */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_FLTR_CAL" data-ref="_M/AR_PHY_AGC_CONTROL_FLTR_CAL">AR_PHY_AGC_CONTROL_FLTR_CAL</dfn>	0x00010000  /* Allow Filter calibration */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_NO_UPDATE_NF" data-ref="_M/AR_PHY_AGC_CONTROL_NO_UPDATE_NF">AR_PHY_AGC_CONTROL_NO_UPDATE_NF</dfn>  0x00020000 /* Don't update noise floor automatically */</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_LOW" data-ref="_M/AR_PHY_SFCORR_LOW">AR_PHY_SFCORR_LOW</dfn>	 0x986C</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW" data-ref="_M/AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW">AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW</dfn>	 0x00000001</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW" data-ref="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW">AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW</dfn>	 0x00003F00</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S" data-ref="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S">AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S</dfn>	 8</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW" data-ref="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW">AR_PHY_SFCORR_LOW_M1_THRESH_LOW</dfn>	 0x001FC000</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S">AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S</dfn>	 14</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW" data-ref="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW">AR_PHY_SFCORR_LOW_M2_THRESH_LOW</dfn>	 0x0FE00000</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S">AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S</dfn>	 21</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR" data-ref="_M/AR_PHY_SFCORR">AR_PHY_SFCORR</dfn>	 	0x9868</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_M2COUNT_THR" data-ref="_M/AR_PHY_SFCORR_M2COUNT_THR">AR_PHY_SFCORR_M2COUNT_THR</dfn>	 0x0000001F</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_M2COUNT_THR_S" data-ref="_M/AR_PHY_SFCORR_M2COUNT_THR_S">AR_PHY_SFCORR_M2COUNT_THR_S</dfn>	 0</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_M1_THRESH" data-ref="_M/AR_PHY_SFCORR_M1_THRESH">AR_PHY_SFCORR_M1_THRESH</dfn>	 0x00FE0000</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_M1_THRESH_S" data-ref="_M/AR_PHY_SFCORR_M1_THRESH_S">AR_PHY_SFCORR_M1_THRESH_S</dfn>	 17</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_M2_THRESH" data-ref="_M/AR_PHY_SFCORR_M2_THRESH">AR_PHY_SFCORR_M2_THRESH</dfn>	 0x7F000000</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_M2_THRESH_S" data-ref="_M/AR_PHY_SFCORR_M2_THRESH_S">AR_PHY_SFCORR_M2_THRESH_S</dfn>	 24</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SLEEP_CTR_CONTROL" data-ref="_M/AR_PHY_SLEEP_CTR_CONTROL">AR_PHY_SLEEP_CTR_CONTROL</dfn>	0x9870</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SLEEP_CTR_LIMIT" data-ref="_M/AR_PHY_SLEEP_CTR_LIMIT">AR_PHY_SLEEP_CTR_LIMIT</dfn>		0x9874</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SLEEP_SCAL" data-ref="_M/AR_PHY_SLEEP_SCAL">AR_PHY_SLEEP_SCAL</dfn>		0x9878</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL" data-ref="_M/AR_PHY_PLL_CTL">AR_PHY_PLL_CTL</dfn>		0x987c	/* PLL control register */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_40" data-ref="_M/AR_PHY_PLL_CTL_40">AR_PHY_PLL_CTL_40</dfn>	0xaa	/* 40 MHz */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_44" data-ref="_M/AR_PHY_PLL_CTL_44">AR_PHY_PLL_CTL_44</dfn>	0xab	/* 44 MHz for 11b, 11g */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_44_5112" data-ref="_M/AR_PHY_PLL_CTL_44_5112">AR_PHY_PLL_CTL_44_5112</dfn>	0xeb	/* 44 MHz for 11b, 11g */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_40_5112" data-ref="_M/AR_PHY_PLL_CTL_40_5112">AR_PHY_PLL_CTL_40_5112</dfn>	0xea	/* 40 MHz for 11a, turbos */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_40_5413" data-ref="_M/AR_PHY_PLL_CTL_40_5413">AR_PHY_PLL_CTL_40_5413</dfn>  0x04	/* 40 MHz for 11a, turbos with 5413 */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_HALF" data-ref="_M/AR_PHY_PLL_CTL_HALF">AR_PHY_PLL_CTL_HALF</dfn>	0x100	/* Half clock for 1/2 chan width */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PLL_CTL_QUARTER" data-ref="_M/AR_PHY_PLL_CTL_QUARTER">AR_PHY_PLL_CTL_QUARTER</dfn>	0x200	/* Quarter clock for 1/4 chan width */</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BIN_MASK_1" data-ref="_M/AR_PHY_BIN_MASK_1">AR_PHY_BIN_MASK_1</dfn>	0x9900</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BIN_MASK_2" data-ref="_M/AR_PHY_BIN_MASK_2">AR_PHY_BIN_MASK_2</dfn>	0x9904</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BIN_MASK_3" data-ref="_M/AR_PHY_BIN_MASK_3">AR_PHY_BIN_MASK_3</dfn>	0x9908</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MASK_CTL" data-ref="_M/AR_PHY_MASK_CTL">AR_PHY_MASK_CTL</dfn>		0x990c		/* What are these for?? */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MASK_CTL_MASK_4" data-ref="_M/AR_PHY_MASK_CTL_MASK_4">AR_PHY_MASK_CTL_MASK_4</dfn>	0x00003FFF</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MASK_CTL_MASK_4_S" data-ref="_M/AR_PHY_MASK_CTL_MASK_4_S">AR_PHY_MASK_CTL_MASK_4_S</dfn>	0</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MASK_CTL_RATE" data-ref="_M/AR_PHY_MASK_CTL_RATE">AR_PHY_MASK_CTL_RATE</dfn>	0xFF000000</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MASK_CTL_RATE_S" data-ref="_M/AR_PHY_MASK_CTL_RATE_S">AR_PHY_MASK_CTL_RATE_S</dfn>	24</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RX_DELAY" data-ref="_M/AR_PHY_RX_DELAY">AR_PHY_RX_DELAY</dfn>		0x9914		/* analog pow-on time (100ns) */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RX_DELAY_DELAY" data-ref="_M/AR_PHY_RX_DELAY_DELAY">AR_PHY_RX_DELAY_DELAY</dfn>	0x00003FFF	/* delay from wakeup to rx ena */</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4" data-ref="_M/AR_PHY_TIMING_CTRL4">AR_PHY_TIMING_CTRL4</dfn>		0x9920		/* timing control */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF</dfn>	0x01F	/* Mask for kcos_theta-1 for q correction */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S</dfn>	0	/* shift for Q_COFF */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF</dfn>	0x7E0	/* Mask for sin_theta for i correction */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S</dfn>	5	/* Shift for sin_theta for i correction */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_ENABLE" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_ENABLE">AR_PHY_TIMING_CTRL4_IQCORR_ENABLE</dfn>	0x800	/* enable IQ correction */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX">AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX</dfn>	0xF000	/* Mask for max number of samples (logarithmic) */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S">AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S</dfn>	12	/* Shift for max number of samples */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_DO_IQCAL" data-ref="_M/AR_PHY_TIMING_CTRL4_DO_IQCAL">AR_PHY_TIMING_CTRL4_DO_IQCAL</dfn>	0x10000		/* perform IQ calibration */</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER">AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER</dfn>	0x40000000	/* Enable spur filter */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK">AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK</dfn>	0x20000000</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK">AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK</dfn>	0x10000000</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING5" data-ref="_M/AR_PHY_TIMING5">AR_PHY_TIMING5</dfn>		0x9924</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING5_CYCPWR_THR1" data-ref="_M/AR_PHY_TIMING5_CYCPWR_THR1">AR_PHY_TIMING5_CYCPWR_THR1</dfn>	0x000000FE</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING5_CYCPWR_THR1_S" data-ref="_M/AR_PHY_TIMING5_CYCPWR_THR1_S">AR_PHY_TIMING5_CYCPWR_THR1_S</dfn>	1</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE" data-ref="_M/AR_PHY_PAPD_PROBE">AR_PHY_PAPD_PROBE</dfn>	0x9930</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_POWERTX" data-ref="_M/AR_PHY_PAPD_PROBE_POWERTX">AR_PHY_PAPD_PROBE_POWERTX</dfn>	0x00007E00</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_POWERTX_S" data-ref="_M/AR_PHY_PAPD_PROBE_POWERTX_S">AR_PHY_PAPD_PROBE_POWERTX_S</dfn>	9</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_NEXT_TX" data-ref="_M/AR_PHY_PAPD_PROBE_NEXT_TX">AR_PHY_PAPD_PROBE_NEXT_TX</dfn>	0x00008000	/* command to take next reading */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_TYPE" data-ref="_M/AR_PHY_PAPD_PROBE_TYPE">AR_PHY_PAPD_PROBE_TYPE</dfn>	0x01800000</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_TYPE_S" data-ref="_M/AR_PHY_PAPD_PROBE_TYPE_S">AR_PHY_PAPD_PROBE_TYPE_S</dfn>	23</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_TYPE_OFDM" data-ref="_M/AR_PHY_PAPD_PROBE_TYPE_OFDM">AR_PHY_PAPD_PROBE_TYPE_OFDM</dfn>	0</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_TYPE_CCK" data-ref="_M/AR_PHY_PAPD_PROBE_TYPE_CCK">AR_PHY_PAPD_PROBE_TYPE_CCK</dfn>	2</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_GAINF" data-ref="_M/AR_PHY_PAPD_PROBE_GAINF">AR_PHY_PAPD_PROBE_GAINF</dfn>	0xFE000000</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PAPD_PROBE_GAINF_S" data-ref="_M/AR_PHY_PAPD_PROBE_GAINF_S">AR_PHY_PAPD_PROBE_GAINF_S</dfn>	25</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE1" data-ref="_M/AR_PHY_POWER_TX_RATE1">AR_PHY_POWER_TX_RATE1</dfn>	0x9934</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE2" data-ref="_M/AR_PHY_POWER_TX_RATE2">AR_PHY_POWER_TX_RATE2</dfn>	0x9938</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE_MAX" data-ref="_M/AR_PHY_POWER_TX_RATE_MAX">AR_PHY_POWER_TX_RATE_MAX</dfn>	0x993c</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE" data-ref="_M/AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE">AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE</dfn>	0x00000040</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FRAME_CTL" data-ref="_M/AR_PHY_FRAME_CTL">AR_PHY_FRAME_CTL</dfn>	0x9944</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FRAME_CTL_TX_CLIP" data-ref="_M/AR_PHY_FRAME_CTL_TX_CLIP">AR_PHY_FRAME_CTL_TX_CLIP</dfn>	0x00000038</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FRAME_CTL_TX_CLIP_S" data-ref="_M/AR_PHY_FRAME_CTL_TX_CLIP_S">AR_PHY_FRAME_CTL_TX_CLIP_S</dfn>	3</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_ERR_SERV" data-ref="_M/AR_PHY_FRAME_CTL_ERR_SERV">AR_PHY_FRAME_CTL_ERR_SERV</dfn>	0x20000000</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_ERR_SERV_S" data-ref="_M/AR_PHY_FRAME_CTL_ERR_SERV_S">AR_PHY_FRAME_CTL_ERR_SERV_S</dfn>	29</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_EMU_M" data-ref="_M/AR_PHY_FRAME_CTL_EMU_M">AR_PHY_FRAME_CTL_EMU_M</dfn>		0x80000000</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_EMU_S" data-ref="_M/AR_PHY_FRAME_CTL_EMU_S">AR_PHY_FRAME_CTL_EMU_S</dfn>		31</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_WINLEN" data-ref="_M/AR_PHY_FRAME_CTL_WINLEN">AR_PHY_FRAME_CTL_WINLEN</dfn>		0x00000003</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_WINLEN_S" data-ref="_M/AR_PHY_FRAME_CTL_WINLEN_S">AR_PHY_FRAME_CTL_WINLEN_S</dfn>	0</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TXPWRADJ" data-ref="_M/AR_PHY_TXPWRADJ">AR_PHY_TXPWRADJ</dfn>		0x994C		/* BB Rev 4.2+ only */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TXPWRADJ_CCK_GAIN_DELTA" data-ref="_M/AR_PHY_TXPWRADJ_CCK_GAIN_DELTA">AR_PHY_TXPWRADJ_CCK_GAIN_DELTA</dfn>	0x00000FC0</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S" data-ref="_M/AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S">AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S</dfn>	6</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX" data-ref="_M/AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX">AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX</dfn>	0x00FC0000</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S" data-ref="_M/AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S">AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S</dfn>	18</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RADAR_0" data-ref="_M/AR_PHY_RADAR_0">AR_PHY_RADAR_0</dfn>		0x9954		/* radar detection settings */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RADAR_0_ENA" data-ref="_M/AR_PHY_RADAR_0_ENA">AR_PHY_RADAR_0_ENA</dfn>	0x00000001	/* Enable radar detection */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_INBAND" data-ref="_M/AR_PHY_RADAR_0_INBAND">AR_PHY_RADAR_0_INBAND</dfn>	0x0000003e	/* Inband pulse threshold */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_INBAND_S" data-ref="_M/AR_PHY_RADAR_0_INBAND_S">AR_PHY_RADAR_0_INBAND_S</dfn>	1</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_PRSSI" data-ref="_M/AR_PHY_RADAR_0_PRSSI">AR_PHY_RADAR_0_PRSSI</dfn>	0x00000FC0	/* Pulse rssi threshold */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_PRSSI_S" data-ref="_M/AR_PHY_RADAR_0_PRSSI_S">AR_PHY_RADAR_0_PRSSI_S</dfn>	6</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_HEIGHT" data-ref="_M/AR_PHY_RADAR_0_HEIGHT">AR_PHY_RADAR_0_HEIGHT</dfn>	0x0003F000	/* Pulse height threshold */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_HEIGHT_S" data-ref="_M/AR_PHY_RADAR_0_HEIGHT_S">AR_PHY_RADAR_0_HEIGHT_S</dfn>	12</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_RRSSI" data-ref="_M/AR_PHY_RADAR_0_RRSSI">AR_PHY_RADAR_0_RRSSI</dfn>	0x00FC0000	/* Radar rssi threshold */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_RRSSI_S" data-ref="_M/AR_PHY_RADAR_0_RRSSI_S">AR_PHY_RADAR_0_RRSSI_S</dfn>	18</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_FIRPWR" data-ref="_M/AR_PHY_RADAR_0_FIRPWR">AR_PHY_RADAR_0_FIRPWR</dfn>	0x7F000000	/* Radar firpwr threshold */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_FIRPWR_S" data-ref="_M/AR_PHY_RADAR_0_FIRPWR_S">AR_PHY_RADAR_0_FIRPWR_S</dfn>	24</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA" data-ref="_M/AR_PHY_SIGMA_DELTA">AR_PHY_SIGMA_DELTA</dfn>	0x996C      /* AR5312 only */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_ADC_SEL" data-ref="_M/AR_PHY_SIGMA_DELTA_ADC_SEL">AR_PHY_SIGMA_DELTA_ADC_SEL</dfn>	0x00000003</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_ADC_SEL_S" data-ref="_M/AR_PHY_SIGMA_DELTA_ADC_SEL_S">AR_PHY_SIGMA_DELTA_ADC_SEL_S</dfn>	0</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_FILT2" data-ref="_M/AR_PHY_SIGMA_DELTA_FILT2">AR_PHY_SIGMA_DELTA_FILT2</dfn>	0x000000F8</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_FILT2_S" data-ref="_M/AR_PHY_SIGMA_DELTA_FILT2_S">AR_PHY_SIGMA_DELTA_FILT2_S</dfn>	3</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_FILT1" data-ref="_M/AR_PHY_SIGMA_DELTA_FILT1">AR_PHY_SIGMA_DELTA_FILT1</dfn>	0x00001F00</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_FILT1_S" data-ref="_M/AR_PHY_SIGMA_DELTA_FILT1_S">AR_PHY_SIGMA_DELTA_FILT1_S</dfn>	8</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_ADC_CLIP" data-ref="_M/AR_PHY_SIGMA_DELTA_ADC_CLIP">AR_PHY_SIGMA_DELTA_ADC_CLIP</dfn>	0x01FFE000</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_ADC_CLIP_S" data-ref="_M/AR_PHY_SIGMA_DELTA_ADC_CLIP_S">AR_PHY_SIGMA_DELTA_ADC_CLIP_S</dfn>	13</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RESTART" data-ref="_M/AR_PHY_RESTART">AR_PHY_RESTART</dfn>		0x9970		/* restart */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RESTART_DIV_GC" data-ref="_M/AR_PHY_RESTART_DIV_GC">AR_PHY_RESTART_DIV_GC</dfn>	0x001C0000	/* bb_ant_fast_div_gc_limit */</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_RESTART_DIV_GC_S" data-ref="_M/AR_PHY_RESTART_DIV_GC_S">AR_PHY_RESTART_DIV_GC_S</dfn>	18</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_REQ" data-ref="_M/AR_PHY_RFBUS_REQ">AR_PHY_RFBUS_REQ</dfn>    0x997C</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_REQ_REQUEST" data-ref="_M/AR_PHY_RFBUS_REQ_REQUEST">AR_PHY_RFBUS_REQ_REQUEST</dfn>    0x00000001</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING7" data-ref="_M/AR_PHY_TIMING7">AR_PHY_TIMING7</dfn>		0x9980		/* Spur mitigation masks */</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING8" data-ref="_M/AR_PHY_TIMING8">AR_PHY_TIMING8</dfn>		0x9984</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING8_PILOT_MASK_2" data-ref="_M/AR_PHY_TIMING8_PILOT_MASK_2">AR_PHY_TIMING8_PILOT_MASK_2</dfn>	0x000FFFFF</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING8_PILOT_MASK_2_S" data-ref="_M/AR_PHY_TIMING8_PILOT_MASK_2_S">AR_PHY_TIMING8_PILOT_MASK_2_S</dfn>	0</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BIN_MASK2_1" data-ref="_M/AR_PHY_BIN_MASK2_1">AR_PHY_BIN_MASK2_1</dfn>	0x9988</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BIN_MASK2_2" data-ref="_M/AR_PHY_BIN_MASK2_2">AR_PHY_BIN_MASK2_2</dfn>	0x998c</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BIN_MASK2_3" data-ref="_M/AR_PHY_BIN_MASK2_3">AR_PHY_BIN_MASK2_3</dfn>	0x9990</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BIN_MASK2_4" data-ref="_M/AR_PHY_BIN_MASK2_4">AR_PHY_BIN_MASK2_4</dfn>	0x9994</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BIN_MASK2_4_MASK_4" data-ref="_M/AR_PHY_BIN_MASK2_4_MASK_4">AR_PHY_BIN_MASK2_4_MASK_4</dfn>	0x00003FFF</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BIN_MASK2_4_MASK_4_S" data-ref="_M/AR_PHY_BIN_MASK2_4_MASK_4_S">AR_PHY_BIN_MASK2_4_MASK_4_S</dfn>	0</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING9" data-ref="_M/AR_PHY_TIMING9">AR_PHY_TIMING9</dfn>		0x9998</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING10" data-ref="_M/AR_PHY_TIMING10">AR_PHY_TIMING10</dfn>		0x999c</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING10_PILOT_MASK_2" data-ref="_M/AR_PHY_TIMING10_PILOT_MASK_2">AR_PHY_TIMING10_PILOT_MASK_2</dfn>	0x000FFFFF</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING10_PILOT_MASK_2_S" data-ref="_M/AR_PHY_TIMING10_PILOT_MASK_2_S">AR_PHY_TIMING10_PILOT_MASK_2_S</dfn>	0</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING11" data-ref="_M/AR_PHY_TIMING11">AR_PHY_TIMING11</dfn>			0x99a0		/* Spur Mitigation control */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE" data-ref="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE">AR_PHY_TIMING11_SPUR_DELTA_PHASE</dfn>	0x000FFFFF</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_S" data-ref="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_S">AR_PHY_TIMING11_SPUR_DELTA_PHASE_S</dfn>	0</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_FREQ_SD" data-ref="_M/AR_PHY_TIMING11_SPUR_FREQ_SD">AR_PHY_TIMING11_SPUR_FREQ_SD</dfn>		0x3FF00000</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_S" data-ref="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_S">AR_PHY_TIMING11_SPUR_FREQ_SD_S</dfn>		20</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_USE_SPUR_IN_AGC" data-ref="_M/AR_PHY_TIMING11_USE_SPUR_IN_AGC">AR_PHY_TIMING11_USE_SPUR_IN_AGC</dfn>		0x40000000</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR" data-ref="_M/AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR">AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR</dfn>	0x80000000</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_HEAVY_CLIP_ENABLE" data-ref="_M/AR_PHY_HEAVY_CLIP_ENABLE">AR_PHY_HEAVY_CLIP_ENABLE</dfn>	0x99E0</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_M_SLEEP" data-ref="_M/AR_PHY_M_SLEEP">AR_PHY_M_SLEEP</dfn>		0x99f0		/* sleep control registers */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_REFCLKDLY" data-ref="_M/AR_PHY_REFCLKDLY">AR_PHY_REFCLKDLY</dfn>	0x99f4</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_REFCLKPD" data-ref="_M/AR_PHY_REFCLKPD">AR_PHY_REFCLKPD</dfn>		0x99f8</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/* PHY IQ calibration results */</i></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_IQCAL_RES_PWR_MEAS_I" data-ref="_M/AR_PHY_IQCAL_RES_PWR_MEAS_I">AR_PHY_IQCAL_RES_PWR_MEAS_I</dfn>	0x9c10	/* power measurement for I */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_IQCAL_RES_PWR_MEAS_Q" data-ref="_M/AR_PHY_IQCAL_RES_PWR_MEAS_Q">AR_PHY_IQCAL_RES_PWR_MEAS_Q</dfn>	0x9c14	/* power measurement for Q */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_IQCAL_RES_IQ_CORR_MEAS" data-ref="_M/AR_PHY_IQCAL_RES_IQ_CORR_MEAS">AR_PHY_IQCAL_RES_IQ_CORR_MEAS</dfn>	0x9c18	/* IQ correlation measurement */</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CURRENT_RSSI" data-ref="_M/AR_PHY_CURRENT_RSSI">AR_PHY_CURRENT_RSSI</dfn>	0x9c1c		/* rssi of current frame rx'd */</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_GNT" data-ref="_M/AR_PHY_RFBUS_GNT">AR_PHY_RFBUS_GNT</dfn>    0x9c20</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_GNT_GRANT" data-ref="_M/AR_PHY_RFBUS_GNT_GRANT">AR_PHY_RFBUS_GNT_GRANT</dfn>  0x1</u></td></tr>
<tr><th id="282">282</th><td>                                                                                          </td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PCDAC_TX_POWER_0" data-ref="_M/AR_PHY_PCDAC_TX_POWER_0">AR_PHY_PCDAC_TX_POWER_0</dfn>	0xA180</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PCDAC_TX_POWER" data-ref="_M/AR_PHY_PCDAC_TX_POWER">AR_PHY_PCDAC_TX_POWER</dfn>(_n)	(AR_PHY_PCDAC_TX_POWER_0 + ((_n)&lt;&lt;2))</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MODE" data-ref="_M/AR_PHY_MODE">AR_PHY_MODE</dfn>		0xA200	/* Mode register */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_QUARTER" data-ref="_M/AR_PHY_MODE_QUARTER">AR_PHY_MODE_QUARTER</dfn>	0x40	/* Quarter Rate */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_HALF" data-ref="_M/AR_PHY_MODE_HALF">AR_PHY_MODE_HALF</dfn>	0x20	/* Half Rate */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MODE_AR5112" data-ref="_M/AR_PHY_MODE_AR5112">AR_PHY_MODE_AR5112</dfn>	0x08	/* AR5112 */</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MODE_AR5111" data-ref="_M/AR_PHY_MODE_AR5111">AR_PHY_MODE_AR5111</dfn>	0x00	/* AR5111/AR2111 */</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MODE_DYNAMIC" data-ref="_M/AR_PHY_MODE_DYNAMIC">AR_PHY_MODE_DYNAMIC</dfn>	0x04	/* dynamic CCK/OFDM mode */</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MODE_RF2GHZ" data-ref="_M/AR_PHY_MODE_RF2GHZ">AR_PHY_MODE_RF2GHZ</dfn>	0x02	/* 2.4 GHz */</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MODE_RF5GHZ" data-ref="_M/AR_PHY_MODE_RF5GHZ">AR_PHY_MODE_RF5GHZ</dfn>	0x00	/* 5 GHz */</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MODE_CCK" data-ref="_M/AR_PHY_MODE_CCK">AR_PHY_MODE_CCK</dfn>		0x01	/* CCK */</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MODE_OFDM" data-ref="_M/AR_PHY_MODE_OFDM">AR_PHY_MODE_OFDM</dfn>	0x00	/* OFDM */</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MODE_DYN_CCK_DISABLE" data-ref="_M/AR_PHY_MODE_DYN_CCK_DISABLE">AR_PHY_MODE_DYN_CCK_DISABLE</dfn> 0x100 /* Disable dynamic CCK detection */</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CCK_TX_CTRL" data-ref="_M/AR_PHY_CCK_TX_CTRL">AR_PHY_CCK_TX_CTRL</dfn>	0xA204</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CCK_TX_CTRL_JAPAN" data-ref="_M/AR_PHY_CCK_TX_CTRL_JAPAN">AR_PHY_CCK_TX_CTRL_JAPAN</dfn>	0x00000010</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CCK_DETECT" data-ref="_M/AR_PHY_CCK_DETECT">AR_PHY_CCK_DETECT</dfn>	0xA208</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK" data-ref="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK">AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK</dfn>	0x0000003F</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S" data-ref="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S">AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S</dfn>	0</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV" data-ref="_M/AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV">AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV</dfn>	0x2000</u></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ" data-ref="_M/AR_PHY_GAIN_2GHZ">AR_PHY_GAIN_2GHZ</dfn>	0xA20C</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_RXTX_MARGIN" data-ref="_M/AR_PHY_GAIN_2GHZ_RXTX_MARGIN">AR_PHY_GAIN_2GHZ_RXTX_MARGIN</dfn>	0x00FC0000</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S">AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S</dfn>	18</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CCK_RXCTRL4" data-ref="_M/AR_PHY_CCK_RXCTRL4">AR_PHY_CCK_RXCTRL4</dfn>	0xA21C</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT" data-ref="_M/AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT">AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT</dfn>	0x01F80000</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S" data-ref="_M/AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S">AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S</dfn>	19</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK" data-ref="_M/AR_PHY_DAG_CTRLCCK">AR_PHY_DAG_CTRLCCK</dfn>	0xA228</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK_EN_RSSI_THR" data-ref="_M/AR_PHY_DAG_CTRLCCK_EN_RSSI_THR">AR_PHY_DAG_CTRLCCK_EN_RSSI_THR</dfn>	0x00000200 /* BB Rev 4.2+ only */</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR" data-ref="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR">AR_PHY_DAG_CTRLCCK_RSSI_THR</dfn>	0x0001FC00 /* BB Rev 4.2+ only */</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_S" data-ref="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_S">AR_PHY_DAG_CTRLCCK_RSSI_THR_S</dfn>	10	   /* BB Rev 4.2+ only */</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE3" data-ref="_M/AR_PHY_POWER_TX_RATE3">AR_PHY_POWER_TX_RATE3</dfn>	0xA234</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE4" data-ref="_M/AR_PHY_POWER_TX_RATE4">AR_PHY_POWER_TX_RATE4</dfn>	0xA238</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FAST_ADC" data-ref="_M/AR_PHY_FAST_ADC">AR_PHY_FAST_ADC</dfn>		0xA24C</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_BLUETOOTH" data-ref="_M/AR_PHY_BLUETOOTH">AR_PHY_BLUETOOTH</dfn>	0xA254</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1" data-ref="_M/AR_PHY_TPCRG1">AR_PHY_TPCRG1</dfn>	0xA258  /* ar2413 power control */</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_NUM_PD_GAIN" data-ref="_M/AR_PHY_TPCRG1_NUM_PD_GAIN">AR_PHY_TPCRG1_NUM_PD_GAIN</dfn>	0x0000c000</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_NUM_PD_GAIN_S" data-ref="_M/AR_PHY_TPCRG1_NUM_PD_GAIN_S">AR_PHY_TPCRG1_NUM_PD_GAIN_S</dfn>	14</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PDGAIN_SETTING1" data-ref="_M/AR_PHY_TPCRG1_PDGAIN_SETTING1">AR_PHY_TPCRG1_PDGAIN_SETTING1</dfn>	0x00030000</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PDGAIN_SETTING1_S" data-ref="_M/AR_PHY_TPCRG1_PDGAIN_SETTING1_S">AR_PHY_TPCRG1_PDGAIN_SETTING1_S</dfn>	16</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PDGAIN_SETTING2" data-ref="_M/AR_PHY_TPCRG1_PDGAIN_SETTING2">AR_PHY_TPCRG1_PDGAIN_SETTING2</dfn>	0x000c0000</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PDGAIN_SETTING2_S" data-ref="_M/AR_PHY_TPCRG1_PDGAIN_SETTING2_S">AR_PHY_TPCRG1_PDGAIN_SETTING2_S</dfn>	18</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PDGAIN_SETTING3" data-ref="_M/AR_PHY_TPCRG1_PDGAIN_SETTING3">AR_PHY_TPCRG1_PDGAIN_SETTING3</dfn>	0x00300000</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PDGAIN_SETTING3_S" data-ref="_M/AR_PHY_TPCRG1_PDGAIN_SETTING3_S">AR_PHY_TPCRG1_PDGAIN_SETTING3_S</dfn>	20</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5" data-ref="_M/AR_PHY_TPCRG5">AR_PHY_TPCRG5</dfn>	0xA26C /* ar2413 power control */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_OVERLAP" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_OVERLAP">AR_PHY_TPCRG5_PD_GAIN_OVERLAP</dfn>	0x0000000F</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S">AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S</dfn>		0</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1</dfn>	0x000003F0</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S</dfn>	4</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2</dfn>	0x0000FC00</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S</dfn>	10</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3</dfn>	0x003F0000</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S</dfn>	16</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4</dfn>	0x0FC00000</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S</dfn>	22</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#<span data-ppcond="19">endif</span>	/* _DEV_ATH_AR5212PHY_H_ */</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar2316.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5212/ar2316.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
