Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Jun 10 13:53:01 2017
| Host         : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_wrapper_control_sets_placed.rpt
| Design       : lab4_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   132 |
| Unused register locations in slices containing registers |   365 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           42 |
| No           | No                    | Yes                    |              72 |           31 |
| No           | Yes                   | No                     |             148 |           62 |
| Yes          | No                    | No                     |             700 |          160 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |             756 |          218 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                 |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                3 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                3 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                       | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                      | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]      |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/addr_q                                                                                                       | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                       |                1 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/addr_q                                                                                                         | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                       |                1 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                      | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                3 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | lab4_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                2 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                          | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1_reg[2]_0                                                                                     | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                   | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0                              |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                    | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0                              |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                    | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0                              |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/init_txn_ff_i_1_n_0                                                                                                                                                                                                     |                4 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                    | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0                              |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                    | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0                              |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0                              |                5 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                            | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                4 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                            | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                            | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                4 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                            | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0              | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0             | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0             | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0             | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0             | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0             | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0             | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0             | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                    | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0                              |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                    | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0                              |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                    | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0                              |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_awaddr[31]_i_1_n_0                                                                                                                                                                                                  |                3 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                    | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                4 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/pop_mi_data                                                                                    | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                4 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[9]_i_2_n_0 |                                                                                                                                                                                                                                                              | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_awaddr[31]_i_1_n_0                                                                                                                                                                                                  |                5 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                      |                                                                                                                                                                                                                                                                       |                4 |             13 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                       |                7 |             13 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                       |                4 |             13 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                2 |             14 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             14 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               10 |             21 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                       |                7 |             24 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                       |                6 |             24 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]                                                         | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                7 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                          |                                                                                                                                                                                                                                                                       |                6 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                       |                6 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               16 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                          |                                                                                                                                                                                                                                                                       |                4 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                8 |             31 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             31 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |               13 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index0                                                                                                                                                                                                    | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[0]_i_1_n_0                                                                                                                                                                                                   |                8 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                                   | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[0]_i_1_n_0                                                                                                                                                                                                  |                8 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               12 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                       |                9 |             34 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                       |               14 |             39 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                       |               10 |             39 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/rnext                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               14 |             42 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                8 |             47 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |             47 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               14 |             56 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               19 |             57 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | lab4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               15 |             57 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             64 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63][0]                                                                                     | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               13 |             64 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_awaddr[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |               15 |             64 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                       |               11 |             65 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  | lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         |                                                                                                                                                                                                                                                                       |               11 |             65 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               43 |            132 |
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     5 |
| 3      |                     6 |
| 4      |                    13 |
| 5      |                     7 |
| 6      |                     4 |
| 7      |                     2 |
| 8      |                    37 |
| 9      |                     5 |
| 10     |                    10 |
| 13     |                     3 |
| 14     |                     2 |
| 16+    |                    32 |
+--------+-----------------------+


