
lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e8  0800ede0  0800ede0  0000fde0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f4c8  0800f4c8  00011224  2**0
                  CONTENTS
  4 .ARM          00000008  0800f4c8  0800f4c8  000104c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f4d0  0800f4d0  00011224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f4d0  0800f4d0  000104d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f4d4  0800f4d4  000104d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000224  20000000  0800f4d8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003140  20000224  0800f6fc  00011224  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003364  0800f6fc  00011364  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011224  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f20e  00000000  00000000  00011254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000068de  00000000  00000000  00040462  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002798  00000000  00000000  00046d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e7b  00000000  00000000  000494d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003119b  00000000  00000000  0004b353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000319d0  00000000  00000000  0007c4ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001158f4  00000000  00000000  000adebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c37b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b698  00000000  00000000  001c37f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001cee90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000224 	.word	0x20000224
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800edc8 	.word	0x0800edc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000228 	.word	0x20000228
 80001cc:	0800edc8 	.word	0x0800edc8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000f38:	b5b0      	push	{r4, r5, r7, lr}
 8000f3a:	b08a      	sub	sp, #40	@ 0x28
 8000f3c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "NOTYOURS";
 8000f3e:	4b60      	ldr	r3, [pc, #384]	@ (80010c0 <MX_BlueNRG_MS_Init+0x188>)
 8000f40:	613b      	str	r3, [r7, #16]
  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 8000f42:	f000 f8ee 	bl	8001122 <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000f46:	2000      	movs	r0, #0
 8000f48:	f001 fdda 	bl	8002b00 <BSP_PB_GetState>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	b2da      	uxtb	r2, r3
 8000f50:	4b5c      	ldr	r3, [pc, #368]	@ (80010c4 <MX_BlueNRG_MS_Init+0x18c>)
 8000f52:	701a      	strb	r2, [r3, #0]

  hci_init(user_notify, NULL);
 8000f54:	2100      	movs	r1, #0
 8000f56:	485c      	ldr	r0, [pc, #368]	@ (80010c8 <MX_BlueNRG_MS_Init+0x190>)
 8000f58:	f008 f988 	bl	800926c <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000f5c:	1dba      	adds	r2, r7, #6
 8000f5e:	f107 0308 	add.w	r3, r7, #8
 8000f62:	4611      	mov	r1, r2
 8000f64:	4618      	mov	r0, r3
 8000f66:	f007 fff6 	bl	8008f56 <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 8000f6a:	f008 f838 	bl	8008fde <hci_reset>
  HAL_Delay(100);
 8000f6e:	2064      	movs	r0, #100	@ 0x64
 8000f70:	f002 fb44 	bl	80035fc <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
 8000f74:	7a3b      	ldrb	r3, [r7, #8]
 8000f76:	4619      	mov	r1, r3
 8000f78:	88fb      	ldrh	r3, [r7, #6]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	4853      	ldr	r0, [pc, #332]	@ (80010cc <MX_BlueNRG_MS_Init+0x194>)
 8000f7e:	f00b ff4d 	bl	800ce1c <iprintf>
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000f82:	7a3b      	ldrb	r3, [r7, #8]
 8000f84:	2b30      	cmp	r3, #48	@ 0x30
 8000f86:	d902      	bls.n	8000f8e <MX_BlueNRG_MS_Init+0x56>
    bnrg_expansion_board = IDB05A1;
 8000f88:	4b51      	ldr	r3, [pc, #324]	@ (80010d0 <MX_BlueNRG_MS_Init+0x198>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8000f8e:	f107 0209 	add.w	r2, r7, #9
 8000f92:	4b50      	ldr	r3, [pc, #320]	@ (80010d4 <MX_BlueNRG_MS_Init+0x19c>)
 8000f94:	2106      	movs	r1, #6
 8000f96:	2080      	movs	r0, #128	@ 0x80
 8000f98:	f007 ff57 	bl	8008e4a <aci_hal_read_config_data>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	617b      	str	r3, [r7, #20]

  if (ret) {
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d002      	beq.n	8000fac <MX_BlueNRG_MS_Init+0x74>
    PRINTF("Read Static Random address failed.\n");
 8000fa6:	484c      	ldr	r0, [pc, #304]	@ (80010d8 <MX_BlueNRG_MS_Init+0x1a0>)
 8000fa8:	f00b ffa0 	bl	800ceec <puts>
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000fac:	4b49      	ldr	r3, [pc, #292]	@ (80010d4 <MX_BlueNRG_MS_Init+0x19c>)
 8000fae:	795b      	ldrb	r3, [r3, #5]
 8000fb0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000fb4:	2bc0      	cmp	r3, #192	@ 0xc0
 8000fb6:	d004      	beq.n	8000fc2 <MX_BlueNRG_MS_Init+0x8a>
    PRINTF("Static Random address not well formed.\n");
 8000fb8:	4848      	ldr	r0, [pc, #288]	@ (80010dc <MX_BlueNRG_MS_Init+0x1a4>)
 8000fba:	f00b ff97 	bl	800ceec <puts>
    while(1);
 8000fbe:	bf00      	nop
 8000fc0:	e7fd      	b.n	8000fbe <MX_BlueNRG_MS_Init+0x86>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000fc2:	f007 fc6e 	bl	80088a2 <aci_gatt_init>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	617b      	str	r3, [r7, #20]
  if(ret){
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d002      	beq.n	8000fd6 <MX_BlueNRG_MS_Init+0x9e>
    PRINTF("GATT_Init failed.\n");
 8000fd0:	4843      	ldr	r0, [pc, #268]	@ (80010e0 <MX_BlueNRG_MS_Init+0x1a8>)
 8000fd2:	f00b ff8b 	bl	800ceec <puts>
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8000fd6:	4b3e      	ldr	r3, [pc, #248]	@ (80010d0 <MX_BlueNRG_MS_Init+0x198>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d110      	bne.n	8001000 <MX_BlueNRG_MS_Init+0xc8>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x08, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000fde:	f107 020e 	add.w	r2, r7, #14
 8000fe2:	f107 030a 	add.w	r3, r7, #10
 8000fe6:	9301      	str	r3, [sp, #4]
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	2208      	movs	r2, #8
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	f007 fa28 	bl	800844a <aci_gap_init_IDB05A1>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	e00a      	b.n	8001016 <MX_BlueNRG_MS_Init+0xde>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8001000:	f107 030a 	add.w	r3, r7, #10
 8001004:	f107 020c 	add.w	r2, r7, #12
 8001008:	f107 010e 	add.w	r1, r7, #14
 800100c:	2001      	movs	r0, #1
 800100e:	f007 fa6c 	bl	80084ea <aci_gap_init_IDB04A1>
 8001012:	4603      	mov	r3, r0
 8001014:	617b      	str	r3, [r7, #20]
  }
  if (ret != BLE_STATUS_SUCCESS) {
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d002      	beq.n	8001022 <MX_BlueNRG_MS_Init+0xea>
    PRINTF("GAP_Init failed.\n");
 800101c:	4831      	ldr	r0, [pc, #196]	@ (80010e4 <MX_BlueNRG_MS_Init+0x1ac>)
 800101e:	f00b ff65 	bl	800ceec <puts>
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001022:	89fc      	ldrh	r4, [r7, #14]
 8001024:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 8001026:	6938      	ldr	r0, [r7, #16]
 8001028:	f7ff f922 	bl	8000270 <strlen>
 800102c:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 800102e:	b2da      	uxtb	r2, r3
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	4613      	mov	r3, r2
 8001036:	2200      	movs	r2, #0
 8001038:	4629      	mov	r1, r5
 800103a:	4620      	mov	r0, r4
 800103c:	f007 fda8 	bl	8008b90 <aci_gatt_update_char_value>
 8001040:	4603      	mov	r3, r0
 8001042:	617b      	str	r3, [r7, #20]
  if (ret) {
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d004      	beq.n	8001054 <MX_BlueNRG_MS_Init+0x11c>
    PRINTF("aci_gatt_update_char_value failed.\n");
 800104a:	4827      	ldr	r0, [pc, #156]	@ (80010e8 <MX_BlueNRG_MS_Init+0x1b0>)
 800104c:	f00b ff4e 	bl	800ceec <puts>
    while(1);
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <MX_BlueNRG_MS_Init+0x118>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8001054:	2301      	movs	r3, #1
 8001056:	9303      	str	r3, [sp, #12]
 8001058:	4b24      	ldr	r3, [pc, #144]	@ (80010ec <MX_BlueNRG_MS_Init+0x1b4>)
 800105a:	9302      	str	r3, [sp, #8]
 800105c:	2300      	movs	r3, #0
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	2310      	movs	r3, #16
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2307      	movs	r3, #7
 8001066:	2200      	movs	r2, #0
 8001068:	2100      	movs	r1, #0
 800106a:	2001      	movs	r0, #1
 800106c:	f007 fb71 	bl	8008752 <aci_gap_set_auth_requirement>
 8001070:	4603      	mov	r3, r0
 8001072:	617b      	str	r3, [r7, #20]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d004      	beq.n	8001084 <MX_BlueNRG_MS_Init+0x14c>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
 800107a:	481d      	ldr	r0, [pc, #116]	@ (80010f0 <MX_BlueNRG_MS_Init+0x1b8>)
 800107c:	f00b ff36 	bl	800ceec <puts>
    while(1);
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <MX_BlueNRG_MS_Init+0x148>
  }

  PRINTF("BLE Stack Initialized\n");
 8001084:	481b      	ldr	r0, [pc, #108]	@ (80010f4 <MX_BlueNRG_MS_Init+0x1bc>)
 8001086:	f00b ff31 	bl	800ceec <puts>

  ret = Add_HWServW2ST_Service();
 800108a:	f000 f89f 	bl	80011cc <Add_HWServW2ST_Service>
 800108e:	4603      	mov	r3, r0
 8001090:	617b      	str	r3, [r7, #20]
  if(ret == BLE_STATUS_SUCCESS) {
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d103      	bne.n	80010a0 <MX_BlueNRG_MS_Init+0x168>
    PRINTF("BlueMS HW service added successfully.\n");
 8001098:	4817      	ldr	r0, [pc, #92]	@ (80010f8 <MX_BlueNRG_MS_Init+0x1c0>)
 800109a:	f00b ff27 	bl	800ceec <puts>
 800109e:	e005      	b.n	80010ac <MX_BlueNRG_MS_Init+0x174>
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
 80010a0:	6979      	ldr	r1, [r7, #20]
 80010a2:	4816      	ldr	r0, [pc, #88]	@ (80010fc <MX_BlueNRG_MS_Init+0x1c4>)
 80010a4:	f00b feba 	bl	800ce1c <iprintf>
    while(1);
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <MX_BlueNRG_MS_Init+0x170>
  }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 80010ac:	2104      	movs	r1, #4
 80010ae:	2001      	movs	r0, #1
 80010b0:	f007 ff20 	bl	8008ef4 <aci_hal_set_tx_power_level>
 80010b4:	4603      	mov	r3, r0
 80010b6:	617b      	str	r3, [r7, #20]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 80010b8:	bf00      	nop
 80010ba:	3718      	adds	r7, #24
 80010bc:	46bd      	mov	sp, r7
 80010be:	bdb0      	pop	{r4, r5, r7, pc}
 80010c0:	0800ede0 	.word	0x0800ede0
 80010c4:	20000000 	.word	0x20000000
 80010c8:	0800165d 	.word	0x0800165d
 80010cc:	0800edec 	.word	0x0800edec
 80010d0:	20000240 	.word	0x20000240
 80010d4:	20000244 	.word	0x20000244
 80010d8:	0800ee00 	.word	0x0800ee00
 80010dc:	0800ee24 	.word	0x0800ee24
 80010e0:	0800ee4c 	.word	0x0800ee4c
 80010e4:	0800ee60 	.word	0x0800ee60
 80010e8:	0800ee74 	.word	0x0800ee74
 80010ec:	0001e240 	.word	0x0001e240
 80010f0:	0800ee98 	.word	0x0800ee98
 80010f4:	0800eec8 	.word	0x0800eec8
 80010f8:	0800eee0 	.word	0x0800eee0
 80010fc:	0800ef08 	.word	0x0800ef08

08001100 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(int *acc_data, int flag)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
  User_Process(acc_data, flag);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	4619      	mov	r1, r3
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f000 f815 	bl	8001140 <User_Process>
  hci_user_evt_proc();
 8001116:	f008 fa23 	bl	8009560 <hci_user_evt_proc>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8001126:	2101      	movs	r1, #1
 8001128:	2000      	movs	r0, #0
 800112a:	f001 fc95 	bl	8002a58 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 800112e:	2000      	movs	r0, #0
 8001130:	f001 fc2a 	bl	8002988 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8001134:	2000      	movs	r0, #0
 8001136:	f001 fd4b 	bl	8002bd0 <BSP_COM_Init>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(int16_t *acc_data, uint8_t flag)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	460b      	mov	r3, r1
 800114a:	70fb      	strb	r3, [r7, #3]
	if (set_connectable)
 800114c:	4b19      	ldr	r3, [pc, #100]	@ (80011b4 <User_Process+0x74>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d004      	beq.n	8001160 <User_Process+0x20>
	{
	Set_DeviceConnectable();
 8001156:	f000 f9f7 	bl	8001548 <Set_DeviceConnectable>
	set_connectable = FALSE;
 800115a:	4b16      	ldr	r3, [pc, #88]	@ (80011b4 <User_Process+0x74>)
 800115c:	2200      	movs	r2, #0
 800115e:	701a      	strb	r2, [r3, #0]
	}

    if (connected && flag == 1)
 8001160:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <User_Process+0x78>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d021      	beq.n	80011ac <User_Process+0x6c>
 8001168:	78fb      	ldrb	r3, [r7, #3]
 800116a:	2b01      	cmp	r3, #1
 800116c:	d11e      	bne.n	80011ac <User_Process+0x6c>
    {
		BSP_LED_Toggle(LED2);
 800116e:	2000      	movs	r0, #0
 8001170:	f001 fc1c 	bl	80029ac <BSP_LED_Toggle>
		x_axes.AXIS_X = acc_data[0];
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f9b3 3000 	ldrsh.w	r3, [r3]
 800117a:	461a      	mov	r2, r3
 800117c:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <User_Process+0x7c>)
 800117e:	601a      	str	r2, [r3, #0]
		x_axes.AXIS_Y = acc_data[1];
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3302      	adds	r3, #2
 8001184:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001188:	461a      	mov	r2, r3
 800118a:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <User_Process+0x7c>)
 800118c:	605a      	str	r2, [r3, #4]
		x_axes.AXIS_Z = acc_data[2];
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	3304      	adds	r3, #4
 8001192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001196:	461a      	mov	r2, r3
 8001198:	4b08      	ldr	r3, [pc, #32]	@ (80011bc <User_Process+0x7c>)
 800119a:	609a      	str	r2, [r3, #8]
#if DEBUG == 1
		printf("%d, %d, %d\r\n", x_axes.AXIS_X, x_axes.AXIS_Y, x_axes.AXIS_Z);
#endif
		Acc_Update(&x_axes, &g_axes, &m_axes);
 800119c:	4a08      	ldr	r2, [pc, #32]	@ (80011c0 <User_Process+0x80>)
 800119e:	4909      	ldr	r1, [pc, #36]	@ (80011c4 <User_Process+0x84>)
 80011a0:	4806      	ldr	r0, [pc, #24]	@ (80011bc <User_Process+0x7c>)
 80011a2:	f000 f8db 	bl	800135c <Acc_Update>
		update = 0;
 80011a6:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <User_Process+0x88>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
    }
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000001 	.word	0x20000001
 80011b8:	20000274 	.word	0x20000274
 80011bc:	20000278 	.word	0x20000278
 80011c0:	20000290 	.word	0x20000290
 80011c4:	20000284 	.word	0x20000284
 80011c8:	200014a6 	.word	0x200014a6

080011cc <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 80011cc:	b590      	push	{r4, r7, lr}
 80011ce:	b08d      	sub	sp, #52	@ 0x34
 80011d0:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80011d2:	231b      	movs	r3, #27
 80011d4:	713b      	strb	r3, [r7, #4]
 80011d6:	23c5      	movs	r3, #197	@ 0xc5
 80011d8:	717b      	strb	r3, [r7, #5]
 80011da:	23d5      	movs	r3, #213	@ 0xd5
 80011dc:	71bb      	strb	r3, [r7, #6]
 80011de:	23a5      	movs	r3, #165	@ 0xa5
 80011e0:	71fb      	strb	r3, [r7, #7]
 80011e2:	2302      	movs	r3, #2
 80011e4:	723b      	strb	r3, [r7, #8]
 80011e6:	2300      	movs	r3, #0
 80011e8:	727b      	strb	r3, [r7, #9]
 80011ea:	23b4      	movs	r3, #180	@ 0xb4
 80011ec:	72bb      	strb	r3, [r7, #10]
 80011ee:	239a      	movs	r3, #154	@ 0x9a
 80011f0:	72fb      	strb	r3, [r7, #11]
 80011f2:	23e1      	movs	r3, #225	@ 0xe1
 80011f4:	733b      	strb	r3, [r7, #12]
 80011f6:	2311      	movs	r3, #17
 80011f8:	737b      	strb	r3, [r7, #13]
 80011fa:	2301      	movs	r3, #1
 80011fc:	73bb      	strb	r3, [r7, #14]
 80011fe:	2300      	movs	r3, #0
 8001200:	73fb      	strb	r3, [r7, #15]
 8001202:	2300      	movs	r3, #0
 8001204:	743b      	strb	r3, [r7, #16]
 8001206:	2300      	movs	r3, #0
 8001208:	747b      	strb	r3, [r7, #17]
 800120a:	2300      	movs	r3, #0
 800120c:	74bb      	strb	r3, [r7, #18]
 800120e:	2300      	movs	r3, #0
 8001210:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8001212:	4b4d      	ldr	r3, [pc, #308]	@ (8001348 <Add_HWServW2ST_Service+0x17c>)
 8001214:	461c      	mov	r4, r3
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800121a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 800121e:	4b4b      	ldr	r3, [pc, #300]	@ (800134c <Add_HWServW2ST_Service+0x180>)
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	2310      	movs	r3, #16
 8001224:	2201      	movs	r2, #1
 8001226:	4948      	ldr	r1, [pc, #288]	@ (8001348 <Add_HWServW2ST_Service+0x17c>)
 8001228:	2002      	movs	r0, #2
 800122a:	f007 fb5d 	bl	80088e8 <aci_gatt_add_serv>
 800122e:	4603      	mov	r3, r0
 8001230:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8001232:	7dfb      	ldrb	r3, [r7, #23]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 8001238:	2347      	movs	r3, #71	@ 0x47
 800123a:	e080      	b.n	800133e <Add_HWServW2ST_Service+0x172>

  /* Fill the Environmental BLE Characteristc */
  COPY_ACC_FREQ_W2ST_CHAR_UUID(uuid);
 800123c:	231b      	movs	r3, #27
 800123e:	713b      	strb	r3, [r7, #4]
 8001240:	23c5      	movs	r3, #197	@ 0xc5
 8001242:	717b      	strb	r3, [r7, #5]
 8001244:	23d5      	movs	r3, #213	@ 0xd5
 8001246:	71bb      	strb	r3, [r7, #6]
 8001248:	23a5      	movs	r3, #165	@ 0xa5
 800124a:	71fb      	strb	r3, [r7, #7]
 800124c:	2302      	movs	r3, #2
 800124e:	723b      	strb	r3, [r7, #8]
 8001250:	2300      	movs	r3, #0
 8001252:	727b      	strb	r3, [r7, #9]
 8001254:	2336      	movs	r3, #54	@ 0x36
 8001256:	72bb      	strb	r3, [r7, #10]
 8001258:	23ac      	movs	r3, #172	@ 0xac
 800125a:	72fb      	strb	r3, [r7, #11]
 800125c:	23e1      	movs	r3, #225	@ 0xe1
 800125e:	733b      	strb	r3, [r7, #12]
 8001260:	2311      	movs	r3, #17
 8001262:	737b      	strb	r3, [r7, #13]
 8001264:	2301      	movs	r3, #1
 8001266:	73bb      	strb	r3, [r7, #14]
 8001268:	2300      	movs	r3, #0
 800126a:	73fb      	strb	r3, [r7, #15]
 800126c:	2300      	movs	r3, #0
 800126e:	743b      	strb	r3, [r7, #16]
 8001270:	23f0      	movs	r3, #240	@ 0xf0
 8001272:	747b      	strb	r3, [r7, #17]
 8001274:	23c0      	movs	r3, #192	@ 0xc0
 8001276:	74bb      	strb	r3, [r7, #18]
 8001278:	23ac      	movs	r3, #172	@ 0xac
 800127a:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800127c:	4b34      	ldr	r3, [pc, #208]	@ (8001350 <Add_HWServW2ST_Service+0x184>)
 800127e:	461c      	mov	r4, r3
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001284:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8001288:	4b30      	ldr	r3, [pc, #192]	@ (800134c <Add_HWServW2ST_Service+0x180>)
 800128a:	8818      	ldrh	r0, [r3, #0]
 800128c:	4b31      	ldr	r3, [pc, #196]	@ (8001354 <Add_HWServW2ST_Service+0x188>)
 800128e:	9305      	str	r3, [sp, #20]
 8001290:	2300      	movs	r3, #0
 8001292:	9304      	str	r3, [sp, #16]
 8001294:	2310      	movs	r3, #16
 8001296:	9303      	str	r3, [sp, #12]
 8001298:	2306      	movs	r3, #6
 800129a:	9302      	str	r3, [sp, #8]
 800129c:	2300      	movs	r3, #0
 800129e:	9301      	str	r3, [sp, #4]
 80012a0:	230a      	movs	r3, #10
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	2302      	movs	r3, #2
 80012a6:	4a2a      	ldr	r2, [pc, #168]	@ (8001350 <Add_HWServW2ST_Service+0x184>)
 80012a8:	2102      	movs	r1, #2
 80012aa:	f007 fba6 	bl	80089fa <aci_gatt_add_char>
 80012ae:	4603      	mov	r3, r0
 80012b0:	75fb      	strb	r3, [r7, #23]
                           2,
                           CHAR_PROP_READ|CHAR_PROP_WRITE,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP | GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccFreqCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80012b2:	7dfb      	ldrb	r3, [r7, #23]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <Add_HWServW2ST_Service+0xf0>
    return BLE_STATUS_ERROR;
 80012b8:	2347      	movs	r3, #71	@ 0x47
 80012ba:	e040      	b.n	800133e <Add_HWServW2ST_Service+0x172>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_DATA_W2ST_CHAR_UUID(uuid);
 80012bc:	231b      	movs	r3, #27
 80012be:	713b      	strb	r3, [r7, #4]
 80012c0:	23c5      	movs	r3, #197	@ 0xc5
 80012c2:	717b      	strb	r3, [r7, #5]
 80012c4:	23d5      	movs	r3, #213	@ 0xd5
 80012c6:	71bb      	strb	r3, [r7, #6]
 80012c8:	23a5      	movs	r3, #165	@ 0xa5
 80012ca:	71fb      	strb	r3, [r7, #7]
 80012cc:	2302      	movs	r3, #2
 80012ce:	723b      	strb	r3, [r7, #8]
 80012d0:	2300      	movs	r3, #0
 80012d2:	727b      	strb	r3, [r7, #9]
 80012d4:	2336      	movs	r3, #54	@ 0x36
 80012d6:	72bb      	strb	r3, [r7, #10]
 80012d8:	23ac      	movs	r3, #172	@ 0xac
 80012da:	72fb      	strb	r3, [r7, #11]
 80012dc:	23e1      	movs	r3, #225	@ 0xe1
 80012de:	733b      	strb	r3, [r7, #12]
 80012e0:	2311      	movs	r3, #17
 80012e2:	737b      	strb	r3, [r7, #13]
 80012e4:	2301      	movs	r3, #1
 80012e6:	73bb      	strb	r3, [r7, #14]
 80012e8:	2300      	movs	r3, #0
 80012ea:	73fb      	strb	r3, [r7, #15]
 80012ec:	237a      	movs	r3, #122	@ 0x7a
 80012ee:	743b      	strb	r3, [r7, #16]
 80012f0:	23da      	movs	r3, #218	@ 0xda
 80012f2:	747b      	strb	r3, [r7, #17]
 80012f4:	23c1      	movs	r3, #193	@ 0xc1
 80012f6:	74bb      	strb	r3, [r7, #18]
 80012f8:	23ac      	movs	r3, #172	@ 0xac
 80012fa:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80012fc:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <Add_HWServW2ST_Service+0x184>)
 80012fe:	461c      	mov	r4, r3
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001304:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8001308:	4b10      	ldr	r3, [pc, #64]	@ (800134c <Add_HWServW2ST_Service+0x180>)
 800130a:	8818      	ldrh	r0, [r3, #0]
 800130c:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <Add_HWServW2ST_Service+0x18c>)
 800130e:	9305      	str	r3, [sp, #20]
 8001310:	2300      	movs	r3, #0
 8001312:	9304      	str	r3, [sp, #16]
 8001314:	2310      	movs	r3, #16
 8001316:	9303      	str	r3, [sp, #12]
 8001318:	2301      	movs	r3, #1
 800131a:	9302      	str	r3, [sp, #8]
 800131c:	2300      	movs	r3, #0
 800131e:	9301      	str	r3, [sp, #4]
 8001320:	2312      	movs	r3, #18
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	2308      	movs	r3, #8
 8001326:	4a0a      	ldr	r2, [pc, #40]	@ (8001350 <Add_HWServW2ST_Service+0x184>)
 8001328:	2102      	movs	r1, #2
 800132a:	f007 fb66 	bl	80089fa <aci_gatt_add_char>
 800132e:	4603      	mov	r3, r0
 8001330:	75fb      	strb	r3, [r7, #23]
                           2+3*2,
						   CHAR_PROP_READ|CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE,
                           16, 0, &AccDataCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8001332:	7dfb      	ldrb	r3, [r7, #23]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <Add_HWServW2ST_Service+0x170>
    return BLE_STATUS_ERROR;
 8001338:	2347      	movs	r3, #71	@ 0x47
 800133a:	e000      	b.n	800133e <Add_HWServW2ST_Service+0x172>

  return BLE_STATUS_SUCCESS;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	371c      	adds	r7, #28
 8001342:	46bd      	mov	sp, r7
 8001344:	bd90      	pop	{r4, r7, pc}
 8001346:	bf00      	nop
 8001348:	20000250 	.word	0x20000250
 800134c:	2000024a 	.word	0x2000024a
 8001350:	20000260 	.word	0x20000260
 8001354:	2000024c 	.word	0x2000024c
 8001358:	2000024e 	.word	0x2000024e

0800135c <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	@ 0x28
 8001360:	af02      	add	r7, sp, #8
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8001368:	f002 f93c 	bl	80035e4 <HAL_GetTick>
 800136c:	4603      	mov	r3, r0
 800136e:	08db      	lsrs	r3, r3, #3
 8001370:	b2db      	uxtb	r3, r3
 8001372:	753b      	strb	r3, [r7, #20]
 8001374:	f002 f936 	bl	80035e4 <HAL_GetTick>
 8001378:	4603      	mov	r3, r0
 800137a:	0adb      	lsrs	r3, r3, #11
 800137c:	b2db      	uxtb	r3, r3
 800137e:	757b      	strb	r3, [r7, #21]

  HOST_TO_LE_16(buff+2, x_axes->AXIS_X>>8);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	121b      	asrs	r3, r3, #8
 8001386:	b2db      	uxtb	r3, r3
 8001388:	75bb      	strb	r3, [r7, #22]
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	141b      	asrs	r3, r3, #16
 8001390:	b2db      	uxtb	r3, r3
 8001392:	75fb      	strb	r3, [r7, #23]
  HOST_TO_LE_16(buff+3, x_axes->AXIS_X%256);
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	425a      	negs	r2, r3
 800139a:	b2db      	uxtb	r3, r3
 800139c:	b2d2      	uxtb	r2, r2
 800139e:	bf58      	it	pl
 80013a0:	4253      	negpl	r3, r2
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	75fb      	strb	r3, [r7, #23]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	425a      	negs	r2, r3
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	bf58      	it	pl
 80013b2:	4253      	negpl	r3, r2
 80013b4:	121b      	asrs	r3, r3, #8
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	763b      	strb	r3, [r7, #24]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_Y>>8);
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	121b      	asrs	r3, r3, #8
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	763b      	strb	r3, [r7, #24]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	141b      	asrs	r3, r3, #16
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+5, x_axes->AXIS_Y%256);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	425a      	negs	r2, r3
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	bf58      	it	pl
 80013da:	4253      	negpl	r3, r2
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	767b      	strb	r3, [r7, #25]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	425a      	negs	r2, r3
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	bf58      	it	pl
 80013ec:	4253      	negpl	r3, r2
 80013ee:	121b      	asrs	r3, r3, #8
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	76bb      	strb	r3, [r7, #26]
  HOST_TO_LE_16(buff+6, x_axes->AXIS_Z>>8);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	121b      	asrs	r3, r3, #8
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	76bb      	strb	r3, [r7, #26]
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	141b      	asrs	r3, r3, #16
 8001404:	b2db      	uxtb	r3, r3
 8001406:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+7, x_axes->AXIS_Z%256);
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	425a      	negs	r2, r3
 800140e:	b2db      	uxtb	r3, r3
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	bf58      	it	pl
 8001414:	4253      	negpl	r3, r2
 8001416:	b2db      	uxtb	r3, r3
 8001418:	76fb      	strb	r3, [r7, #27]
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	425a      	negs	r2, r3
 8001420:	b2db      	uxtb	r3, r3
 8001422:	b2d2      	uxtb	r2, r2
 8001424:	bf58      	it	pl
 8001426:	4253      	negpl	r3, r2
 8001428:	121b      	asrs	r3, r3, #8
 800142a:	b2db      	uxtb	r3, r3
 800142c:	773b      	strb	r3, [r7, #28]
//  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
//  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);

//  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
//				   0, 2+2*3*3, buff);
  	ret = aci_gatt_update_char_value(HWServW2STHandle, AccDataCharHandle,
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <Acc_Update+0x10c>)
 8001430:	8818      	ldrh	r0, [r3, #0]
 8001432:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <Acc_Update+0x110>)
 8001434:	8819      	ldrh	r1, [r3, #0]
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	2308      	movs	r3, #8
 800143e:	2200      	movs	r2, #0
 8001440:	f007 fba6 	bl	8008b90 <aci_gatt_update_char_value>
 8001444:	4603      	mov	r3, r0
 8001446:	77fb      	strb	r3, [r7, #31]
  				   0, 2+2*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8001448:	7ffb      	ldrb	r3, [r7, #31]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d006      	beq.n	800145c <Acc_Update+0x100>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
 800144e:	7ffb      	ldrb	r3, [r7, #31]
 8001450:	4619      	mov	r1, r3
 8001452:	4807      	ldr	r0, [pc, #28]	@ (8001470 <Acc_Update+0x114>)
 8001454:	f00b fce2 	bl	800ce1c <iprintf>
    return BLE_STATUS_ERROR ;
 8001458:	2347      	movs	r3, #71	@ 0x47
 800145a:	e000      	b.n	800145e <Acc_Update+0x102>
  }

  return BLE_STATUS_SUCCESS;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3720      	adds	r7, #32
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000024a 	.word	0x2000024a
 800146c:	2000024e 	.word	0x2000024e
 8001470:	0800ef38 	.word	0x0800ef38

08001474 <Read_Request_CB>:
* Description    : Update the sensor values.
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
void Read_Request_CB(uint16_t handle)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	80fb      	strh	r3, [r7, #6]
  tBleStatus ret;

  if(handle == AccDataCharHandle + 1)
 800147e:	88fa      	ldrh	r2, [r7, #6]
 8001480:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <Read_Request_CB+0x50>)
 8001482:	881b      	ldrh	r3, [r3, #0]
 8001484:	3301      	adds	r3, #1
 8001486:	429a      	cmp	r2, r3
 8001488:	d104      	bne.n	8001494 <Read_Request_CB+0x20>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 800148a:	4a0f      	ldr	r2, [pc, #60]	@ (80014c8 <Read_Request_CB+0x54>)
 800148c:	490f      	ldr	r1, [pc, #60]	@ (80014cc <Read_Request_CB+0x58>)
 800148e:	4810      	ldr	r0, [pc, #64]	@ (80014d0 <Read_Request_CB+0x5c>)
 8001490:	f7ff ff64 	bl	800135c <Acc_Update>
  else if (handle == AccFreqCharHandle + 1)
  {

  }

  if(connection_handle !=0)
 8001494:	4b0f      	ldr	r3, [pc, #60]	@ (80014d4 <Read_Request_CB+0x60>)
 8001496:	881b      	ldrh	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d00e      	beq.n	80014ba <Read_Request_CB+0x46>
  {
    ret = aci_gatt_allow_read(connection_handle);
 800149c:	4b0d      	ldr	r3, [pc, #52]	@ (80014d4 <Read_Request_CB+0x60>)
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f007 fca5 	bl	8008df0 <aci_gatt_allow_read>
 80014a6:	4603      	mov	r3, r0
 80014a8:	73fb      	strb	r3, [r7, #15]
    if (ret != BLE_STATUS_SUCCESS)
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d004      	beq.n	80014ba <Read_Request_CB+0x46>
    {
      PRINTF("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	4619      	mov	r1, r3
 80014b4:	4808      	ldr	r0, [pc, #32]	@ (80014d8 <Read_Request_CB+0x64>)
 80014b6:	f00b fcb1 	bl	800ce1c <iprintf>
    }
  }
}
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	2000024e 	.word	0x2000024e
 80014c8:	20000290 	.word	0x20000290
 80014cc:	20000284 	.word	0x20000284
 80014d0:	20000278 	.word	0x20000278
 80014d4:	20000270 	.word	0x20000270
 80014d8:	0800ef74 	.word	0x0800ef74

080014dc <Write_Request_CB>:

void Write_Request_CB(uint16_t handle, uint8_t data_length, uint8_t *data)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af02      	add	r7, sp, #8
 80014e2:	4603      	mov	r3, r0
 80014e4:	603a      	str	r2, [r7, #0]
 80014e6:	80fb      	strh	r3, [r7, #6]
 80014e8:	460b      	mov	r3, r1
 80014ea:	717b      	strb	r3, [r7, #5]
	if(handle == AccFreqCharHandle + 1)
 80014ec:	88fa      	ldrh	r2, [r7, #6]
 80014ee:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <Write_Request_CB+0x5c>)
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	3301      	adds	r3, #1
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d110      	bne.n	800151a <Write_Request_CB+0x3e>
	{
		freq = 256*data[0] + data[1];
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b29b      	uxth	r3, r3
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	3201      	adds	r2, #1
 8001504:	7812      	ldrb	r2, [r2, #0]
 8001506:	4413      	add	r3, r2
 8001508:	b29a      	uxth	r2, r3
 800150a:	4b0c      	ldr	r3, [pc, #48]	@ (800153c <Write_Request_CB+0x60>)
 800150c:	801a      	strh	r2, [r3, #0]
		PRINTF("Frequency changed to %d.\r\n", freq);
 800150e:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <Write_Request_CB+0x60>)
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	4619      	mov	r1, r3
 8001514:	480a      	ldr	r0, [pc, #40]	@ (8001540 <Write_Request_CB+0x64>)
 8001516:	f00b fc81 	bl	800ce1c <iprintf>
	}
	aci_gatt_write_response(connection_handle, handle, 0x00, 0, data_length, data);
 800151a:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <Write_Request_CB+0x68>)
 800151c:	8818      	ldrh	r0, [r3, #0]
 800151e:	88f9      	ldrh	r1, [r7, #6]
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	9301      	str	r3, [sp, #4]
 8001524:	797b      	ldrb	r3, [r7, #5]
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	2300      	movs	r3, #0
 800152a:	2200      	movs	r2, #0
 800152c:	f007 fbc0 	bl	8008cb0 <aci_gatt_write_response>
}
 8001530:	bf00      	nop
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	2000024c 	.word	0x2000024c
 800153c:	20000002 	.word	0x20000002
 8001540:	0800ef9c 	.word	0x0800ef9c
 8001544:	20000270 	.word	0x20000270

08001548 <Set_DeviceConnectable>:
 * Input          : None.
 * Output         : None.
 * Return         : None.
 *******************************************************************************/
void Set_DeviceConnectable(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b092      	sub	sp, #72	@ 0x48
 800154c:	af08      	add	r7, sp, #32
  uint8_t ret;
  const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 800154e:	4a3e      	ldr	r2, [pc, #248]	@ (8001648 <Set_DeviceConnectable+0x100>)
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	ca07      	ldmia	r2, {r0, r1, r2}
 8001556:	c303      	stmia	r3!, {r0, r1}
 8001558:	701a      	strb	r2, [r3, #0]

  uint8_t manuf_data[26] = {
 800155a:	2302      	movs	r3, #2
 800155c:	703b      	strb	r3, [r7, #0]
 800155e:	230a      	movs	r3, #10
 8001560:	707b      	strb	r3, [r7, #1]
 8001562:	2300      	movs	r3, #0
 8001564:	70bb      	strb	r3, [r7, #2]
 8001566:	2308      	movs	r3, #8
 8001568:	70fb      	strb	r3, [r7, #3]
 800156a:	2309      	movs	r3, #9
 800156c:	713b      	strb	r3, [r7, #4]
 800156e:	234e      	movs	r3, #78	@ 0x4e
 8001570:	717b      	strb	r3, [r7, #5]
 8001572:	234f      	movs	r3, #79	@ 0x4f
 8001574:	71bb      	strb	r3, [r7, #6]
 8001576:	2354      	movs	r3, #84	@ 0x54
 8001578:	71fb      	strb	r3, [r7, #7]
 800157a:	2359      	movs	r3, #89	@ 0x59
 800157c:	723b      	strb	r3, [r7, #8]
 800157e:	234f      	movs	r3, #79	@ 0x4f
 8001580:	727b      	strb	r3, [r7, #9]
 8001582:	2355      	movs	r3, #85	@ 0x55
 8001584:	72bb      	strb	r3, [r7, #10]
 8001586:	2352      	movs	r3, #82	@ 0x52
 8001588:	72fb      	strb	r3, [r7, #11]
 800158a:	2353      	movs	r3, #83	@ 0x53
 800158c:	733b      	strb	r3, [r7, #12]
 800158e:	230d      	movs	r3, #13
 8001590:	737b      	strb	r3, [r7, #13]
 8001592:	23ff      	movs	r3, #255	@ 0xff
 8001594:	73bb      	strb	r3, [r7, #14]
 8001596:	2301      	movs	r3, #1
 8001598:	73fb      	strb	r3, [r7, #15]
 800159a:	2380      	movs	r3, #128	@ 0x80
 800159c:	743b      	strb	r3, [r7, #16]
 800159e:	2300      	movs	r3, #0
 80015a0:	747b      	strb	r3, [r7, #17]
 80015a2:	23f4      	movs	r3, #244	@ 0xf4
 80015a4:	74bb      	strb	r3, [r7, #18]
 80015a6:	2300      	movs	r3, #0
 80015a8:	74fb      	strb	r3, [r7, #19]
 80015aa:	2300      	movs	r3, #0
 80015ac:	753b      	strb	r3, [r7, #20]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 80015ae:	4b27      	ldr	r3, [pc, #156]	@ (800164c <Set_DeviceConnectable+0x104>)
 80015b0:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 80015b2:	757b      	strb	r3, [r7, #21]
    bdaddr[4],
 80015b4:	4b25      	ldr	r3, [pc, #148]	@ (800164c <Set_DeviceConnectable+0x104>)
 80015b6:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 80015b8:	75bb      	strb	r3, [r7, #22]
    bdaddr[3],
 80015ba:	4b24      	ldr	r3, [pc, #144]	@ (800164c <Set_DeviceConnectable+0x104>)
 80015bc:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 80015be:	75fb      	strb	r3, [r7, #23]
    bdaddr[2],
 80015c0:	4b22      	ldr	r3, [pc, #136]	@ (800164c <Set_DeviceConnectable+0x104>)
 80015c2:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 80015c4:	763b      	strb	r3, [r7, #24]
    bdaddr[1],
 80015c6:	4b21      	ldr	r3, [pc, #132]	@ (800164c <Set_DeviceConnectable+0x104>)
 80015c8:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 80015ca:	767b      	strb	r3, [r7, #25]
    bdaddr[0]  /* BLE MAC stop */
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 80015cc:	7cbb      	ldrb	r3, [r7, #18]
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_resp_data(0, NULL);
 80015d6:	2100      	movs	r1, #0
 80015d8:	2000      	movs	r0, #0
 80015da:	f007 fd6c 	bl	80090b6 <hci_le_set_scan_resp_data>

  PRINTF("Set General Discoverable Mode.\n");
 80015de:	481c      	ldr	r0, [pc, #112]	@ (8001650 <Set_DeviceConnectable+0x108>)
 80015e0:	f00b fc84 	bl	800ceec <puts>

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 80015e4:	2300      	movs	r3, #0
 80015e6:	9306      	str	r3, [sp, #24]
 80015e8:	2300      	movs	r3, #0
 80015ea:	9305      	str	r3, [sp, #20]
 80015ec:	2300      	movs	r3, #0
 80015ee:	9304      	str	r3, [sp, #16]
 80015f0:	2300      	movs	r3, #0
 80015f2:	9303      	str	r3, [sp, #12]
 80015f4:	f107 031c 	add.w	r3, r7, #28
 80015f8:	9302      	str	r3, [sp, #8]
 80015fa:	2309      	movs	r3, #9
 80015fc:	9301      	str	r3, [sp, #4]
 80015fe:	2300      	movs	r3, #0
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	2301      	movs	r3, #1
 8001604:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 8001608:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 800160c:	2000      	movs	r0, #0
 800160e:	f006 ffb6 	bl	800857e <aci_gap_set_discoverable>
 8001612:	4603      	mov	r3, r0
 8001614:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                (ADV_INTERVAL_MIN_MS*1000)/625,(ADV_INTERVAL_MAX_MS*1000)/625,
                                 STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 8001618:	463b      	mov	r3, r7
 800161a:	4619      	mov	r1, r3
 800161c:	201a      	movs	r0, #26
 800161e:	f007 f8ef 	bl	8008800 <aci_gap_update_adv_data>

  if(ret != BLE_STATUS_SUCCESS)
 8001622:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001626:	2b00      	cmp	r3, #0
 8001628:	d006      	beq.n	8001638 <Set_DeviceConnectable+0xf0>
  {
    PRINTF("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
 800162a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800162e:	4619      	mov	r1, r3
 8001630:	4808      	ldr	r0, [pc, #32]	@ (8001654 <Set_DeviceConnectable+0x10c>)
 8001632:	f00b fbf3 	bl	800ce1c <iprintf>
  }
  else
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
}
 8001636:	e002      	b.n	800163e <Set_DeviceConnectable+0xf6>
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
 8001638:	4807      	ldr	r0, [pc, #28]	@ (8001658 <Set_DeviceConnectable+0x110>)
 800163a:	f00b fc57 	bl	800ceec <puts>
}
 800163e:	bf00      	nop
 8001640:	3728      	adds	r7, #40	@ 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	0800f02c 	.word	0x0800f02c
 800164c:	20000244 	.word	0x20000244
 8001650:	0800efb8 	.word	0x0800efb8
 8001654:	0800efd8 	.word	0x0800efd8
 8001658:	0800f004 	.word	0x0800f004

0800165c <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	@ 0x28
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	627b      	str	r3, [r7, #36]	@ 0x24
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8001668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166a:	3301      	adds	r3, #1
 800166c:	623b      	str	r3, [r7, #32]

  if(hci_pckt->type != HCI_EVENT_PKT)
 800166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b04      	cmp	r3, #4
 8001674:	d14a      	bne.n	800170c <user_notify+0xb0>
    return;

  switch(event_pckt->evt){
 8001676:	6a3b      	ldr	r3, [r7, #32]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2bff      	cmp	r3, #255	@ 0xff
 800167c:	d01f      	beq.n	80016be <user_notify+0x62>
 800167e:	2bff      	cmp	r3, #255	@ 0xff
 8001680:	dc49      	bgt.n	8001716 <user_notify+0xba>
 8001682:	2b05      	cmp	r3, #5
 8001684:	d002      	beq.n	800168c <user_notify+0x30>
 8001686:	2b3e      	cmp	r3, #62	@ 0x3e
 8001688:	d003      	beq.n	8001692 <user_notify+0x36>
 800168a:	e044      	b.n	8001716 <user_notify+0xba>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 800168c:	f000 f846 	bl	800171c <GAP_DisconnectionComplete_CB>
    }
    break;
 8001690:	e041      	b.n	8001716 <user_notify+0xba>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8001692:	6a3b      	ldr	r3, [r7, #32]
 8001694:	3302      	adds	r3, #2
 8001696:	613b      	str	r3, [r7, #16]

      switch(evt->subevent){
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d137      	bne.n	8001710 <user_notify+0xb4>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	3301      	adds	r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	1d5a      	adds	r2, r3, #5
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	4619      	mov	r1, r3
 80016b4:	4610      	mov	r0, r2
 80016b6:	f000 f849 	bl	800174c <GAP_ConnectionComplete_CB>
        }
        break;
 80016ba:	bf00      	nop
      }
    }
    break;
 80016bc:	e028      	b.n	8001710 <user_notify+0xb4>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 80016be:	6a3b      	ldr	r3, [r7, #32]
 80016c0:	3302      	adds	r3, #2
 80016c2:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode){
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	881b      	ldrh	r3, [r3, #0]
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	f640 4213 	movw	r2, #3091	@ 0xc13
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d00d      	beq.n	80016ee <user_notify+0x92>
 80016d2:	f640 4214 	movw	r2, #3092	@ 0xc14
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d11c      	bne.n	8001714 <user_notify+0xb8>

		  case EVT_BLUE_GATT_READ_PERMIT_REQ:
		  {
			  evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3302      	adds	r3, #2
 80016de:	61bb      	str	r3, [r7, #24]
			  Read_Request_CB(pr->attr_handle);
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	885b      	ldrh	r3, [r3, #2]
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fec4 	bl	8001474 <Read_Request_CB>
			  //PRINTF("read_req");
		  }
		  break;
 80016ec:	e00d      	b.n	800170a <user_notify+0xae>

		  case EVT_BLUE_GATT_WRITE_PERMIT_REQ:
		  {
			  evt_gatt_write_permit_req *pr = (void*)blue_evt->data;
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	3302      	adds	r3, #2
 80016f2:	617b      	str	r3, [r7, #20]
			  Write_Request_CB(pr->attr_handle, pr->data_length, pr->data);
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	885b      	ldrh	r3, [r3, #2]
 80016f8:	b298      	uxth	r0, r3
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	7919      	ldrb	r1, [r3, #4]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	3305      	adds	r3, #5
 8001702:	461a      	mov	r2, r3
 8001704:	f7ff feea 	bl	80014dc <Write_Request_CB>
			  //PRINTF("write_req");
		  }
		  break;
 8001708:	bf00      	nop
      }

    }
    break;
 800170a:	e003      	b.n	8001714 <user_notify+0xb8>
    return;
 800170c:	bf00      	nop
 800170e:	e002      	b.n	8001716 <user_notify+0xba>
    break;
 8001710:	bf00      	nop
 8001712:	e000      	b.n	8001716 <user_notify+0xba>
    break;
 8001714:	bf00      	nop
  }
}
 8001716:	3728      	adds	r7, #40	@ 0x28
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  connected = FALSE;
 8001720:	4b06      	ldr	r3, [pc, #24]	@ (800173c <GAP_DisconnectionComplete_CB+0x20>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
 8001726:	4806      	ldr	r0, [pc, #24]	@ (8001740 <GAP_DisconnectionComplete_CB+0x24>)
 8001728:	f00b fbe0 	bl	800ceec <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 800172c:	4b05      	ldr	r3, [pc, #20]	@ (8001744 <GAP_DisconnectionComplete_CB+0x28>)
 800172e:	2201      	movs	r2, #1
 8001730:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8001732:	4b05      	ldr	r3, [pc, #20]	@ (8001748 <GAP_DisconnectionComplete_CB+0x2c>)
 8001734:	2200      	movs	r2, #0
 8001736:	701a      	strb	r2, [r3, #0]
}
 8001738:	bf00      	nop
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000274 	.word	0x20000274
 8001740:	0800f038 	.word	0x0800f038
 8001744:	20000001 	.word	0x20000001
 8001748:	20000272 	.word	0x20000272

0800174c <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8001758:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <GAP_ConnectionComplete_CB+0x54>)
 800175a:	2201      	movs	r2, #1
 800175c:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 800175e:	4a11      	ldr	r2, [pc, #68]	@ (80017a4 <GAP_ConnectionComplete_CB+0x58>)
 8001760:	887b      	ldrh	r3, [r7, #2]
 8001762:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
 8001764:	4810      	ldr	r0, [pc, #64]	@ (80017a8 <GAP_ConnectionComplete_CB+0x5c>)
 8001766:	f00b fb59 	bl	800ce1c <iprintf>
  for(uint32_t i = 5; i > 0; i--){
 800176a:	2305      	movs	r3, #5
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	e00a      	b.n	8001786 <GAP_ConnectionComplete_CB+0x3a>
    PRINTF("%02X-", addr[i]);
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4413      	add	r3, r2
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	4619      	mov	r1, r3
 800177a:	480c      	ldr	r0, [pc, #48]	@ (80017ac <GAP_ConnectionComplete_CB+0x60>)
 800177c:	f00b fb4e 	bl	800ce1c <iprintf>
  for(uint32_t i = 5; i > 0; i--){
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	3b01      	subs	r3, #1
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1f1      	bne.n	8001770 <GAP_ConnectionComplete_CB+0x24>
  }
  PRINTF("%02X\n", addr[0]);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	4619      	mov	r1, r3
 8001792:	4807      	ldr	r0, [pc, #28]	@ (80017b0 <GAP_ConnectionComplete_CB+0x64>)
 8001794:	f00b fb42 	bl	800ce1c <iprintf>
}
 8001798:	bf00      	nop
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000274 	.word	0x20000274
 80017a4:	20000270 	.word	0x20000270
 80017a8:	0800f048 	.word	0x0800f048
 80017ac:	0800f060 	.word	0x0800f060
 80017b0:	0800f068 	.word	0x0800f068

080017b4 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b088      	sub	sp, #32
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017bc:	4b1f      	ldr	r3, [pc, #124]	@ (800183c <HCI_TL_SPI_Init+0x88>)
 80017be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c0:	4a1e      	ldr	r2, [pc, #120]	@ (800183c <HCI_TL_SPI_Init+0x88>)
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017c8:	4b1c      	ldr	r3, [pc, #112]	@ (800183c <HCI_TL_SPI_Init+0x88>)
 80017ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80017d4:	2340      	movs	r3, #64	@ 0x40
 80017d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017d8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80017e2:	f107 030c 	add.w	r3, r7, #12
 80017e6:	4619      	mov	r1, r3
 80017e8:	4815      	ldr	r0, [pc, #84]	@ (8001840 <HCI_TL_SPI_Init+0x8c>)
 80017ea:	f002 f9e9 	bl	8003bc0 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80017ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f4:	2301      	movs	r3, #1
 80017f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8001800:	f107 030c 	add.w	r3, r7, #12
 8001804:	4619      	mov	r1, r3
 8001806:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800180a:	f002 f9d9 	bl	8003bc0 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 800180e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001812:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001814:	2301      	movs	r3, #1
 8001816:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181c:	2300      	movs	r3, #0
 800181e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001820:	f107 030c 	add.w	r3, r7, #12
 8001824:	4619      	mov	r1, r3
 8001826:	4807      	ldr	r0, [pc, #28]	@ (8001844 <HCI_TL_SPI_Init+0x90>)
 8001828:	f002 f9ca 	bl	8003bc0 <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 800182c:	f001 fabc 	bl	8002da8 <BSP_SPI3_Init>
 8001830:	4603      	mov	r3, r0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3720      	adds	r7, #32
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40021000 	.word	0x40021000
 8001840:	48001000 	.word	0x48001000
 8001844:	48000c00 	.word	0x48000c00

08001848 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 800184c:	2140      	movs	r1, #64	@ 0x40
 800184e:	4808      	ldr	r0, [pc, #32]	@ (8001870 <HCI_TL_SPI_DeInit+0x28>)
 8001850:	f002 fb60 	bl	8003f14 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001854:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001858:	4806      	ldr	r0, [pc, #24]	@ (8001874 <HCI_TL_SPI_DeInit+0x2c>)
 800185a:	f002 fb5b 	bl	8003f14 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 800185e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001862:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001866:	f002 fb55 	bl	8003f14 <HAL_GPIO_DeInit>
  return 0;
 800186a:	2300      	movs	r3, #0
}
 800186c:	4618      	mov	r0, r3
 800186e:	bd80      	pop	{r7, pc}
 8001870:	48001000 	.word	0x48001000
 8001874:	48000c00 	.word	0x48000c00

08001878 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800187c:	2201      	movs	r2, #1
 800187e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001882:	480d      	ldr	r0, [pc, #52]	@ (80018b8 <HCI_TL_SPI_Reset+0x40>)
 8001884:	f002 fc52 	bl	800412c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8001888:	2200      	movs	r2, #0
 800188a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800188e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001892:	f002 fc4b 	bl	800412c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001896:	2005      	movs	r0, #5
 8001898:	f001 feb0 	bl	80035fc <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 800189c:	2201      	movs	r2, #1
 800189e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018a6:	f002 fc41 	bl	800412c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80018aa:	2005      	movs	r0, #5
 80018ac:	f001 fea6 	bl	80035fc <HAL_Delay>
  return 0;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	48000c00 	.word	0x48000c00

080018bc <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b088      	sub	sp, #32
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	460b      	mov	r3, r1
 80018c6:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80018c8:	2300      	movs	r3, #0
 80018ca:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 80018cc:	23ff      	movs	r3, #255	@ 0xff
 80018ce:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80018d0:	4a26      	ldr	r2, [pc, #152]	@ (800196c <HCI_TL_SPI_Receive+0xb0>)
 80018d2:	f107 0314 	add.w	r3, r7, #20
 80018d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018da:	6018      	str	r0, [r3, #0]
 80018dc:	3304      	adds	r3, #4
 80018de:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80018e0:	2200      	movs	r2, #0
 80018e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018e6:	4822      	ldr	r0, [pc, #136]	@ (8001970 <HCI_TL_SPI_Receive+0xb4>)
 80018e8:	f002 fc20 	bl	800412c <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 80018ec:	f107 010c 	add.w	r1, r7, #12
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	2205      	movs	r2, #5
 80018f6:	4618      	mov	r0, r3
 80018f8:	f001 fa86 	bl	8002e08 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 80018fc:	7b3b      	ldrb	r3, [r7, #12]
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d129      	bne.n	8001956 <HCI_TL_SPI_Receive+0x9a>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8001902:	7c3b      	ldrb	r3, [r7, #16]
 8001904:	021b      	lsls	r3, r3, #8
 8001906:	b21a      	sxth	r2, r3
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	b21b      	sxth	r3, r3
 800190c:	4313      	orrs	r3, r2
 800190e:	b21b      	sxth	r3, r3
 8001910:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 8001912:	8bfb      	ldrh	r3, [r7, #30]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d01e      	beq.n	8001956 <HCI_TL_SPI_Receive+0x9a>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8001918:	8bfa      	ldrh	r2, [r7, #30]
 800191a:	887b      	ldrh	r3, [r7, #2]
 800191c:	429a      	cmp	r2, r3
 800191e:	d901      	bls.n	8001924 <HCI_TL_SPI_Receive+0x68>
        byte_count = size;
 8001920:	887b      	ldrh	r3, [r7, #2]
 8001922:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 8001924:	2300      	movs	r3, #0
 8001926:	777b      	strb	r3, [r7, #29]
 8001928:	e010      	b.n	800194c <HCI_TL_SPI_Receive+0x90>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 800192a:	f107 011b 	add.w	r1, r7, #27
 800192e:	f107 031c 	add.w	r3, r7, #28
 8001932:	2201      	movs	r2, #1
 8001934:	4618      	mov	r0, r3
 8001936:	f001 fa67 	bl	8002e08 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 800193a:	7f7b      	ldrb	r3, [r7, #29]
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	4413      	add	r3, r2
 8001940:	7efa      	ldrb	r2, [r7, #27]
 8001942:	b2d2      	uxtb	r2, r2
 8001944:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001946:	7f7b      	ldrb	r3, [r7, #29]
 8001948:	3301      	adds	r3, #1
 800194a:	777b      	strb	r3, [r7, #29]
 800194c:	7f7b      	ldrb	r3, [r7, #29]
 800194e:	b29b      	uxth	r3, r3
 8001950:	8bfa      	ldrh	r2, [r7, #30]
 8001952:	429a      	cmp	r2, r3
 8001954:	d8e9      	bhi.n	800192a <HCI_TL_SPI_Receive+0x6e>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001956:	2201      	movs	r2, #1
 8001958:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800195c:	4804      	ldr	r0, [pc, #16]	@ (8001970 <HCI_TL_SPI_Receive+0xb4>)
 800195e:	f002 fbe5 	bl	800412c <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8001962:	7f7b      	ldrb	r3, [r7, #29]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3720      	adds	r7, #32
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	0800f070 	.word	0x0800f070
 8001970:	48000c00 	.word	0x48000c00

08001974 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b088      	sub	sp, #32
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	460b      	mov	r3, r1
 800197e:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001980:	4a24      	ldr	r2, [pc, #144]	@ (8001a14 <HCI_TL_SPI_Send+0xa0>)
 8001982:	f107 0310 	add.w	r3, r7, #16
 8001986:	e892 0003 	ldmia.w	r2, {r0, r1}
 800198a:	6018      	str	r0, [r3, #0]
 800198c:	3304      	adds	r3, #4
 800198e:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8001990:	f001 fe28 	bl	80035e4 <HAL_GetTick>
 8001994:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800199a:	2200      	movs	r2, #0
 800199c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019a0:	481d      	ldr	r0, [pc, #116]	@ (8001a18 <HCI_TL_SPI_Send+0xa4>)
 80019a2:	f002 fbc3 	bl	800412c <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 80019a6:	f107 0108 	add.w	r1, r7, #8
 80019aa:	f107 0310 	add.w	r3, r7, #16
 80019ae:	2205      	movs	r2, #5
 80019b0:	4618      	mov	r0, r3
 80019b2:	f001 fa29 	bl	8002e08 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 80019b6:	7a3b      	ldrb	r3, [r7, #8]
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d10f      	bne.n	80019dc <HCI_TL_SPI_Send+0x68>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 80019bc:	7a7b      	ldrb	r3, [r7, #9]
 80019be:	461a      	mov	r2, r3
 80019c0:	887b      	ldrh	r3, [r7, #2]
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d806      	bhi.n	80019d4 <HCI_TL_SPI_Send+0x60>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 80019c6:	887b      	ldrh	r3, [r7, #2]
 80019c8:	461a      	mov	r2, r3
 80019ca:	4914      	ldr	r1, [pc, #80]	@ (8001a1c <HCI_TL_SPI_Send+0xa8>)
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f001 fa1b 	bl	8002e08 <BSP_SPI3_SendRecv>
 80019d2:	e006      	b.n	80019e2 <HCI_TL_SPI_Send+0x6e>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 80019d4:	f06f 0301 	mvn.w	r3, #1
 80019d8:	61fb      	str	r3, [r7, #28]
 80019da:	e002      	b.n	80019e2 <HCI_TL_SPI_Send+0x6e>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80019dc:	f04f 33ff 	mov.w	r3, #4294967295
 80019e0:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80019e2:	2201      	movs	r2, #1
 80019e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019e8:	480b      	ldr	r0, [pc, #44]	@ (8001a18 <HCI_TL_SPI_Send+0xa4>)
 80019ea:	f002 fb9f 	bl	800412c <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80019ee:	f001 fdf9 	bl	80035e4 <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	2b0f      	cmp	r3, #15
 80019fa:	d903      	bls.n	8001a04 <HCI_TL_SPI_Send+0x90>
    {
      result = -3;
 80019fc:	f06f 0302 	mvn.w	r3, #2
 8001a00:	61fb      	str	r3, [r7, #28]
      break;
 8001a02:	e002      	b.n	8001a0a <HCI_TL_SPI_Send+0x96>
    }
  } while(result < 0);
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	dbc5      	blt.n	8001996 <HCI_TL_SPI_Send+0x22>

  return result;
 8001a0a:	69fb      	ldr	r3, [r7, #28]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3720      	adds	r7, #32
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	0800f078 	.word	0x0800f078
 8001a18:	48000c00 	.word	0x48000c00
 8001a1c:	200002a4 	.word	0x200002a4

08001a20 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001a24:	2140      	movs	r1, #64	@ 0x40
 8001a26:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <IsDataAvailable+0x1c>)
 8001a28:	f002 fb68 	bl	80040fc <HAL_GPIO_ReadPin>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	bf0c      	ite	eq
 8001a32:	2301      	moveq	r3, #1
 8001a34:	2300      	movne	r3, #0
 8001a36:	b2db      	uxtb	r3, r3
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	48001000 	.word	0x48001000

08001a40 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8001a46:	4b12      	ldr	r3, [pc, #72]	@ (8001a90 <hci_tl_lowlevel_init+0x50>)
 8001a48:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001a4a:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <hci_tl_lowlevel_init+0x54>)
 8001a4c:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001a4e:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <hci_tl_lowlevel_init+0x58>)
 8001a50:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8001a52:	4b12      	ldr	r3, [pc, #72]	@ (8001a9c <hci_tl_lowlevel_init+0x5c>)
 8001a54:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8001a56:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <hci_tl_lowlevel_init+0x60>)
 8001a58:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001a5a:	4b12      	ldr	r3, [pc, #72]	@ (8001aa4 <hci_tl_lowlevel_init+0x64>)
 8001a5c:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001a5e:	1d3b      	adds	r3, r7, #4
 8001a60:	4618      	mov	r0, r3
 8001a62:	f007 fc45 	bl	80092f0 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8001a66:	4910      	ldr	r1, [pc, #64]	@ (8001aa8 <hci_tl_lowlevel_init+0x68>)
 8001a68:	4810      	ldr	r0, [pc, #64]	@ (8001aac <hci_tl_lowlevel_init+0x6c>)
 8001a6a:	f002 f864 	bl	8003b36 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001a6e:	4a10      	ldr	r2, [pc, #64]	@ (8001ab0 <hci_tl_lowlevel_init+0x70>)
 8001a70:	2100      	movs	r1, #0
 8001a72:	480e      	ldr	r0, [pc, #56]	@ (8001aac <hci_tl_lowlevel_init+0x6c>)
 8001a74:	f002 f845 	bl	8003b02 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	2017      	movs	r0, #23
 8001a7e:	f001 febc 	bl	80037fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a82:	2017      	movs	r0, #23
 8001a84:	f001 fed5 	bl	8003832 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001a88:	bf00      	nop
 8001a8a:	3720      	adds	r7, #32
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	080017b5 	.word	0x080017b5
 8001a94:	08001849 	.word	0x08001849
 8001a98:	08001975 	.word	0x08001975
 8001a9c:	080018bd 	.word	0x080018bd
 8001aa0:	08001879 	.word	0x08001879
 8001aa4:	08002e49 	.word	0x08002e49
 8001aa8:	16000006 	.word	0x16000006
 8001aac:	2000029c 	.word	0x2000029c
 8001ab0:	08001ab5 	.word	0x08001ab5

08001ab4 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001ab8:	e005      	b.n	8001ac6 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8001aba:	2000      	movs	r0, #0
 8001abc:	f007 fd7c 	bl	80095b8 <hci_notify_asynch_evt>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d105      	bne.n	8001ad2 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8001ac6:	f7ff ffab 	bl	8001a20 <IsDataAvailable>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1f4      	bne.n	8001aba <hci_tl_lowlevel_isr+0x6>
 8001ad0:	e000      	b.n	8001ad4 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001ad2:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001ad4:	bd80      	pop	{r7, pc}
	...

08001ad8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001adc:	f001 fd1a 	bl	8003514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ae0:	f000 f832 	bl	8001b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ae4:	f000 f98e 	bl	8001e04 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8001ae8:	f000 f890 	bl	8001c0c <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8001aec:	f000 f8c6 	bl	8001c7c <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8001af0:	f000 f904 	bl	8001cfc <MX_QUADSPI_Init>
  MX_USART3_UART_Init();
 8001af4:	f000 f928 	bl	8001d48 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001af8:	f000 f956 	bl	8001da8 <MX_USB_OTG_FS_PCD_Init>
  MX_BlueNRG_MS_Init();
 8001afc:	f7ff fa1c 	bl	8000f38 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 8001b00:	f001 fa4c 	bl	8002f9c <BSP_ACCELERO_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001b04:	f007 fef0 	bl	80098e8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_BLE */
  Task_BLEHandle = osThreadNew(StartTask_BLE, NULL, &Task_BLE_attributes);
 8001b08:	4a09      	ldr	r2, [pc, #36]	@ (8001b30 <main+0x58>)
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4809      	ldr	r0, [pc, #36]	@ (8001b34 <main+0x5c>)
 8001b0e:	f007 ff35 	bl	800997c <osThreadNew>
 8001b12:	4603      	mov	r3, r0
 8001b14:	4a08      	ldr	r2, [pc, #32]	@ (8001b38 <main+0x60>)
 8001b16:	6013      	str	r3, [r2, #0]

  /* creation of Task_ACC */
  Task_ACCHandle = osThreadNew(StartTask_ACC, NULL, &Task_ACC_attributes);
 8001b18:	4a08      	ldr	r2, [pc, #32]	@ (8001b3c <main+0x64>)
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	4808      	ldr	r0, [pc, #32]	@ (8001b40 <main+0x68>)
 8001b1e:	f007 ff2d 	bl	800997c <osThreadNew>
 8001b22:	4603      	mov	r3, r0
 8001b24:	4a07      	ldr	r2, [pc, #28]	@ (8001b44 <main+0x6c>)
 8001b26:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001b28:	f007 ff02 	bl	8009930 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b2c:	bf00      	nop
 8001b2e:	e7fd      	b.n	8001b2c <main+0x54>
 8001b30:	0800f0b0 	.word	0x0800f0b0
 8001b34:	08002149 	.word	0x08002149
 8001b38:	200009e0 	.word	0x200009e0
 8001b3c:	0800f0d4 	.word	0x0800f0d4
 8001b40:	08002171 	.word	0x08002171
 8001b44:	20001240 	.word	0x20001240

08001b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b096      	sub	sp, #88	@ 0x58
 8001b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b4e:	f107 0314 	add.w	r3, r7, #20
 8001b52:	2244      	movs	r2, #68	@ 0x44
 8001b54:	2100      	movs	r1, #0
 8001b56:	4618      	mov	r0, r3
 8001b58:	f00b faa8 	bl	800d0ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b5c:	463b      	mov	r3, r7
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b6a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001b6e:	f003 fad5 	bl	800511c <HAL_PWREx_ControlVoltageScaling>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001b78:	f000 fb52 	bl	8002220 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001b7c:	f003 fab0 	bl	80050e0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001b80:	4b21      	ldr	r3, [pc, #132]	@ (8001c08 <SystemClock_Config+0xc0>)
 8001b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b86:	4a20      	ldr	r2, [pc, #128]	@ (8001c08 <SystemClock_Config+0xc0>)
 8001b88:	f023 0318 	bic.w	r3, r3, #24
 8001b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001b90:	2314      	movs	r3, #20
 8001b92:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b94:	2301      	movs	r3, #1
 8001b96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001ba0:	2360      	movs	r3, #96	@ 0x60
 8001ba2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001bac:	2301      	movs	r3, #1
 8001bae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001bb0:	2328      	movs	r3, #40	@ 0x28
 8001bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001bb4:	2307      	movs	r3, #7
 8001bb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f003 fbcb 	bl	8005360 <HAL_RCC_OscConfig>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001bd0:	f000 fb26 	bl	8002220 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bd4:	230f      	movs	r3, #15
 8001bd6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001be8:	463b      	mov	r3, r7
 8001bea:	2104      	movs	r1, #4
 8001bec:	4618      	mov	r0, r3
 8001bee:	f003 ff93 	bl	8005b18 <HAL_RCC_ClockConfig>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001bf8:	f000 fb12 	bl	8002220 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001bfc:	f004 fc9a 	bl	8006534 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001c00:	bf00      	nop
 8001c02:	3758      	adds	r7, #88	@ 0x58
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40021000 	.word	0x40021000

08001c0c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001c10:	4b18      	ldr	r3, [pc, #96]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c12:	4a19      	ldr	r2, [pc, #100]	@ (8001c78 <MX_DFSDM1_Init+0x6c>)
 8001c14:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8001c16:	4b17      	ldr	r3, [pc, #92]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001c1c:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001c22:	4b14      	ldr	r3, [pc, #80]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c24:	2202      	movs	r2, #2
 8001c26:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001c28:	4b12      	ldr	r3, [pc, #72]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001c2e:	4b11      	ldr	r3, [pc, #68]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8001c34:	4b0f      	ldr	r3, [pc, #60]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c3a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8001c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001c42:	4b0c      	ldr	r3, [pc, #48]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c44:	2204      	movs	r2, #4
 8001c46:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001c48:	4b0a      	ldr	r3, [pc, #40]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8001c4e:	4b09      	ldr	r3, [pc, #36]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8001c54:	4b07      	ldr	r3, [pc, #28]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8001c5a:	4b06      	ldr	r3, [pc, #24]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8001c60:	4804      	ldr	r0, [pc, #16]	@ (8001c74 <MX_DFSDM1_Init+0x68>)
 8001c62:	f001 fe01 	bl	8003868 <HAL_DFSDM_ChannelInit>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8001c6c:	f000 fad8 	bl	8002220 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	200003a4 	.word	0x200003a4
 8001c78:	40016020 	.word	0x40016020

08001c7c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c80:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001c82:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf4 <MX_I2C2_Init+0x78>)
 8001c84:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8001c86:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001c88:	4a1b      	ldr	r2, [pc, #108]	@ (8001cf8 <MX_I2C2_Init+0x7c>)
 8001c8a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001c8c:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c92:	4b17      	ldr	r3, [pc, #92]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c98:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001c9e:	4b14      	ldr	r3, [pc, #80]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ca4:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001caa:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001cb6:	480e      	ldr	r0, [pc, #56]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001cb8:	f002 fa8d 	bl	80041d6 <HAL_I2C_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001cc2:	f000 faad 	bl	8002220 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	4809      	ldr	r0, [pc, #36]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001cca:	f003 f83f 	bl	8004d4c <HAL_I2CEx_ConfigAnalogFilter>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001cd4:	f000 faa4 	bl	8002220 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4805      	ldr	r0, [pc, #20]	@ (8001cf0 <MX_I2C2_Init+0x74>)
 8001cdc:	f003 f881 	bl	8004de2 <HAL_I2CEx_ConfigDigitalFilter>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001ce6:	f000 fa9b 	bl	8002220 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	200003dc 	.word	0x200003dc
 8001cf4:	40005800 	.word	0x40005800
 8001cf8:	10d19ce4 	.word	0x10d19ce4

08001cfc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001d00:	4b0f      	ldr	r3, [pc, #60]	@ (8001d40 <MX_QUADSPI_Init+0x44>)
 8001d02:	4a10      	ldr	r2, [pc, #64]	@ (8001d44 <MX_QUADSPI_Init+0x48>)
 8001d04:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8001d06:	4b0e      	ldr	r3, [pc, #56]	@ (8001d40 <MX_QUADSPI_Init+0x44>)
 8001d08:	2202      	movs	r2, #2
 8001d0a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d40 <MX_QUADSPI_Init+0x44>)
 8001d0e:	2204      	movs	r2, #4
 8001d10:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001d12:	4b0b      	ldr	r3, [pc, #44]	@ (8001d40 <MX_QUADSPI_Init+0x44>)
 8001d14:	2210      	movs	r2, #16
 8001d16:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001d18:	4b09      	ldr	r3, [pc, #36]	@ (8001d40 <MX_QUADSPI_Init+0x44>)
 8001d1a:	2217      	movs	r2, #23
 8001d1c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001d1e:	4b08      	ldr	r3, [pc, #32]	@ (8001d40 <MX_QUADSPI_Init+0x44>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001d24:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <MX_QUADSPI_Init+0x44>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001d2a:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <MX_QUADSPI_Init+0x44>)
 8001d2c:	f003 fa5c 	bl	80051e8 <HAL_QSPI_Init>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001d36:	f000 fa73 	bl	8002220 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000430 	.word	0x20000430
 8001d44:	a0001000 	.word	0xa0001000

08001d48 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d4c:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d4e:	4a15      	ldr	r2, [pc, #84]	@ (8001da4 <MX_USART3_UART_Init+0x5c>)
 8001d50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d52:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d5a:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d60:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d66:	4b0e      	ldr	r3, [pc, #56]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d6e:	220c      	movs	r2, #12
 8001d70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d72:	4b0b      	ldr	r3, [pc, #44]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d78:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d7e:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d84:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d8a:	4805      	ldr	r0, [pc, #20]	@ (8001da0 <MX_USART3_UART_Init+0x58>)
 8001d8c:	f005 fb06 	bl	800739c <HAL_UART_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001d96:	f000 fa43 	bl	8002220 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000474 	.word	0x20000474
 8001da4:	40004800 	.word	0x40004800

08001da8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001dac:	4b14      	ldr	r3, [pc, #80]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001db2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001db4:	4b12      	ldr	r3, [pc, #72]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001db6:	2206      	movs	r2, #6
 8001db8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001dba:	4b11      	ldr	r3, [pc, #68]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001dd8:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001dde:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001de4:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001dea:	4805      	ldr	r0, [pc, #20]	@ (8001e00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dec:	f003 f845 	bl	8004e7a <HAL_PCD_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001df6:	f000 fa13 	bl	8002220 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200004fc 	.word	0x200004fc

08001e04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	@ 0x28
 8001e08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0a:	f107 0314 	add.w	r3, r7, #20
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	605a      	str	r2, [r3, #4]
 8001e14:	609a      	str	r2, [r3, #8]
 8001e16:	60da      	str	r2, [r3, #12]
 8001e18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e1a:	4bbd      	ldr	r3, [pc, #756]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1e:	4abc      	ldr	r2, [pc, #752]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e20:	f043 0310 	orr.w	r3, r3, #16
 8001e24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e26:	4bba      	ldr	r3, [pc, #744]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e32:	4bb7      	ldr	r3, [pc, #732]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e36:	4ab6      	ldr	r2, [pc, #728]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e38:	f043 0304 	orr.w	r3, r3, #4
 8001e3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e3e:	4bb4      	ldr	r3, [pc, #720]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e42:	f003 0304 	and.w	r3, r3, #4
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4a:	4bb1      	ldr	r3, [pc, #708]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4e:	4ab0      	ldr	r2, [pc, #704]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e56:	4bae      	ldr	r3, [pc, #696]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	60bb      	str	r3, [r7, #8]
 8001e60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e62:	4bab      	ldr	r3, [pc, #684]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e66:	4aaa      	ldr	r2, [pc, #680]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e68:	f043 0302 	orr.w	r3, r3, #2
 8001e6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e6e:	4ba8      	ldr	r3, [pc, #672]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e7a:	4ba5      	ldr	r3, [pc, #660]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7e:	4aa4      	ldr	r2, [pc, #656]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e80:	f043 0308 	orr.w	r3, r3, #8
 8001e84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e86:	4ba2      	ldr	r3, [pc, #648]	@ (8002110 <MX_GPIO_Init+0x30c>)
 8001e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8a:	f003 0308 	and.w	r3, r3, #8
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8001e92:	2200      	movs	r2, #0
 8001e94:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8001e98:	489e      	ldr	r0, [pc, #632]	@ (8002114 <MX_GPIO_Init+0x310>)
 8001e9a:	f002 f947 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f248 1104 	movw	r1, #33028	@ 0x8104
 8001ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ea8:	f002 f940 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8001eac:	2200      	movs	r2, #0
 8001eae:	f24b 0114 	movw	r1, #45076	@ 0xb014
 8001eb2:	4899      	ldr	r0, [pc, #612]	@ (8002118 <MX_GPIO_Init+0x314>)
 8001eb4:	f002 f93a 	bl	800412c <HAL_GPIO_WritePin>
                          |ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f241 0181 	movw	r1, #4225	@ 0x1081
 8001ebe:	4897      	ldr	r0, [pc, #604]	@ (800211c <MX_GPIO_Init+0x318>)
 8001ec0:	f002 f934 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001eca:	4894      	ldr	r0, [pc, #592]	@ (800211c <MX_GPIO_Init+0x318>)
 8001ecc:	f002 f92e 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8001ed6:	4892      	ldr	r0, [pc, #584]	@ (8002120 <MX_GPIO_Init+0x31c>)
 8001ed8:	f002 f928 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001edc:	2201      	movs	r2, #1
 8001ede:	2120      	movs	r1, #32
 8001ee0:	488d      	ldr	r0, [pc, #564]	@ (8002118 <MX_GPIO_Init+0x314>)
 8001ee2:	f002 f923 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	2101      	movs	r1, #1
 8001eea:	488a      	ldr	r0, [pc, #552]	@ (8002114 <MX_GPIO_Init+0x310>)
 8001eec:	f002 f91e 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001ef0:	f240 1315 	movw	r3, #277	@ 0x115
 8001ef4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efe:	2300      	movs	r3, #0
 8001f00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	4619      	mov	r1, r3
 8001f08:	4882      	ldr	r0, [pc, #520]	@ (8002114 <MX_GPIO_Init+0x310>)
 8001f0a:	f001 fe59 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001f0e:	236a      	movs	r3, #106	@ 0x6a
 8001f10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f12:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	4619      	mov	r1, r3
 8001f22:	487c      	ldr	r0, [pc, #496]	@ (8002114 <MX_GPIO_Init+0x310>)
 8001f24:	f001 fe4c 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001f28:	233f      	movs	r3, #63	@ 0x3f
 8001f2a:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f2c:	230b      	movs	r3, #11
 8001f2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f34:	f107 0314 	add.w	r3, r7, #20
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4879      	ldr	r0, [pc, #484]	@ (8002120 <MX_GPIO_Init+0x31c>)
 8001f3c:	f001 fe40 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001f40:	2303      	movs	r3, #3
 8001f42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f44:	2302      	movs	r3, #2
 8001f46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001f50:	2308      	movs	r3, #8
 8001f52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f5e:	f001 fe2f 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8001f62:	f248 1304 	movw	r3, #33028	@ 0x8104
 8001f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f70:	2300      	movs	r3, #0
 8001f72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f74:	f107 0314 	add.w	r3, r7, #20
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f7e:	f001 fe1f 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8001f82:	2308      	movs	r3, #8
 8001f84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f86:	2302      	movs	r3, #2
 8001f88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f92:	2301      	movs	r3, #1
 8001f94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001f96:	f107 0314 	add.w	r3, r7, #20
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fa0:	f001 fe0e 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001fa4:	2310      	movs	r3, #16
 8001fa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001fa8:	230b      	movs	r3, #11
 8001faa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fac:	2300      	movs	r3, #0
 8001fae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fba:	f001 fe01 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001fbe:	23e0      	movs	r3, #224	@ 0xe0
 8001fc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fce:	2305      	movs	r3, #5
 8001fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd2:	f107 0314 	add.w	r3, r7, #20
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fdc:	f001 fdf0 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fe4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001fee:	f107 0314 	add.w	r3, r7, #20
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4848      	ldr	r0, [pc, #288]	@ (8002118 <MX_GPIO_Init+0x314>)
 8001ff6:	f001 fde3 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001ffe:	230b      	movs	r3, #11
 8002000:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	2300      	movs	r3, #0
 8002004:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8002006:	f107 0314 	add.w	r3, r7, #20
 800200a:	4619      	mov	r1, r3
 800200c:	4842      	ldr	r0, [pc, #264]	@ (8002118 <MX_GPIO_Init+0x314>)
 800200e:	f001 fdd7 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8002012:	f24b 0334 	movw	r3, #45108	@ 0xb034
 8002016:	617b      	str	r3, [r7, #20]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002018:	2301      	movs	r3, #1
 800201a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002020:	2300      	movs	r3, #0
 8002022:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002024:	f107 0314 	add.w	r3, r7, #20
 8002028:	4619      	mov	r1, r3
 800202a:	483b      	ldr	r0, [pc, #236]	@ (8002118 <MX_GPIO_Init+0x314>)
 800202c:	f001 fdc8 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8002030:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8002034:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002036:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800203a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203c:	2300      	movs	r3, #0
 800203e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	4619      	mov	r1, r3
 8002046:	4835      	ldr	r0, [pc, #212]	@ (800211c <MX_GPIO_Init+0x318>)
 8002048:	f001 fdba 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800204c:	f243 0381 	movw	r3, #12417	@ 0x3081
 8002050:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002052:	2301      	movs	r3, #1
 8002054:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205a:	2300      	movs	r3, #0
 800205c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800205e:	f107 0314 	add.w	r3, r7, #20
 8002062:	4619      	mov	r1, r3
 8002064:	482d      	ldr	r0, [pc, #180]	@ (800211c <MX_GPIO_Init+0x318>)
 8002066:	f001 fdab 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800206a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800206e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002070:	2301      	movs	r3, #1
 8002072:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002078:	2300      	movs	r3, #0
 800207a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	4619      	mov	r1, r3
 8002082:	4827      	ldr	r0, [pc, #156]	@ (8002120 <MX_GPIO_Init+0x31c>)
 8002084:	f001 fd9c 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8002088:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800208c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800208e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002092:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	2300      	movs	r3, #0
 8002096:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002098:	f107 0314 	add.w	r3, r7, #20
 800209c:	4619      	mov	r1, r3
 800209e:	4820      	ldr	r0, [pc, #128]	@ (8002120 <MX_GPIO_Init+0x31c>)
 80020a0:	f001 fd8e 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80020a4:	2302      	movs	r3, #2
 80020a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a8:	2302      	movs	r3, #2
 80020aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b0:	2303      	movs	r3, #3
 80020b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020b4:	2305      	movs	r3, #5
 80020b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	4619      	mov	r1, r3
 80020be:	4817      	ldr	r0, [pc, #92]	@ (800211c <MX_GPIO_Init+0x318>)
 80020c0:	f001 fd7e 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80020c4:	2378      	movs	r3, #120	@ 0x78
 80020c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c8:	2302      	movs	r3, #2
 80020ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d0:	2303      	movs	r3, #3
 80020d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020d4:	2307      	movs	r3, #7
 80020d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020d8:	f107 0314 	add.w	r3, r7, #20
 80020dc:	4619      	mov	r1, r3
 80020de:	480f      	ldr	r0, [pc, #60]	@ (800211c <MX_GPIO_Init+0x318>)
 80020e0:	f001 fd6e 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80020e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ea:	2312      	movs	r3, #18
 80020ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f2:	2303      	movs	r3, #3
 80020f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020f6:	2304      	movs	r3, #4
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fa:	f107 0314 	add.w	r3, r7, #20
 80020fe:	4619      	mov	r1, r3
 8002100:	4805      	ldr	r0, [pc, #20]	@ (8002118 <MX_GPIO_Init+0x314>)
 8002102:	f001 fd5d 	bl	8003bc0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002106:	2200      	movs	r2, #0
 8002108:	2105      	movs	r1, #5
 800210a:	2017      	movs	r0, #23
 800210c:	e00a      	b.n	8002124 <MX_GPIO_Init+0x320>
 800210e:	bf00      	nop
 8002110:	40021000 	.word	0x40021000
 8002114:	48001000 	.word	0x48001000
 8002118:	48000400 	.word	0x48000400
 800211c:	48000c00 	.word	0x48000c00
 8002120:	48000800 	.word	0x48000800
 8002124:	f001 fb69 	bl	80037fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002128:	2017      	movs	r0, #23
 800212a:	f001 fb82 	bl	8003832 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800212e:	2200      	movs	r2, #0
 8002130:	2105      	movs	r1, #5
 8002132:	2028      	movs	r0, #40	@ 0x28
 8002134:	f001 fb61 	bl	80037fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002138:	2028      	movs	r0, #40	@ 0x28
 800213a:	f001 fb7a 	bl	8003832 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800213e:	bf00      	nop
 8002140:	3728      	adds	r7, #40	@ 0x28
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop

08002148 <StartTask_BLE>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask_BLE */
void StartTask_BLE(void *argument)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  MX_BlueNRG_MS_Process(pDataXYZ, update);
 8002150:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <StartTask_BLE+0x20>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	4619      	mov	r1, r3
 8002156:	4805      	ldr	r0, [pc, #20]	@ (800216c <StartTask_BLE+0x24>)
 8002158:	f7fe ffd2 	bl	8001100 <MX_BlueNRG_MS_Process>
	  osDelay(1);
 800215c:	2001      	movs	r0, #1
 800215e:	f007 fc9f 	bl	8009aa0 <osDelay>
	  MX_BlueNRG_MS_Process(pDataXYZ, update);
 8002162:	bf00      	nop
 8002164:	e7f4      	b.n	8002150 <StartTask_BLE+0x8>
 8002166:	bf00      	nop
 8002168:	200014a6 	.word	0x200014a6
 800216c:	200014a0 	.word	0x200014a0

08002170 <StartTask_ACC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ACC */
void StartTask_ACC(void *argument)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ACC */
	uint16_t last_freq = 1;
 8002178:	2301      	movs	r3, #1
 800217a:	82fb      	strh	r3, [r7, #22]
	uint32_t last_sampled_time = HAL_GetTick();
 800217c:	f001 fa32 	bl	80035e4 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]
	uint32_t t = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
	float f_true = 1.f;
 8002186:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800218a:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
	for(;;)
	{
		if (freq == 0)
 800218c:	4b20      	ldr	r3, [pc, #128]	@ (8002210 <StartTask_ACC+0xa0>)
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d034      	beq.n	80021fe <StartTask_ACC+0x8e>
			continue;
		f_true = 0.1*freq;
 8002194:	4b1e      	ldr	r3, [pc, #120]	@ (8002210 <StartTask_ACC+0xa0>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	4618      	mov	r0, r3
 800219a:	f7fe f9c3 	bl	8000524 <__aeabi_i2d>
 800219e:	a31a      	add	r3, pc, #104	@ (adr r3, 8002208 <StartTask_ACC+0x98>)
 80021a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a4:	f7fe fa28 	bl	80005f8 <__aeabi_dmul>
 80021a8:	4602      	mov	r2, r0
 80021aa:	460b      	mov	r3, r1
 80021ac:	4610      	mov	r0, r2
 80021ae:	4619      	mov	r1, r3
 80021b0:	f7fe fcfa 	bl	8000ba8 <__aeabi_d2f>
 80021b4:	4603      	mov	r3, r0
 80021b6:	60bb      	str	r3, [r7, #8]
		t = HAL_GetTick();
 80021b8:	f001 fa14 	bl	80035e4 <HAL_GetTick>
 80021bc:	60f8      	str	r0, [r7, #12]
		if (t - last_sampled_time >= (uint32_t)(1000 * f_true) || freq != last_freq)
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80021c8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002214 <StartTask_ACC+0xa4>
 80021cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021d4:	ee17 2a90 	vmov	r2, s15
 80021d8:	4293      	cmp	r3, r2
 80021da:	d204      	bcs.n	80021e6 <StartTask_ACC+0x76>
 80021dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002210 <StartTask_ACC+0xa0>)
 80021de:	881b      	ldrh	r3, [r3, #0]
 80021e0:	8afa      	ldrh	r2, [r7, #22]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d0d2      	beq.n	800218c <StartTask_ACC+0x1c>
		{
			last_freq = freq;
 80021e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002210 <StartTask_ACC+0xa0>)
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	82fb      	strh	r3, [r7, #22]
			last_sampled_time = t;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	613b      	str	r3, [r7, #16]
			BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 80021f0:	4809      	ldr	r0, [pc, #36]	@ (8002218 <StartTask_ACC+0xa8>)
 80021f2:	f000 ff11 	bl	8003018 <BSP_ACCELERO_AccGetXYZ>
//			pDataXYZ[0] = 1;
//			pDataXYZ[1] = 255;
//			pDataXYZ[2] = 257;
			update = 1;
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <StartTask_ACC+0xac>)
 80021f8:	2201      	movs	r2, #1
 80021fa:	701a      	strb	r2, [r3, #0]
 80021fc:	e7c6      	b.n	800218c <StartTask_ACC+0x1c>
			continue;
 80021fe:	bf00      	nop
		if (freq == 0)
 8002200:	e7c4      	b.n	800218c <StartTask_ACC+0x1c>
 8002202:	bf00      	nop
 8002204:	f3af 8000 	nop.w
 8002208:	9999999a 	.word	0x9999999a
 800220c:	3fb99999 	.word	0x3fb99999
 8002210:	20000002 	.word	0x20000002
 8002214:	447a0000 	.word	0x447a0000
 8002218:	200014a0 	.word	0x200014a0
 800221c:	200014a6 	.word	0x200014a6

08002220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002224:	b672      	cpsid	i
}
 8002226:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002228:	bf00      	nop
 800222a:	e7fd      	b.n	8002228 <Error_Handler+0x8>

0800222c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002232:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <HAL_MspInit+0x4c>)
 8002234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002236:	4a10      	ldr	r2, [pc, #64]	@ (8002278 <HAL_MspInit+0x4c>)
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	6613      	str	r3, [r2, #96]	@ 0x60
 800223e:	4b0e      	ldr	r3, [pc, #56]	@ (8002278 <HAL_MspInit+0x4c>)
 8002240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	607b      	str	r3, [r7, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800224a:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <HAL_MspInit+0x4c>)
 800224c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800224e:	4a0a      	ldr	r2, [pc, #40]	@ (8002278 <HAL_MspInit+0x4c>)
 8002250:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002254:	6593      	str	r3, [r2, #88]	@ 0x58
 8002256:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <HAL_MspInit+0x4c>)
 8002258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800225a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800225e:	603b      	str	r3, [r7, #0]
 8002260:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002262:	2200      	movs	r2, #0
 8002264:	210f      	movs	r1, #15
 8002266:	f06f 0001 	mvn.w	r0, #1
 800226a:	f001 fac6 	bl	80037fa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40021000 	.word	0x40021000

0800227c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b0ac      	sub	sp, #176	@ 0xb0
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002284:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	60da      	str	r2, [r3, #12]
 8002292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	2288      	movs	r2, #136	@ 0x88
 800229a:	2100      	movs	r1, #0
 800229c:	4618      	mov	r0, r3
 800229e:	f00a ff05 	bl	800d0ac <memset>
  if(DFSDM1_Init == 0)
 80022a2:	4b25      	ldr	r3, [pc, #148]	@ (8002338 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d142      	bne.n	8002330 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80022aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022ae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80022b0:	2300      	movs	r3, #0
 80022b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022b6:	f107 0314 	add.w	r3, r7, #20
 80022ba:	4618      	mov	r0, r3
 80022bc:	f003 fe50 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80022c6:	f7ff ffab 	bl	8002220 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80022ca:	4b1c      	ldr	r3, [pc, #112]	@ (800233c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ce:	4a1b      	ldr	r2, [pc, #108]	@ (800233c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80022d6:	4b19      	ldr	r3, [pc, #100]	@ (800233c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022de:	613b      	str	r3, [r7, #16]
 80022e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022e2:	4b16      	ldr	r3, [pc, #88]	@ (800233c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e6:	4a15      	ldr	r2, [pc, #84]	@ (800233c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022e8:	f043 0310 	orr.w	r3, r3, #16
 80022ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022ee:	4b13      	ldr	r3, [pc, #76]	@ (800233c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022f2:	f003 0310 	and.w	r3, r3, #16
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80022fa:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80022fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002302:	2302      	movs	r3, #2
 8002304:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230e:	2300      	movs	r3, #0
 8002310:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002314:	2306      	movs	r3, #6
 8002316:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800231a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800231e:	4619      	mov	r1, r3
 8002320:	4807      	ldr	r0, [pc, #28]	@ (8002340 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8002322:	f001 fc4d 	bl	8003bc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8002326:	4b04      	ldr	r3, [pc, #16]	@ (8002338 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	3301      	adds	r3, #1
 800232c:	4a02      	ldr	r2, [pc, #8]	@ (8002338 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800232e:	6013      	str	r3, [r2, #0]
  }

}
 8002330:	bf00      	nop
 8002332:	37b0      	adds	r7, #176	@ 0xb0
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200014a8 	.word	0x200014a8
 800233c:	40021000 	.word	0x40021000
 8002340:	48001000 	.word	0x48001000

08002344 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b0ac      	sub	sp, #176	@ 0xb0
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	60da      	str	r2, [r3, #12]
 800235a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	2288      	movs	r2, #136	@ 0x88
 8002362:	2100      	movs	r1, #0
 8002364:	4618      	mov	r0, r3
 8002366:	f00a fea1 	bl	800d0ac <memset>
  if(hi2c->Instance==I2C2)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a21      	ldr	r2, [pc, #132]	@ (80023f4 <HAL_I2C_MspInit+0xb0>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d13b      	bne.n	80023ec <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002374:	2380      	movs	r3, #128	@ 0x80
 8002376:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002378:	2300      	movs	r3, #0
 800237a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	4618      	mov	r0, r3
 8002382:	f003 fded 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800238c:	f7ff ff48 	bl	8002220 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002390:	4b19      	ldr	r3, [pc, #100]	@ (80023f8 <HAL_I2C_MspInit+0xb4>)
 8002392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002394:	4a18      	ldr	r2, [pc, #96]	@ (80023f8 <HAL_I2C_MspInit+0xb4>)
 8002396:	f043 0302 	orr.w	r3, r3, #2
 800239a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800239c:	4b16      	ldr	r3, [pc, #88]	@ (80023f8 <HAL_I2C_MspInit+0xb4>)
 800239e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	613b      	str	r3, [r7, #16]
 80023a6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80023a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80023ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023b0:	2312      	movs	r3, #18
 80023b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023b6:	2301      	movs	r3, #1
 80023b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023bc:	2303      	movs	r3, #3
 80023be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80023c2:	2304      	movs	r3, #4
 80023c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023cc:	4619      	mov	r1, r3
 80023ce:	480b      	ldr	r0, [pc, #44]	@ (80023fc <HAL_I2C_MspInit+0xb8>)
 80023d0:	f001 fbf6 	bl	8003bc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80023d4:	4b08      	ldr	r3, [pc, #32]	@ (80023f8 <HAL_I2C_MspInit+0xb4>)
 80023d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d8:	4a07      	ldr	r2, [pc, #28]	@ (80023f8 <HAL_I2C_MspInit+0xb4>)
 80023da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80023de:	6593      	str	r3, [r2, #88]	@ 0x58
 80023e0:	4b05      	ldr	r3, [pc, #20]	@ (80023f8 <HAL_I2C_MspInit+0xb4>)
 80023e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80023ec:	bf00      	nop
 80023ee:	37b0      	adds	r7, #176	@ 0xb0
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40005800 	.word	0x40005800
 80023f8:	40021000 	.word	0x40021000
 80023fc:	48000400 	.word	0x48000400

08002400 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a0b      	ldr	r2, [pc, #44]	@ (800243c <HAL_I2C_MspDeInit+0x3c>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d10f      	bne.n	8002432 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002412:	4b0b      	ldr	r3, [pc, #44]	@ (8002440 <HAL_I2C_MspDeInit+0x40>)
 8002414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002416:	4a0a      	ldr	r2, [pc, #40]	@ (8002440 <HAL_I2C_MspDeInit+0x40>)
 8002418:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800241c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 800241e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002422:	4808      	ldr	r0, [pc, #32]	@ (8002444 <HAL_I2C_MspDeInit+0x44>)
 8002424:	f001 fd76 	bl	8003f14 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8002428:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800242c:	4805      	ldr	r0, [pc, #20]	@ (8002444 <HAL_I2C_MspDeInit+0x44>)
 800242e:	f001 fd71 	bl	8003f14 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40005800 	.word	0x40005800
 8002440:	40021000 	.word	0x40021000
 8002444:	48000400 	.word	0x48000400

08002448 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08a      	sub	sp, #40	@ 0x28
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a17      	ldr	r2, [pc, #92]	@ (80024c4 <HAL_QSPI_MspInit+0x7c>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d128      	bne.n	80024bc <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800246a:	4b17      	ldr	r3, [pc, #92]	@ (80024c8 <HAL_QSPI_MspInit+0x80>)
 800246c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800246e:	4a16      	ldr	r2, [pc, #88]	@ (80024c8 <HAL_QSPI_MspInit+0x80>)
 8002470:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002474:	6513      	str	r3, [r2, #80]	@ 0x50
 8002476:	4b14      	ldr	r3, [pc, #80]	@ (80024c8 <HAL_QSPI_MspInit+0x80>)
 8002478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800247a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800247e:	613b      	str	r3, [r7, #16]
 8002480:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002482:	4b11      	ldr	r3, [pc, #68]	@ (80024c8 <HAL_QSPI_MspInit+0x80>)
 8002484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002486:	4a10      	ldr	r2, [pc, #64]	@ (80024c8 <HAL_QSPI_MspInit+0x80>)
 8002488:	f043 0310 	orr.w	r3, r3, #16
 800248c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800248e:	4b0e      	ldr	r3, [pc, #56]	@ (80024c8 <HAL_QSPI_MspInit+0x80>)
 8002490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800249a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800249e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a0:	2302      	movs	r3, #2
 80024a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a4:	2300      	movs	r3, #0
 80024a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a8:	2303      	movs	r3, #3
 80024aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80024ac:	230a      	movs	r3, #10
 80024ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024b0:	f107 0314 	add.w	r3, r7, #20
 80024b4:	4619      	mov	r1, r3
 80024b6:	4805      	ldr	r0, [pc, #20]	@ (80024cc <HAL_QSPI_MspInit+0x84>)
 80024b8:	f001 fb82 	bl	8003bc0 <HAL_GPIO_Init>

  /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80024bc:	bf00      	nop
 80024be:	3728      	adds	r7, #40	@ 0x28
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	a0001000 	.word	0xa0001000
 80024c8:	40021000 	.word	0x40021000
 80024cc:	48001000 	.word	0x48001000

080024d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b0ac      	sub	sp, #176	@ 0xb0
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	609a      	str	r2, [r3, #8]
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024e8:	f107 0314 	add.w	r3, r7, #20
 80024ec:	2288      	movs	r2, #136	@ 0x88
 80024ee:	2100      	movs	r1, #0
 80024f0:	4618      	mov	r0, r3
 80024f2:	f00a fddb 	bl	800d0ac <memset>
  if(huart->Instance==USART3)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a21      	ldr	r2, [pc, #132]	@ (8002580 <HAL_UART_MspInit+0xb0>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d13b      	bne.n	8002578 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002500:	2304      	movs	r3, #4
 8002502:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002504:	2300      	movs	r3, #0
 8002506:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	4618      	mov	r0, r3
 800250e:	f003 fd27 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002518:	f7ff fe82 	bl	8002220 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800251c:	4b19      	ldr	r3, [pc, #100]	@ (8002584 <HAL_UART_MspInit+0xb4>)
 800251e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002520:	4a18      	ldr	r2, [pc, #96]	@ (8002584 <HAL_UART_MspInit+0xb4>)
 8002522:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002526:	6593      	str	r3, [r2, #88]	@ 0x58
 8002528:	4b16      	ldr	r3, [pc, #88]	@ (8002584 <HAL_UART_MspInit+0xb4>)
 800252a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002530:	613b      	str	r3, [r7, #16]
 8002532:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002534:	4b13      	ldr	r3, [pc, #76]	@ (8002584 <HAL_UART_MspInit+0xb4>)
 8002536:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002538:	4a12      	ldr	r2, [pc, #72]	@ (8002584 <HAL_UART_MspInit+0xb4>)
 800253a:	f043 0308 	orr.w	r3, r3, #8
 800253e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002540:	4b10      	ldr	r3, [pc, #64]	@ (8002584 <HAL_UART_MspInit+0xb4>)
 8002542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002544:	f003 0308 	and.w	r3, r3, #8
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800254c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002550:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002554:	2302      	movs	r3, #2
 8002556:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255a:	2300      	movs	r3, #0
 800255c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002560:	2303      	movs	r3, #3
 8002562:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002566:	2307      	movs	r3, #7
 8002568:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800256c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002570:	4619      	mov	r1, r3
 8002572:	4805      	ldr	r0, [pc, #20]	@ (8002588 <HAL_UART_MspInit+0xb8>)
 8002574:	f001 fb24 	bl	8003bc0 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002578:	bf00      	nop
 800257a:	37b0      	adds	r7, #176	@ 0xb0
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40004800 	.word	0x40004800
 8002584:	40021000 	.word	0x40021000
 8002588:	48000c00 	.word	0x48000c00

0800258c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b0ac      	sub	sp, #176	@ 0xb0
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002594:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	60da      	str	r2, [r3, #12]
 80025a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025a4:	f107 0314 	add.w	r3, r7, #20
 80025a8:	2288      	movs	r2, #136	@ 0x88
 80025aa:	2100      	movs	r1, #0
 80025ac:	4618      	mov	r0, r3
 80025ae:	f00a fd7d 	bl	800d0ac <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025ba:	d17c      	bne.n	80026b6 <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80025bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025c0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80025c2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80025c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80025ca:	2301      	movs	r3, #1
 80025cc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80025ce:	2301      	movs	r3, #1
 80025d0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80025d2:	2318      	movs	r3, #24
 80025d4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80025d6:	2307      	movs	r3, #7
 80025d8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80025da:	2302      	movs	r3, #2
 80025dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80025de:	2302      	movs	r3, #2
 80025e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80025e2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80025e6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025e8:	f107 0314 	add.w	r3, r7, #20
 80025ec:	4618      	mov	r0, r3
 80025ee:	f003 fcb7 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80025f8:	f7ff fe12 	bl	8002220 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fc:	4b30      	ldr	r3, [pc, #192]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 80025fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002600:	4a2f      	ldr	r2, [pc, #188]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 8002602:	f043 0301 	orr.w	r3, r3, #1
 8002606:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002608:	4b2d      	ldr	r3, [pc, #180]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 800260a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	613b      	str	r3, [r7, #16]
 8002612:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002614:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002618:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800261c:	2300      	movs	r3, #0
 800261e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002622:	2300      	movs	r3, #0
 8002624:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002628:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800262c:	4619      	mov	r1, r3
 800262e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002632:	f001 fac5 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8002636:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800263a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263e:	2302      	movs	r3, #2
 8002640:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002644:	2300      	movs	r3, #0
 8002646:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800264a:	2303      	movs	r3, #3
 800264c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002650:	230a      	movs	r3, #10
 8002652:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002656:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800265a:	4619      	mov	r1, r3
 800265c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002660:	f001 faae 	bl	8003bc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002664:	4b16      	ldr	r3, [pc, #88]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 8002666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002668:	4a15      	ldr	r2, [pc, #84]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 800266a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800266e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002670:	4b13      	ldr	r3, [pc, #76]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 8002672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002674:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800267c:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 800267e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002680:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d114      	bne.n	80026b2 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002688:	4b0d      	ldr	r3, [pc, #52]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 800268a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800268c:	4a0c      	ldr	r2, [pc, #48]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 800268e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002692:	6593      	str	r3, [r2, #88]	@ 0x58
 8002694:	4b0a      	ldr	r3, [pc, #40]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 8002696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800269c:	60bb      	str	r3, [r7, #8]
 800269e:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80026a0:	f002 fd92 	bl	80051c8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80026a4:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 80026a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026a8:	4a05      	ldr	r2, [pc, #20]	@ (80026c0 <HAL_PCD_MspInit+0x134>)
 80026aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026ae:	6593      	str	r3, [r2, #88]	@ 0x58

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80026b0:	e001      	b.n	80026b6 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 80026b2:	f002 fd89 	bl	80051c8 <HAL_PWREx_EnableVddUSB>
}
 80026b6:	bf00      	nop
 80026b8:	37b0      	adds	r7, #176	@ 0xb0
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40021000 	.word	0x40021000

080026c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026c8:	bf00      	nop
 80026ca:	e7fd      	b.n	80026c8 <NMI_Handler+0x4>

080026cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026d0:	bf00      	nop
 80026d2:	e7fd      	b.n	80026d0 <HardFault_Handler+0x4>

080026d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026d8:	bf00      	nop
 80026da:	e7fd      	b.n	80026d8 <MemManage_Handler+0x4>

080026dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026e0:	bf00      	nop
 80026e2:	e7fd      	b.n	80026e0 <BusFault_Handler+0x4>

080026e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026e8:	bf00      	nop
 80026ea:	e7fd      	b.n	80026e8 <UsageFault_Handler+0x4>

080026ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026fe:	f000 ff5d 	bl	80035bc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002702:	f008 fdf5 	bl	800b2f0 <xTaskGetSchedulerState>
 8002706:	4603      	mov	r3, r0
 8002708:	2b01      	cmp	r3, #1
 800270a:	d001      	beq.n	8002710 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800270c:	f009 fbec 	bl	800bee8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002710:	bf00      	nop
 8002712:	bd80      	pop	{r7, pc}

08002714 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002718:	2020      	movs	r0, #32
 800271a:	f001 fd39 	bl	8004190 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 800271e:	4806      	ldr	r0, [pc, #24]	@ (8002738 <EXTI9_5_IRQHandler+0x24>)
 8002720:	f001 fa1e 	bl	8003b60 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8002724:	2080      	movs	r0, #128	@ 0x80
 8002726:	f001 fd33 	bl	8004190 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800272a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800272e:	f001 fd2f 	bl	8004190 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	2000029c 	.word	0x2000029c

0800273c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8002740:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002744:	f001 fd24 	bl	8004190 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002748:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800274c:	f001 fd20 	bl	8004190 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8002750:	4806      	ldr	r0, [pc, #24]	@ (800276c <EXTI15_10_IRQHandler+0x30>)
 8002752:	f001 fa05 	bl	8003b60 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002756:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800275a:	f001 fd19 	bl	8004190 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800275e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002762:	f001 fd15 	bl	8004190 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	20000010 	.word	0x20000010

08002770 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002774:	4802      	ldr	r0, [pc, #8]	@ (8002780 <SPI3_IRQHandler+0x10>)
 8002776:	f004 fb8b 	bl	8006e90 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800277a:	bf00      	nop
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	2000153c 	.word	0x2000153c

08002784 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return 1;
 8002788:	2301      	movs	r3, #1
}
 800278a:	4618      	mov	r0, r3
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <_kill>:

int _kill(int pid, int sig)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800279e:	f00a fcd7 	bl	800d150 <__errno>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2216      	movs	r2, #22
 80027a6:	601a      	str	r2, [r3, #0]
  return -1;
 80027a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <_exit>:

void _exit (int status)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027bc:	f04f 31ff 	mov.w	r1, #4294967295
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f7ff ffe7 	bl	8002794 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027c6:	bf00      	nop
 80027c8:	e7fd      	b.n	80027c6 <_exit+0x12>

080027ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b086      	sub	sp, #24
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	e00a      	b.n	80027f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027dc:	f3af 8000 	nop.w
 80027e0:	4601      	mov	r1, r0
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	1c5a      	adds	r2, r3, #1
 80027e6:	60ba      	str	r2, [r7, #8]
 80027e8:	b2ca      	uxtb	r2, r1
 80027ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	3301      	adds	r3, #1
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	dbf0      	blt.n	80027dc <_read+0x12>
  }

  return len;
 80027fa:	687b      	ldr	r3, [r7, #4]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b086      	sub	sp, #24
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002810:	2300      	movs	r3, #0
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	e009      	b.n	800282a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	1c5a      	adds	r2, r3, #1
 800281a:	60ba      	str	r2, [r7, #8]
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f000 fa48 	bl	8002cb4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	3301      	adds	r3, #1
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	697a      	ldr	r2, [r7, #20]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	429a      	cmp	r2, r3
 8002830:	dbf1      	blt.n	8002816 <_write+0x12>
  }
  return len;
 8002832:	687b      	ldr	r3, [r7, #4]
}
 8002834:	4618      	mov	r0, r3
 8002836:	3718      	adds	r7, #24
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <_close>:

int _close(int file)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002844:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002848:	4618      	mov	r0, r3
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002864:	605a      	str	r2, [r3, #4]
  return 0;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <_isatty>:

int _isatty(int file)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800287c:	2301      	movs	r3, #1
}
 800287e:	4618      	mov	r0, r3
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800288a:	b480      	push	{r7}
 800288c:	b085      	sub	sp, #20
 800288e:	af00      	add	r7, sp, #0
 8002890:	60f8      	str	r0, [r7, #12]
 8002892:	60b9      	str	r1, [r7, #8]
 8002894:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028ac:	4a14      	ldr	r2, [pc, #80]	@ (8002900 <_sbrk+0x5c>)
 80028ae:	4b15      	ldr	r3, [pc, #84]	@ (8002904 <_sbrk+0x60>)
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028b8:	4b13      	ldr	r3, [pc, #76]	@ (8002908 <_sbrk+0x64>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d102      	bne.n	80028c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028c0:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <_sbrk+0x64>)
 80028c2:	4a12      	ldr	r2, [pc, #72]	@ (800290c <_sbrk+0x68>)
 80028c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028c6:	4b10      	ldr	r3, [pc, #64]	@ (8002908 <_sbrk+0x64>)
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4413      	add	r3, r2
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d207      	bcs.n	80028e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028d4:	f00a fc3c 	bl	800d150 <__errno>
 80028d8:	4603      	mov	r3, r0
 80028da:	220c      	movs	r2, #12
 80028dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028de:	f04f 33ff 	mov.w	r3, #4294967295
 80028e2:	e009      	b.n	80028f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028e4:	4b08      	ldr	r3, [pc, #32]	@ (8002908 <_sbrk+0x64>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028ea:	4b07      	ldr	r3, [pc, #28]	@ (8002908 <_sbrk+0x64>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4413      	add	r3, r2
 80028f2:	4a05      	ldr	r2, [pc, #20]	@ (8002908 <_sbrk+0x64>)
 80028f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028f6:	68fb      	ldr	r3, [r7, #12]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3718      	adds	r7, #24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	20018000 	.word	0x20018000
 8002904:	00000400 	.word	0x00000400
 8002908:	200014ac 	.word	0x200014ac
 800290c:	20003368 	.word	0x20003368

08002910 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002914:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <SystemInit+0x20>)
 8002916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800291a:	4a05      	ldr	r2, [pc, #20]	@ (8002930 <SystemInit+0x20>)
 800291c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002920:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002934:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800296c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002938:	f7ff ffea 	bl	8002910 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800293c:	480c      	ldr	r0, [pc, #48]	@ (8002970 <LoopForever+0x6>)
  ldr r1, =_edata
 800293e:	490d      	ldr	r1, [pc, #52]	@ (8002974 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002940:	4a0d      	ldr	r2, [pc, #52]	@ (8002978 <LoopForever+0xe>)
  movs r3, #0
 8002942:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002944:	e002      	b.n	800294c <LoopCopyDataInit>

08002946 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002946:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002948:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800294a:	3304      	adds	r3, #4

0800294c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800294c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800294e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002950:	d3f9      	bcc.n	8002946 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002952:	4a0a      	ldr	r2, [pc, #40]	@ (800297c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002954:	4c0a      	ldr	r4, [pc, #40]	@ (8002980 <LoopForever+0x16>)
  movs r3, #0
 8002956:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002958:	e001      	b.n	800295e <LoopFillZerobss>

0800295a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800295a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800295c:	3204      	adds	r2, #4

0800295e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800295e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002960:	d3fb      	bcc.n	800295a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002962:	f00a fbfb 	bl	800d15c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002966:	f7ff f8b7 	bl	8001ad8 <main>

0800296a <LoopForever>:

LoopForever:
    b LoopForever
 800296a:	e7fe      	b.n	800296a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800296c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002970:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002974:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 8002978:	0800f4d8 	.word	0x0800f4d8
  ldr r2, =_sbss
 800297c:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8002980:	20003364 	.word	0x20003364

08002984 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002984:	e7fe      	b.n	8002984 <ADC1_2_IRQHandler>
	...

08002988 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	4a04      	ldr	r2, [pc, #16]	@ (80029a8 <BSP_LED_Init+0x20>)
 8002996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800299a:	4798      	blx	r3
  return BSP_ERROR_NONE;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	0800f140 	.word	0x0800f140

080029ac <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	4a06      	ldr	r2, [pc, #24]	@ (80029d4 <BSP_LED_Toggle+0x28>)
 80029ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029c2:	4611      	mov	r1, r2
 80029c4:	4618      	mov	r0, r3
 80029c6:	f001 fbc9 	bl	800415c <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 80029ca:	2300      	movs	r3, #0
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	20000008 	.word	0x20000008

080029d8 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 80029d8:	b580      	push	{r7, lr}
 80029da:	b088      	sub	sp, #32
 80029dc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029de:	4b1c      	ldr	r3, [pc, #112]	@ (8002a50 <LED_USER_GPIO_Init+0x78>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a50 <LED_USER_GPIO_Init+0x78>)
 80029e4:	f043 0302 	orr.w	r3, r3, #2
 80029e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029ea:	4b19      	ldr	r3, [pc, #100]	@ (8002a50 <LED_USER_GPIO_Init+0x78>)
 80029ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	60bb      	str	r3, [r7, #8]
 80029f4:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f6:	f107 030c 	add.w	r3, r7, #12
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	605a      	str	r2, [r3, #4]
 8002a00:	609a      	str	r2, [r3, #8]
 8002a02:	60da      	str	r2, [r3, #12]
 8002a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a06:	4b12      	ldr	r3, [pc, #72]	@ (8002a50 <LED_USER_GPIO_Init+0x78>)
 8002a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0a:	4a11      	ldr	r2, [pc, #68]	@ (8002a50 <LED_USER_GPIO_Init+0x78>)
 8002a0c:	f043 0302 	orr.w	r3, r3, #2
 8002a10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a12:	4b0f      	ldr	r3, [pc, #60]	@ (8002a50 <LED_USER_GPIO_Init+0x78>)
 8002a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	607b      	str	r3, [r7, #4]
 8002a1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a24:	480b      	ldr	r0, [pc, #44]	@ (8002a54 <LED_USER_GPIO_Init+0x7c>)
 8002a26:	f001 fb81 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8002a2a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a30:	2301      	movs	r3, #1
 8002a32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8002a3c:	f107 030c 	add.w	r3, r7, #12
 8002a40:	4619      	mov	r1, r3
 8002a42:	4804      	ldr	r0, [pc, #16]	@ (8002a54 <LED_USER_GPIO_Init+0x7c>)
 8002a44:	f001 f8bc 	bl	8003bc0 <HAL_GPIO_Init>

}
 8002a48:	bf00      	nop
 8002a4a:	3720      	adds	r7, #32
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40021000 	.word	0x40021000
 8002a54:	48000400 	.word	0x48000400

08002a58 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	460a      	mov	r2, r1
 8002a62:	71fb      	strb	r3, [r7, #7]
 8002a64:	4613      	mov	r3, r2
 8002a66:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8002a6c:	79fb      	ldrb	r3, [r7, #7]
 8002a6e:	4a1f      	ldr	r2, [pc, #124]	@ (8002aec <BSP_PB_Init+0x94>)
 8002a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a74:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8002a76:	79bb      	ldrb	r3, [r7, #6]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d132      	bne.n	8002ae2 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8002a7c:	79fb      	ldrb	r3, [r7, #7]
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	4a1b      	ldr	r2, [pc, #108]	@ (8002af0 <BSP_PB_Init+0x98>)
 8002a82:	441a      	add	r2, r3
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	491b      	ldr	r1, [pc, #108]	@ (8002af4 <BSP_PB_Init+0x9c>)
 8002a88:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4610      	mov	r0, r2
 8002a90:	f001 f851 	bl	8003b36 <HAL_EXTI_GetHandle>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d003      	beq.n	8002aa2 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002a9a:	f06f 0303 	mvn.w	r3, #3
 8002a9e:	60fb      	str	r3, [r7, #12]
 8002aa0:	e01f      	b.n	8002ae2 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	00db      	lsls	r3, r3, #3
 8002aa6:	4a12      	ldr	r2, [pc, #72]	@ (8002af0 <BSP_PB_Init+0x98>)
 8002aa8:	1898      	adds	r0, r3, r2
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	4a12      	ldr	r2, [pc, #72]	@ (8002af8 <BSP_PB_Init+0xa0>)
 8002aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	f001 f824 	bl	8003b02 <HAL_EXTI_RegisterCallback>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d003      	beq.n	8002ac8 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002ac0:	f06f 0303 	mvn.w	r3, #3
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	e00c      	b.n	8002ae2 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002ac8:	2028      	movs	r0, #40	@ 0x28
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	4a0b      	ldr	r2, [pc, #44]	@ (8002afc <BSP_PB_Init+0xa4>)
 8002ace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f000 fe90 	bl	80037fa <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002ada:	2328      	movs	r3, #40	@ 0x28
 8002adc:	4618      	mov	r0, r3
 8002ade:	f000 fea8 	bl	8003832 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	0800f144 	.word	0x0800f144
 8002af0:	20000010 	.word	0x20000010
 8002af4:	0800f148 	.word	0x0800f148
 8002af8:	0800f14c 	.word	0x0800f14c
 8002afc:	0800f150 	.word	0x0800f150

08002b00 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4603      	mov	r3, r0
 8002b08:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	4a09      	ldr	r2, [pc, #36]	@ (8002b34 <BSP_PB_GetState+0x34>)
 8002b0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b12:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b16:	4611      	mov	r1, r2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f001 faef 	bl	80040fc <HAL_GPIO_ReadPin>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	bf0c      	ite	eq
 8002b24:	2301      	moveq	r3, #1
 8002b26:	2300      	movne	r3, #0
 8002b28:	b2db      	uxtb	r3, r3
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	2000000c 	.word	0x2000000c

08002b38 <BSP_PB_Callback>:
 * @brief  BSP Push Button callback
 * @param  Button Specifies the pin connected EXTI line
 * @retval None.
 */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr

08002b4e <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002b52:	2000      	movs	r0, #0
 8002b54:	f7ff fff0 	bl	8002b38 <BSP_PB_Callback>
}
 8002b58:	bf00      	nop
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b088      	sub	sp, #32
 8002b60:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b62:	4b19      	ldr	r3, [pc, #100]	@ (8002bc8 <BUTTON_USER_GPIO_Init+0x6c>)
 8002b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b66:	4a18      	ldr	r2, [pc, #96]	@ (8002bc8 <BUTTON_USER_GPIO_Init+0x6c>)
 8002b68:	f043 0304 	orr.w	r3, r3, #4
 8002b6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b6e:	4b16      	ldr	r3, [pc, #88]	@ (8002bc8 <BUTTON_USER_GPIO_Init+0x6c>)
 8002b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b72:	f003 0304 	and.w	r3, r3, #4
 8002b76:	60bb      	str	r3, [r7, #8]
 8002b78:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7a:	f107 030c 	add.w	r3, r7, #12
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]
 8002b82:	605a      	str	r2, [r3, #4]
 8002b84:	609a      	str	r2, [r3, #8]
 8002b86:	60da      	str	r2, [r3, #12]
 8002b88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc8 <BUTTON_USER_GPIO_Init+0x6c>)
 8002b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b8e:	4a0e      	ldr	r2, [pc, #56]	@ (8002bc8 <BUTTON_USER_GPIO_Init+0x6c>)
 8002b90:	f043 0304 	orr.w	r3, r3, #4
 8002b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b96:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <BUTTON_USER_GPIO_Init+0x6c>)
 8002b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b9a:	f003 0304 	and.w	r3, r3, #4
 8002b9e:	607b      	str	r3, [r7, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8002ba2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ba6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ba8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002bac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8002bb2:	f107 030c 	add.w	r3, r7, #12
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	4804      	ldr	r0, [pc, #16]	@ (8002bcc <BUTTON_USER_GPIO_Init+0x70>)
 8002bba:	f001 f801 	bl	8003bc0 <HAL_GPIO_Init>

}
 8002bbe:	bf00      	nop
 8002bc0:	3720      	adds	r7, #32
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	48000800 	.word	0x48000800

08002bd0 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d903      	bls.n	8002bec <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002be4:	f06f 0301 	mvn.w	r3, #1
 8002be8:	60fb      	str	r3, [r7, #12]
 8002bea:	e025      	b.n	8002c38 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	79fa      	ldrb	r2, [r7, #7]
 8002bf0:	4914      	ldr	r1, [pc, #80]	@ (8002c44 <BSP_COM_Init+0x74>)
 8002bf2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8002bf6:	4814      	ldr	r0, [pc, #80]	@ (8002c48 <BSP_COM_Init+0x78>)
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	011b      	lsls	r3, r3, #4
 8002bfc:	4413      	add	r3, r2
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	4403      	add	r3, r0
 8002c02:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 8002c04:	79fa      	ldrb	r2, [r7, #7]
 8002c06:	4613      	mov	r3, r2
 8002c08:	011b      	lsls	r3, r3, #4
 8002c0a:	4413      	add	r3, r2
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	4a0e      	ldr	r2, [pc, #56]	@ (8002c48 <BSP_COM_Init+0x78>)
 8002c10:	4413      	add	r3, r2
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 f86a 	bl	8002cec <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 8002c18:	79fa      	ldrb	r2, [r7, #7]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	4413      	add	r3, r2
 8002c20:	00db      	lsls	r3, r3, #3
 8002c22:	4a09      	ldr	r2, [pc, #36]	@ (8002c48 <BSP_COM_Init+0x78>)
 8002c24:	4413      	add	r3, r2
 8002c26:	4618      	mov	r0, r3
 8002c28:	f000 f810 	bl	8002c4c <MX_USART1_UART_Init>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002c32:	f06f 0303 	mvn.w	r3, #3
 8002c36:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002c38:	68fb      	ldr	r3, [r7, #12]
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000018 	.word	0x20000018
 8002c48:	200014b0 	.word	0x200014b0

08002c4c <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c54:	2300      	movs	r3, #0
 8002c56:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a15      	ldr	r2, [pc, #84]	@ (8002cb0 <MX_USART1_UART_Init+0x64>)
 8002c5c:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c64:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	220c      	movs	r2, #12
 8002c7c:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f004 fb80 	bl	800739c <HAL_UART_Init>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <MX_USART1_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40013800 	.word	0x40013800

08002cb4 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8002cbc:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <__io_putchar+0x30>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	4413      	add	r3, r2
 8002cc8:	00db      	lsls	r3, r3, #3
 8002cca:	4a07      	ldr	r2, [pc, #28]	@ (8002ce8 <__io_putchar+0x34>)
 8002ccc:	1898      	adds	r0, r3, r2
 8002cce:	1d39      	adds	r1, r7, #4
 8002cd0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f004 fbaf 	bl	8007438 <HAL_UART_Transmit>
  return ch;
 8002cda:	687b      	ldr	r3, [r7, #4]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20001538 	.word	0x20001538
 8002ce8:	200014b0 	.word	0x200014b0

08002cec <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b0ac      	sub	sp, #176	@ 0xb0
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cf4:	f107 0314 	add.w	r3, r7, #20
 8002cf8:	2288      	movs	r2, #136	@ 0x88
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f00a f9d5 	bl	800d0ac <memset>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002d02:	2301      	movs	r3, #1
 8002d04:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002d06:	2300      	movs	r3, #0
 8002d08:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002d0a:	f107 0314 	add.w	r3, r7, #20
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f003 f926 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d14:	4b22      	ldr	r3, [pc, #136]	@ (8002da0 <USART1_MspInit+0xb4>)
 8002d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d18:	4a21      	ldr	r2, [pc, #132]	@ (8002da0 <USART1_MspInit+0xb4>)
 8002d1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d20:	4b1f      	ldr	r3, [pc, #124]	@ (8002da0 <USART1_MspInit+0xb4>)
 8002d22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d28:	613b      	str	r3, [r7, #16]
 8002d2a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002da0 <USART1_MspInit+0xb4>)
 8002d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d30:	4a1b      	ldr	r2, [pc, #108]	@ (8002da0 <USART1_MspInit+0xb4>)
 8002d32:	f043 0302 	orr.w	r3, r3, #2
 8002d36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d38:	4b19      	ldr	r3, [pc, #100]	@ (8002da0 <USART1_MspInit+0xb4>)
 8002d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8002d44:	2340      	movs	r3, #64	@ 0x40
 8002d46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d50:	2300      	movs	r3, #0
 8002d52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d56:	2303      	movs	r3, #3
 8002d58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8002d5c:	2307      	movs	r3, #7
 8002d5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 8002d62:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d66:	4619      	mov	r1, r3
 8002d68:	480e      	ldr	r0, [pc, #56]	@ (8002da4 <USART1_MspInit+0xb8>)
 8002d6a:	f000 ff29 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 8002d6e:	2380      	movs	r3, #128	@ 0x80
 8002d70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d74:	2302      	movs	r3, #2
 8002d76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d80:	2303      	movs	r3, #3
 8002d82:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 8002d86:	2307      	movs	r3, #7
 8002d88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 8002d8c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d90:	4619      	mov	r1, r3
 8002d92:	4804      	ldr	r0, [pc, #16]	@ (8002da4 <USART1_MspInit+0xb8>)
 8002d94:	f000 ff14 	bl	8003bc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8002d98:	bf00      	nop
 8002d9a:	37b0      	adds	r7, #176	@ 0xb0
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	40021000 	.word	0x40021000
 8002da4:	48000400 	.word	0x48000400

08002da8 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002dae:	2300      	movs	r3, #0
 8002db0:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8002db2:	4b12      	ldr	r3, [pc, #72]	@ (8002dfc <BSP_SPI3_Init+0x54>)
 8002db4:	4a12      	ldr	r2, [pc, #72]	@ (8002e00 <BSP_SPI3_Init+0x58>)
 8002db6:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8002db8:	4b12      	ldr	r3, [pc, #72]	@ (8002e04 <BSP_SPI3_Init+0x5c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	4911      	ldr	r1, [pc, #68]	@ (8002e04 <BSP_SPI3_Init+0x5c>)
 8002dc0:	600a      	str	r2, [r1, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d114      	bne.n	8002df0 <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8002dc6:	480d      	ldr	r0, [pc, #52]	@ (8002dfc <BSP_SPI3_Init+0x54>)
 8002dc8:	f004 f960 	bl	800708c <HAL_SPI_GetState>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d10e      	bne.n	8002df0 <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 8002dd2:	480a      	ldr	r0, [pc, #40]	@ (8002dfc <BSP_SPI3_Init+0x54>)
 8002dd4:	f000 f882 	bl	8002edc <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d108      	bne.n	8002df0 <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 8002dde:	4807      	ldr	r0, [pc, #28]	@ (8002dfc <BSP_SPI3_Init+0x54>)
 8002de0:	f000 f83a 	bl	8002e58 <MX_SPI3_Init>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d002      	beq.n	8002df0 <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8002dea:	f06f 0307 	mvn.w	r3, #7
 8002dee:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8002df0:	687b      	ldr	r3, [r7, #4]
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	2000153c 	.word	0x2000153c
 8002e00:	40003c00 	.word	0x40003c00
 8002e04:	200015a0 	.word	0x200015a0

08002e08 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b088      	sub	sp, #32
 8002e0c:	af02      	add	r7, sp, #8
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	4613      	mov	r3, r2
 8002e14:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002e16:	2300      	movs	r3, #0
 8002e18:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8002e1a:	88fb      	ldrh	r3, [r7, #6]
 8002e1c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002e20:	9200      	str	r2, [sp, #0]
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	68f9      	ldr	r1, [r7, #12]
 8002e26:	4807      	ldr	r0, [pc, #28]	@ (8002e44 <BSP_SPI3_SendRecv+0x3c>)
 8002e28:	f003 fe13 	bl	8006a52 <HAL_SPI_TransmitReceive>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d002      	beq.n	8002e38 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8002e32:	f06f 0305 	mvn.w	r3, #5
 8002e36:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8002e38:	697b      	ldr	r3, [r7, #20]
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3718      	adds	r7, #24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	2000153c 	.word	0x2000153c

08002e48 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002e4c:	f000 fbca 	bl	80035e4 <HAL_GetTick>
 8002e50:	4603      	mov	r3, r0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	bd80      	pop	{r7, pc}
	...

08002e58 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002e60:	2300      	movs	r3, #0
 8002e62:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a1c      	ldr	r2, [pc, #112]	@ (8002ed8 <MX_SPI3_Init+0x80>)
 8002e68:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e70:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002e7e:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e92:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2207      	movs	r2, #7
 8002eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2208      	movs	r2, #8
 8002ebc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f003 fd1a 	bl	80068f8 <HAL_SPI_Init>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40003c00 	.word	0x40003c00

08002edc <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08a      	sub	sp, #40	@ 0x28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8002f94 <SPI3_MspInit+0xb8>)
 8002ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee8:	4a2a      	ldr	r2, [pc, #168]	@ (8002f94 <SPI3_MspInit+0xb8>)
 8002eea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002eee:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ef0:	4b28      	ldr	r3, [pc, #160]	@ (8002f94 <SPI3_MspInit+0xb8>)
 8002ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ef8:	613b      	str	r3, [r7, #16]
 8002efa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002efc:	4b25      	ldr	r3, [pc, #148]	@ (8002f94 <SPI3_MspInit+0xb8>)
 8002efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f00:	4a24      	ldr	r2, [pc, #144]	@ (8002f94 <SPI3_MspInit+0xb8>)
 8002f02:	f043 0304 	orr.w	r3, r3, #4
 8002f06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f08:	4b22      	ldr	r3, [pc, #136]	@ (8002f94 <SPI3_MspInit+0xb8>)
 8002f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8002f14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f22:	2303      	movs	r3, #3
 8002f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8002f26:	2306      	movs	r3, #6
 8002f28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002f2a:	f107 0314 	add.w	r3, r7, #20
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4819      	ldr	r0, [pc, #100]	@ (8002f98 <SPI3_MspInit+0xbc>)
 8002f32:	f000 fe45 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8002f36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f40:	2300      	movs	r3, #0
 8002f42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f44:	2303      	movs	r3, #3
 8002f46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8002f48:	2306      	movs	r3, #6
 8002f4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002f4c:	f107 0314 	add.w	r3, r7, #20
 8002f50:	4619      	mov	r1, r3
 8002f52:	4811      	ldr	r0, [pc, #68]	@ (8002f98 <SPI3_MspInit+0xbc>)
 8002f54:	f000 fe34 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8002f58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5e:	2302      	movs	r3, #2
 8002f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f62:	2300      	movs	r3, #0
 8002f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f66:	2303      	movs	r3, #3
 8002f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8002f6a:	2306      	movs	r3, #6
 8002f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002f6e:	f107 0314 	add.w	r3, r7, #20
 8002f72:	4619      	mov	r1, r3
 8002f74:	4808      	ldr	r0, [pc, #32]	@ (8002f98 <SPI3_MspInit+0xbc>)
 8002f76:	f000 fe23 	bl	8003bc0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2105      	movs	r1, #5
 8002f7e:	2033      	movs	r0, #51	@ 0x33
 8002f80:	f000 fc3b 	bl	80037fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002f84:	2033      	movs	r0, #51	@ 0x33
 8002f86:	f000 fc54 	bl	8003832 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8002f8a:	bf00      	nop
 8002f8c:	3728      	adds	r7, #40	@ 0x28
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40021000 	.word	0x40021000
 8002f98:	48000800 	.word	0x48000800

08002f9c <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8002faa:	4b19      	ldr	r3, [pc, #100]	@ (8003010 <BSP_ACCELERO_Init+0x74>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	4798      	blx	r3
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b6a      	cmp	r3, #106	@ 0x6a
 8002fb4:	d002      	beq.n	8002fbc <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	73fb      	strb	r3, [r7, #15]
 8002fba:	e024      	b.n	8003006 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8002fbc:	4b15      	ldr	r3, [pc, #84]	@ (8003014 <BSP_ACCELERO_Init+0x78>)
 8002fbe:	4a14      	ldr	r2, [pc, #80]	@ (8003010 <BSP_ACCELERO_Init+0x74>)
 8002fc0:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8002fc2:	2330      	movs	r3, #48	@ 0x30
 8002fc4:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8002fce:	2340      	movs	r3, #64	@ 0x40
 8002fd0:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8002fda:	797a      	ldrb	r2, [r7, #5]
 8002fdc:	7abb      	ldrb	r3, [r7, #10]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8002fe4:	7a3b      	ldrb	r3, [r7, #8]
 8002fe6:	f043 0304 	orr.w	r3, r3, #4
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	021b      	lsls	r3, r3, #8
 8002fee:	b21a      	sxth	r2, r3
 8002ff0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	b21b      	sxth	r3, r3
 8002ff8:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8002ffa:	4b06      	ldr	r3, [pc, #24]	@ (8003014 <BSP_ACCELERO_Init+0x78>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	89ba      	ldrh	r2, [r7, #12]
 8003002:	4610      	mov	r0, r2
 8003004:	4798      	blx	r3
  }  

  return ret;
 8003006:	7bfb      	ldrb	r3, [r7, #15]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	2000001c 	.word	0x2000001c
 8003014:	200015a4 	.word	0x200015a4

08003018 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8003020:	4b08      	ldr	r3, [pc, #32]	@ (8003044 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d009      	beq.n	800303c <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8003028:	4b06      	ldr	r3, [pc, #24]	@ (8003044 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302e:	2b00      	cmp	r3, #0
 8003030:	d004      	beq.n	800303c <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8003032:	4b04      	ldr	r3, [pc, #16]	@ (8003044 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	4798      	blx	r3
    }
  }
}
 800303c:	bf00      	nop
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	200015a4 	.word	0x200015a4

08003048 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003052:	2300      	movs	r3, #0
 8003054:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003056:	2110      	movs	r1, #16
 8003058:	20d4      	movs	r0, #212	@ 0xd4
 800305a:	f000 f92f 	bl	80032bc <SENSOR_IO_Read>
 800305e:	4603      	mov	r3, r0
 8003060:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8003062:	88fb      	ldrh	r3, [r7, #6]
 8003064:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8003066:	7bbb      	ldrb	r3, [r7, #14]
 8003068:	f003 0303 	and.w	r3, r3, #3
 800306c:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 800306e:	7bba      	ldrb	r2, [r7, #14]
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	4313      	orrs	r3, r2
 8003074:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8003076:	7bbb      	ldrb	r3, [r7, #14]
 8003078:	461a      	mov	r2, r3
 800307a:	2110      	movs	r1, #16
 800307c:	20d4      	movs	r0, #212	@ 0xd4
 800307e:	f000 f903 	bl	8003288 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8003082:	2112      	movs	r1, #18
 8003084:	20d4      	movs	r0, #212	@ 0xd4
 8003086:	f000 f919 	bl	80032bc <SENSOR_IO_Read>
 800308a:	4603      	mov	r3, r0
 800308c:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 800308e:	88fb      	ldrh	r3, [r7, #6]
 8003090:	0a1b      	lsrs	r3, r3, #8
 8003092:	b29b      	uxth	r3, r3
 8003094:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8003096:	7bbb      	ldrb	r3, [r7, #14]
 8003098:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 800309c:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 800309e:	7bba      	ldrb	r2, [r7, #14]
 80030a0:	7bfb      	ldrb	r3, [r7, #15]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80030a6:	7bbb      	ldrb	r3, [r7, #14]
 80030a8:	461a      	mov	r2, r3
 80030aa:	2112      	movs	r1, #18
 80030ac:	20d4      	movs	r0, #212	@ 0xd4
 80030ae:	f000 f8eb 	bl	8003288 <SENSOR_IO_Write>
}
 80030b2:	bf00      	nop
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b082      	sub	sp, #8
 80030be:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80030c0:	2300      	movs	r3, #0
 80030c2:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80030c4:	2110      	movs	r1, #16
 80030c6:	20d4      	movs	r0, #212	@ 0xd4
 80030c8:	f000 f8f8 	bl	80032bc <SENSOR_IO_Read>
 80030cc:	4603      	mov	r3, r0
 80030ce:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80030d0:	79fb      	ldrb	r3, [r7, #7]
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	461a      	mov	r2, r3
 80030dc:	2110      	movs	r1, #16
 80030de:	20d4      	movs	r0, #212	@ 0xd4
 80030e0:	f000 f8d2 	bl	8003288 <SENSOR_IO_Write>
}
 80030e4:	bf00      	nop
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 80030f0:	f000 f8c0 	bl	8003274 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 80030f4:	210f      	movs	r1, #15
 80030f6:	20d4      	movs	r0, #212	@ 0xd4
 80030f8:	f000 f8e0 	bl	80032bc <SENSOR_IO_Read>
 80030fc:	4603      	mov	r3, r0
}
 80030fe:	4618      	mov	r0, r3
 8003100:	bd80      	pop	{r7, pc}

08003102 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b084      	sub	sp, #16
 8003106:	af00      	add	r7, sp, #0
 8003108:	4603      	mov	r3, r0
 800310a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800310c:	2300      	movs	r3, #0
 800310e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8003110:	2115      	movs	r1, #21
 8003112:	20d4      	movs	r0, #212	@ 0xd4
 8003114:	f000 f8d2 	bl	80032bc <SENSOR_IO_Read>
 8003118:	4603      	mov	r3, r0
 800311a:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 800311c:	7bfb      	ldrb	r3, [r7, #15]
 800311e:	f023 0310 	bic.w	r3, r3, #16
 8003122:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8003124:	88fb      	ldrh	r3, [r7, #6]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 800312a:	7bfb      	ldrb	r3, [r7, #15]
 800312c:	f043 0310 	orr.w	r3, r3, #16
 8003130:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8003132:	7bfb      	ldrb	r3, [r7, #15]
 8003134:	461a      	mov	r2, r3
 8003136:	2115      	movs	r1, #21
 8003138:	20d4      	movs	r0, #212	@ 0xd4
 800313a:	f000 f8a5 	bl	8003288 <SENSOR_IO_Write>
}
 800313e:	bf00      	nop
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b088      	sub	sp, #32
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8003150:	2300      	movs	r3, #0
 8003152:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8003154:	2300      	movs	r3, #0
 8003156:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003158:	f04f 0300 	mov.w	r3, #0
 800315c:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800315e:	2110      	movs	r1, #16
 8003160:	20d4      	movs	r0, #212	@ 0xd4
 8003162:	f000 f8ab 	bl	80032bc <SENSOR_IO_Read>
 8003166:	4603      	mov	r3, r0
 8003168:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 800316a:	f107 0208 	add.w	r2, r7, #8
 800316e:	2306      	movs	r3, #6
 8003170:	2128      	movs	r1, #40	@ 0x28
 8003172:	20d4      	movs	r0, #212	@ 0xd4
 8003174:	f000 f8c0 	bl	80032f8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8003178:	2300      	movs	r3, #0
 800317a:	77fb      	strb	r3, [r7, #31]
 800317c:	e01a      	b.n	80031b4 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800317e:	7ffb      	ldrb	r3, [r7, #31]
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	3301      	adds	r3, #1
 8003184:	3320      	adds	r3, #32
 8003186:	443b      	add	r3, r7
 8003188:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800318c:	021b      	lsls	r3, r3, #8
 800318e:	b29b      	uxth	r3, r3
 8003190:	7ffa      	ldrb	r2, [r7, #31]
 8003192:	0052      	lsls	r2, r2, #1
 8003194:	3220      	adds	r2, #32
 8003196:	443a      	add	r2, r7
 8003198:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 800319c:	4413      	add	r3, r2
 800319e:	b29a      	uxth	r2, r3
 80031a0:	7ffb      	ldrb	r3, [r7, #31]
 80031a2:	b212      	sxth	r2, r2
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	3320      	adds	r3, #32
 80031a8:	443b      	add	r3, r7
 80031aa:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80031ae:	7ffb      	ldrb	r3, [r7, #31]
 80031b0:	3301      	adds	r3, #1
 80031b2:	77fb      	strb	r3, [r7, #31]
 80031b4:	7ffb      	ldrb	r3, [r7, #31]
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d9e1      	bls.n	800317e <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80031ba:	7dfb      	ldrb	r3, [r7, #23]
 80031bc:	f003 030c 	and.w	r3, r3, #12
 80031c0:	2b0c      	cmp	r3, #12
 80031c2:	d829      	bhi.n	8003218 <LSM6DSL_AccReadXYZ+0xd0>
 80031c4:	a201      	add	r2, pc, #4	@ (adr r2, 80031cc <LSM6DSL_AccReadXYZ+0x84>)
 80031c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ca:	bf00      	nop
 80031cc:	08003201 	.word	0x08003201
 80031d0:	08003219 	.word	0x08003219
 80031d4:	08003219 	.word	0x08003219
 80031d8:	08003219 	.word	0x08003219
 80031dc:	08003213 	.word	0x08003213
 80031e0:	08003219 	.word	0x08003219
 80031e4:	08003219 	.word	0x08003219
 80031e8:	08003219 	.word	0x08003219
 80031ec:	08003207 	.word	0x08003207
 80031f0:	08003219 	.word	0x08003219
 80031f4:	08003219 	.word	0x08003219
 80031f8:	08003219 	.word	0x08003219
 80031fc:	0800320d 	.word	0x0800320d
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8003200:	4b18      	ldr	r3, [pc, #96]	@ (8003264 <LSM6DSL_AccReadXYZ+0x11c>)
 8003202:	61bb      	str	r3, [r7, #24]
    break;
 8003204:	e008      	b.n	8003218 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8003206:	4b18      	ldr	r3, [pc, #96]	@ (8003268 <LSM6DSL_AccReadXYZ+0x120>)
 8003208:	61bb      	str	r3, [r7, #24]
    break;
 800320a:	e005      	b.n	8003218 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 800320c:	4b17      	ldr	r3, [pc, #92]	@ (800326c <LSM6DSL_AccReadXYZ+0x124>)
 800320e:	61bb      	str	r3, [r7, #24]
    break;
 8003210:	e002      	b.n	8003218 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8003212:	4b17      	ldr	r3, [pc, #92]	@ (8003270 <LSM6DSL_AccReadXYZ+0x128>)
 8003214:	61bb      	str	r3, [r7, #24]
    break;    
 8003216:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003218:	2300      	movs	r3, #0
 800321a:	77fb      	strb	r3, [r7, #31]
 800321c:	e01a      	b.n	8003254 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800321e:	7ffb      	ldrb	r3, [r7, #31]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	3320      	adds	r3, #32
 8003224:	443b      	add	r3, r7
 8003226:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800322a:	ee07 3a90 	vmov	s15, r3
 800322e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003232:	edd7 7a06 	vldr	s15, [r7, #24]
 8003236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800323a:	7ffb      	ldrb	r3, [r7, #31]
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	4413      	add	r3, r2
 8003242:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003246:	ee17 2a90 	vmov	r2, s15
 800324a:	b212      	sxth	r2, r2
 800324c:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800324e:	7ffb      	ldrb	r3, [r7, #31]
 8003250:	3301      	adds	r3, #1
 8003252:	77fb      	strb	r3, [r7, #31]
 8003254:	7ffb      	ldrb	r3, [r7, #31]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d9e1      	bls.n	800321e <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 800325a:	bf00      	nop
 800325c:	bf00      	nop
 800325e:	3720      	adds	r7, #32
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	3d79db23 	.word	0x3d79db23
 8003268:	3df9db23 	.word	0x3df9db23
 800326c:	3e79db23 	.word	0x3e79db23
 8003270:	3ef9db23 	.word	0x3ef9db23

08003274 <SENSOR_IO_Init>:
  */ 

/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

void SENSOR_IO_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8003278:	4802      	ldr	r0, [pc, #8]	@ (8003284 <SENSOR_IO_Init+0x10>)
 800327a:	f000 f8b3 	bl	80033e4 <I2Cx_Init>
}
 800327e:	bf00      	nop
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	200015a8 	.word	0x200015a8

08003288 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af02      	add	r7, sp, #8
 800328e:	4603      	mov	r3, r0
 8003290:	71fb      	strb	r3, [r7, #7]
 8003292:	460b      	mov	r3, r1
 8003294:	71bb      	strb	r3, [r7, #6]
 8003296:	4613      	mov	r3, r2
 8003298:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800329a:	79bb      	ldrb	r3, [r7, #6]
 800329c:	b29a      	uxth	r2, r3
 800329e:	79f9      	ldrb	r1, [r7, #7]
 80032a0:	2301      	movs	r3, #1
 80032a2:	9301      	str	r3, [sp, #4]
 80032a4:	1d7b      	adds	r3, r7, #5
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	2301      	movs	r3, #1
 80032aa:	4803      	ldr	r0, [pc, #12]	@ (80032b8 <SENSOR_IO_Write+0x30>)
 80032ac:	f000 f8f5 	bl	800349a <I2Cx_WriteMultiple>
}
 80032b0:	bf00      	nop
 80032b2:	3708      	adds	r7, #8
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	200015a8 	.word	0x200015a8

080032bc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af02      	add	r7, sp, #8
 80032c2:	4603      	mov	r3, r0
 80032c4:	460a      	mov	r2, r1
 80032c6:	71fb      	strb	r3, [r7, #7]
 80032c8:	4613      	mov	r3, r2
 80032ca:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80032d0:	79bb      	ldrb	r3, [r7, #6]
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	79f9      	ldrb	r1, [r7, #7]
 80032d6:	2301      	movs	r3, #1
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	f107 030f 	add.w	r3, r7, #15
 80032de:	9300      	str	r3, [sp, #0]
 80032e0:	2301      	movs	r3, #1
 80032e2:	4804      	ldr	r0, [pc, #16]	@ (80032f4 <SENSOR_IO_Read+0x38>)
 80032e4:	f000 f8ac 	bl	8003440 <I2Cx_ReadMultiple>

  return read_value;
 80032e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	200015a8 	.word	0x200015a8

080032f8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af02      	add	r7, sp, #8
 80032fe:	603a      	str	r2, [r7, #0]
 8003300:	461a      	mov	r2, r3
 8003302:	4603      	mov	r3, r0
 8003304:	71fb      	strb	r3, [r7, #7]
 8003306:	460b      	mov	r3, r1
 8003308:	71bb      	strb	r3, [r7, #6]
 800330a:	4613      	mov	r3, r2
 800330c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800330e:	79bb      	ldrb	r3, [r7, #6]
 8003310:	b29a      	uxth	r2, r3
 8003312:	79f9      	ldrb	r1, [r7, #7]
 8003314:	88bb      	ldrh	r3, [r7, #4]
 8003316:	9301      	str	r3, [sp, #4]
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	2301      	movs	r3, #1
 800331e:	4804      	ldr	r0, [pc, #16]	@ (8003330 <SENSOR_IO_ReadMultiple+0x38>)
 8003320:	f000 f88e 	bl	8003440 <I2Cx_ReadMultiple>
 8003324:	4603      	mov	r3, r0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	200015a8 	.word	0x200015a8

08003334 <I2Cx_MspInit>:
{
  HAL_Delay(Delay);
}

static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b08a      	sub	sp, #40	@ 0x28
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800333c:	4b27      	ldr	r3, [pc, #156]	@ (80033dc <I2Cx_MspInit+0xa8>)
 800333e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003340:	4a26      	ldr	r2, [pc, #152]	@ (80033dc <I2Cx_MspInit+0xa8>)
 8003342:	f043 0302 	orr.w	r3, r3, #2
 8003346:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003348:	4b24      	ldr	r3, [pc, #144]	@ (80033dc <I2Cx_MspInit+0xa8>)
 800334a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	613b      	str	r3, [r7, #16]
 8003352:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8003354:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003358:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800335a:	2312      	movs	r3, #18
 800335c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800335e:	2301      	movs	r3, #1
 8003360:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003362:	2303      	movs	r3, #3
 8003364:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8003366:	2304      	movs	r3, #4
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800336a:	f107 0314 	add.w	r3, r7, #20
 800336e:	4619      	mov	r1, r3
 8003370:	481b      	ldr	r0, [pc, #108]	@ (80033e0 <I2Cx_MspInit+0xac>)
 8003372:	f000 fc25 	bl	8003bc0 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003376:	f107 0314 	add.w	r3, r7, #20
 800337a:	4619      	mov	r1, r3
 800337c:	4818      	ldr	r0, [pc, #96]	@ (80033e0 <I2Cx_MspInit+0xac>)
 800337e:	f000 fc1f 	bl	8003bc0 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8003382:	4b16      	ldr	r3, [pc, #88]	@ (80033dc <I2Cx_MspInit+0xa8>)
 8003384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003386:	4a15      	ldr	r2, [pc, #84]	@ (80033dc <I2Cx_MspInit+0xa8>)
 8003388:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800338c:	6593      	str	r3, [r2, #88]	@ 0x58
 800338e:	4b13      	ldr	r3, [pc, #76]	@ (80033dc <I2Cx_MspInit+0xa8>)
 8003390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003392:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800339a:	4b10      	ldr	r3, [pc, #64]	@ (80033dc <I2Cx_MspInit+0xa8>)
 800339c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800339e:	4a0f      	ldr	r2, [pc, #60]	@ (80033dc <I2Cx_MspInit+0xa8>)
 80033a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80033a4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80033a6:	4b0d      	ldr	r3, [pc, #52]	@ (80033dc <I2Cx_MspInit+0xa8>)
 80033a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033aa:	4a0c      	ldr	r2, [pc, #48]	@ (80033dc <I2Cx_MspInit+0xa8>)
 80033ac:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80033b0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80033b2:	2200      	movs	r2, #0
 80033b4:	210f      	movs	r1, #15
 80033b6:	2021      	movs	r0, #33	@ 0x21
 80033b8:	f000 fa1f 	bl	80037fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80033bc:	2021      	movs	r0, #33	@ 0x21
 80033be:	f000 fa38 	bl	8003832 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80033c2:	2200      	movs	r2, #0
 80033c4:	210f      	movs	r1, #15
 80033c6:	2022      	movs	r0, #34	@ 0x22
 80033c8:	f000 fa17 	bl	80037fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80033cc:	2022      	movs	r0, #34	@ 0x22
 80033ce:	f000 fa30 	bl	8003832 <HAL_NVIC_EnableIRQ>
}
 80033d2:	bf00      	nop
 80033d4:	3728      	adds	r7, #40	@ 0x28
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40021000 	.word	0x40021000
 80033e0:	48000400 	.word	0x48000400

080033e4 <I2Cx_Init>:
  /* Disable I2C clock */
  DISCOVERY_I2Cx_CLK_DISABLE();
}

static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a12      	ldr	r2, [pc, #72]	@ (8003438 <I2Cx_Init+0x54>)
 80033f0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a11      	ldr	r2, [pc, #68]	@ (800343c <I2Cx_Init+0x58>)
 80033f6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2201      	movs	r2, #1
 8003402:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff ff89 	bl	8003334 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fed7 	bl	80041d6 <HAL_I2C_Init>

  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);
 8003428:	2100      	movs	r1, #0
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f001 fc8e 	bl	8004d4c <HAL_I2CEx_ConfigAnalogFilter>
}
 8003430:	bf00      	nop
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40005800 	.word	0x40005800
 800343c:	00702681 	.word	0x00702681

08003440 <I2Cx_ReadMultiple>:
  I2Cx_MspDeInit(i2c_handler);
  HAL_I2C_DeInit(i2c_handler);
}

static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b08a      	sub	sp, #40	@ 0x28
 8003444:	af04      	add	r7, sp, #16
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	4608      	mov	r0, r1
 800344a:	4611      	mov	r1, r2
 800344c:	461a      	mov	r2, r3
 800344e:	4603      	mov	r3, r0
 8003450:	72fb      	strb	r3, [r7, #11]
 8003452:	460b      	mov	r3, r1
 8003454:	813b      	strh	r3, [r7, #8]
 8003456:	4613      	mov	r3, r2
 8003458:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800345a:	2300      	movs	r3, #0
 800345c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800345e:	7afb      	ldrb	r3, [r7, #11]
 8003460:	b299      	uxth	r1, r3
 8003462:	88f8      	ldrh	r0, [r7, #6]
 8003464:	893a      	ldrh	r2, [r7, #8]
 8003466:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800346a:	9302      	str	r3, [sp, #8]
 800346c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800346e:	9301      	str	r3, [sp, #4]
 8003470:	6a3b      	ldr	r3, [r7, #32]
 8003472:	9300      	str	r3, [sp, #0]
 8003474:	4603      	mov	r3, r0
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f001 f88c 	bl	8004594 <HAL_I2C_Mem_Read>
 800347c:	4603      	mov	r3, r0
 800347e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003480:	7dfb      	ldrb	r3, [r7, #23]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d004      	beq.n	8003490 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003486:	7afb      	ldrb	r3, [r7, #11]
 8003488:	4619      	mov	r1, r3
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f000 f832 	bl	80034f4 <I2Cx_Error>
  }
  return status;
 8003490:	7dfb      	ldrb	r3, [r7, #23]
}
 8003492:	4618      	mov	r0, r3
 8003494:	3718      	adds	r7, #24
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b08a      	sub	sp, #40	@ 0x28
 800349e:	af04      	add	r7, sp, #16
 80034a0:	60f8      	str	r0, [r7, #12]
 80034a2:	4608      	mov	r0, r1
 80034a4:	4611      	mov	r1, r2
 80034a6:	461a      	mov	r2, r3
 80034a8:	4603      	mov	r3, r0
 80034aa:	72fb      	strb	r3, [r7, #11]
 80034ac:	460b      	mov	r3, r1
 80034ae:	813b      	strh	r3, [r7, #8]
 80034b0:	4613      	mov	r3, r2
 80034b2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80034b4:	2300      	movs	r3, #0
 80034b6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80034b8:	7afb      	ldrb	r3, [r7, #11]
 80034ba:	b299      	uxth	r1, r3
 80034bc:	88f8      	ldrh	r0, [r7, #6]
 80034be:	893a      	ldrh	r2, [r7, #8]
 80034c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034c4:	9302      	str	r3, [sp, #8]
 80034c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	4603      	mov	r3, r0
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 ff4b 	bl	800436c <HAL_I2C_Mem_Write>
 80034d6:	4603      	mov	r3, r0
 80034d8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80034da:	7dfb      	ldrb	r3, [r7, #23]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d004      	beq.n	80034ea <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80034e0:	7afb      	ldrb	r3, [r7, #11]
 80034e2:	4619      	mov	r1, r3
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 f805 	bl	80034f4 <I2Cx_Error>
  }
  return status;
 80034ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3718      	adds	r7, #24
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	460b      	mov	r3, r1
 80034fe:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 ff03 	bl	800430c <HAL_I2C_DeInit>

  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7ff ff6c 	bl	80033e4 <I2Cx_Init>
}
 800350c:	bf00      	nop
 800350e:	3708      	adds	r7, #8
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800351a:	2300      	movs	r3, #0
 800351c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800351e:	2003      	movs	r0, #3
 8003520:	f000 f960 	bl	80037e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003524:	200f      	movs	r0, #15
 8003526:	f000 f80d 	bl	8003544 <HAL_InitTick>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	71fb      	strb	r3, [r7, #7]
 8003534:	e001      	b.n	800353a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003536:	f7fe fe79 	bl	800222c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800353a:	79fb      	ldrb	r3, [r7, #7]
}
 800353c:	4618      	mov	r0, r3
 800353e:	3708      	adds	r7, #8
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800354c:	2300      	movs	r3, #0
 800354e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003550:	4b17      	ldr	r3, [pc, #92]	@ (80035b0 <HAL_InitTick+0x6c>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d023      	beq.n	80035a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003558:	4b16      	ldr	r3, [pc, #88]	@ (80035b4 <HAL_InitTick+0x70>)
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	4b14      	ldr	r3, [pc, #80]	@ (80035b0 <HAL_InitTick+0x6c>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	4619      	mov	r1, r3
 8003562:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003566:	fbb3 f3f1 	udiv	r3, r3, r1
 800356a:	fbb2 f3f3 	udiv	r3, r2, r3
 800356e:	4618      	mov	r0, r3
 8003570:	f000 f96d 	bl	800384e <HAL_SYSTICK_Config>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10f      	bne.n	800359a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b0f      	cmp	r3, #15
 800357e:	d809      	bhi.n	8003594 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003580:	2200      	movs	r2, #0
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	f04f 30ff 	mov.w	r0, #4294967295
 8003588:	f000 f937 	bl	80037fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800358c:	4a0a      	ldr	r2, [pc, #40]	@ (80035b8 <HAL_InitTick+0x74>)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6013      	str	r3, [r2, #0]
 8003592:	e007      	b.n	80035a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	73fb      	strb	r3, [r7, #15]
 8003598:	e004      	b.n	80035a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	73fb      	strb	r3, [r7, #15]
 800359e:	e001      	b.n	80035a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80035a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	20000054 	.word	0x20000054
 80035b4:	20000004 	.word	0x20000004
 80035b8:	20000050 	.word	0x20000050

080035bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80035c0:	4b06      	ldr	r3, [pc, #24]	@ (80035dc <HAL_IncTick+0x20>)
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	461a      	mov	r2, r3
 80035c6:	4b06      	ldr	r3, [pc, #24]	@ (80035e0 <HAL_IncTick+0x24>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4413      	add	r3, r2
 80035cc:	4a04      	ldr	r2, [pc, #16]	@ (80035e0 <HAL_IncTick+0x24>)
 80035ce:	6013      	str	r3, [r2, #0]
}
 80035d0:	bf00      	nop
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	20000054 	.word	0x20000054
 80035e0:	200015fc 	.word	0x200015fc

080035e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  return uwTick;
 80035e8:	4b03      	ldr	r3, [pc, #12]	@ (80035f8 <HAL_GetTick+0x14>)
 80035ea:	681b      	ldr	r3, [r3, #0]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	200015fc 	.word	0x200015fc

080035fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003604:	f7ff ffee 	bl	80035e4 <HAL_GetTick>
 8003608:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003614:	d005      	beq.n	8003622 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003616:	4b0a      	ldr	r3, [pc, #40]	@ (8003640 <HAL_Delay+0x44>)
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	461a      	mov	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	4413      	add	r3, r2
 8003620:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003622:	bf00      	nop
 8003624:	f7ff ffde 	bl	80035e4 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	429a      	cmp	r2, r3
 8003632:	d8f7      	bhi.n	8003624 <HAL_Delay+0x28>
  {
  }
}
 8003634:	bf00      	nop
 8003636:	bf00      	nop
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	20000054 	.word	0x20000054

08003644 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f003 0307 	and.w	r3, r3, #7
 8003652:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003654:	4b0c      	ldr	r3, [pc, #48]	@ (8003688 <__NVIC_SetPriorityGrouping+0x44>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003660:	4013      	ands	r3, r2
 8003662:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800366c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003670:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003674:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003676:	4a04      	ldr	r2, [pc, #16]	@ (8003688 <__NVIC_SetPriorityGrouping+0x44>)
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	60d3      	str	r3, [r2, #12]
}
 800367c:	bf00      	nop
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr
 8003688:	e000ed00 	.word	0xe000ed00

0800368c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003690:	4b04      	ldr	r3, [pc, #16]	@ (80036a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	0a1b      	lsrs	r3, r3, #8
 8003696:	f003 0307 	and.w	r3, r3, #7
}
 800369a:	4618      	mov	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	e000ed00 	.word	0xe000ed00

080036a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	4603      	mov	r3, r0
 80036b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	db0b      	blt.n	80036d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ba:	79fb      	ldrb	r3, [r7, #7]
 80036bc:	f003 021f 	and.w	r2, r3, #31
 80036c0:	4907      	ldr	r1, [pc, #28]	@ (80036e0 <__NVIC_EnableIRQ+0x38>)
 80036c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c6:	095b      	lsrs	r3, r3, #5
 80036c8:	2001      	movs	r0, #1
 80036ca:	fa00 f202 	lsl.w	r2, r0, r2
 80036ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036d2:	bf00      	nop
 80036d4:	370c      	adds	r7, #12
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	e000e100 	.word	0xe000e100

080036e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	6039      	str	r1, [r7, #0]
 80036ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	db0a      	blt.n	800370e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	490c      	ldr	r1, [pc, #48]	@ (8003730 <__NVIC_SetPriority+0x4c>)
 80036fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003702:	0112      	lsls	r2, r2, #4
 8003704:	b2d2      	uxtb	r2, r2
 8003706:	440b      	add	r3, r1
 8003708:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800370c:	e00a      	b.n	8003724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	b2da      	uxtb	r2, r3
 8003712:	4908      	ldr	r1, [pc, #32]	@ (8003734 <__NVIC_SetPriority+0x50>)
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	3b04      	subs	r3, #4
 800371c:	0112      	lsls	r2, r2, #4
 800371e:	b2d2      	uxtb	r2, r2
 8003720:	440b      	add	r3, r1
 8003722:	761a      	strb	r2, [r3, #24]
}
 8003724:	bf00      	nop
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	e000e100 	.word	0xe000e100
 8003734:	e000ed00 	.word	0xe000ed00

08003738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003738:	b480      	push	{r7}
 800373a:	b089      	sub	sp, #36	@ 0x24
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f003 0307 	and.w	r3, r3, #7
 800374a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	f1c3 0307 	rsb	r3, r3, #7
 8003752:	2b04      	cmp	r3, #4
 8003754:	bf28      	it	cs
 8003756:	2304      	movcs	r3, #4
 8003758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	3304      	adds	r3, #4
 800375e:	2b06      	cmp	r3, #6
 8003760:	d902      	bls.n	8003768 <NVIC_EncodePriority+0x30>
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	3b03      	subs	r3, #3
 8003766:	e000      	b.n	800376a <NVIC_EncodePriority+0x32>
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800376c:	f04f 32ff 	mov.w	r2, #4294967295
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	43da      	mvns	r2, r3
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	401a      	ands	r2, r3
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003780:	f04f 31ff 	mov.w	r1, #4294967295
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	fa01 f303 	lsl.w	r3, r1, r3
 800378a:	43d9      	mvns	r1, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003790:	4313      	orrs	r3, r2
         );
}
 8003792:	4618      	mov	r0, r3
 8003794:	3724      	adds	r7, #36	@ 0x24
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
	...

080037a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	3b01      	subs	r3, #1
 80037ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037b0:	d301      	bcc.n	80037b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037b2:	2301      	movs	r3, #1
 80037b4:	e00f      	b.n	80037d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037b6:	4a0a      	ldr	r2, [pc, #40]	@ (80037e0 <SysTick_Config+0x40>)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037be:	210f      	movs	r1, #15
 80037c0:	f04f 30ff 	mov.w	r0, #4294967295
 80037c4:	f7ff ff8e 	bl	80036e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037c8:	4b05      	ldr	r3, [pc, #20]	@ (80037e0 <SysTick_Config+0x40>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037ce:	4b04      	ldr	r3, [pc, #16]	@ (80037e0 <SysTick_Config+0x40>)
 80037d0:	2207      	movs	r2, #7
 80037d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	e000e010 	.word	0xe000e010

080037e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7ff ff29 	bl	8003644 <__NVIC_SetPriorityGrouping>
}
 80037f2:	bf00      	nop
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b086      	sub	sp, #24
 80037fe:	af00      	add	r7, sp, #0
 8003800:	4603      	mov	r3, r0
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	607a      	str	r2, [r7, #4]
 8003806:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003808:	2300      	movs	r3, #0
 800380a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800380c:	f7ff ff3e 	bl	800368c <__NVIC_GetPriorityGrouping>
 8003810:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	68b9      	ldr	r1, [r7, #8]
 8003816:	6978      	ldr	r0, [r7, #20]
 8003818:	f7ff ff8e 	bl	8003738 <NVIC_EncodePriority>
 800381c:	4602      	mov	r2, r0
 800381e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003822:	4611      	mov	r1, r2
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff ff5d 	bl	80036e4 <__NVIC_SetPriority>
}
 800382a:	bf00      	nop
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b082      	sub	sp, #8
 8003836:	af00      	add	r7, sp, #0
 8003838:	4603      	mov	r3, r0
 800383a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800383c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff ff31 	bl	80036a8 <__NVIC_EnableIRQ>
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}

0800384e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800384e:	b580      	push	{r7, lr}
 8003850:	b082      	sub	sp, #8
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7ff ffa2 	bl	80037a0 <SysTick_Config>
 800385c:	4603      	mov	r3, r0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e0ac      	b.n	80039d4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f000 f8b2 	bl	80039e8 <DFSDM_GetChannelFromInstance>
 8003884:	4603      	mov	r3, r0
 8003886:	4a55      	ldr	r2, [pc, #340]	@ (80039dc <HAL_DFSDM_ChannelInit+0x174>)
 8003888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e09f      	b.n	80039d4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f7fe fcf1 	bl	800227c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800389a:	4b51      	ldr	r3, [pc, #324]	@ (80039e0 <HAL_DFSDM_ChannelInit+0x178>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	3301      	adds	r3, #1
 80038a0:	4a4f      	ldr	r2, [pc, #316]	@ (80039e0 <HAL_DFSDM_ChannelInit+0x178>)
 80038a2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80038a4:	4b4e      	ldr	r3, [pc, #312]	@ (80039e0 <HAL_DFSDM_ChannelInit+0x178>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d125      	bne.n	80038f8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80038ac:	4b4d      	ldr	r3, [pc, #308]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a4c      	ldr	r2, [pc, #304]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80038b6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80038b8:	4b4a      	ldr	r3, [pc, #296]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	4948      	ldr	r1, [pc, #288]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80038c6:	4b47      	ldr	r3, [pc, #284]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a46      	ldr	r2, [pc, #280]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038cc:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80038d0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	791b      	ldrb	r3, [r3, #4]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d108      	bne.n	80038ec <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80038da:	4b42      	ldr	r3, [pc, #264]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	3b01      	subs	r3, #1
 80038e4:	041b      	lsls	r3, r3, #16
 80038e6:	493f      	ldr	r1, [pc, #252]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80038ec:	4b3d      	ldr	r3, [pc, #244]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a3c      	ldr	r2, [pc, #240]	@ (80039e4 <HAL_DFSDM_ChannelInit+0x17c>)
 80038f2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80038f6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8003906:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6819      	ldr	r1, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003916:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800391c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	430a      	orrs	r2, r1
 8003924:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 020f 	bic.w	r2, r2, #15
 8003934:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6819      	ldr	r1, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003944:	431a      	orrs	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689a      	ldr	r2, [r3, #8]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 800395c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	6899      	ldr	r1, [r3, #8]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396c:	3b01      	subs	r3, #1
 800396e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003970:	431a      	orrs	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	430a      	orrs	r2, r1
 8003978:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685a      	ldr	r2, [r3, #4]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f002 0207 	and.w	r2, r2, #7
 8003988:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6859      	ldr	r1, [r3, #4]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003994:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800399c:	431a      	orrs	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80039b4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f000 f810 	bl	80039e8 <DFSDM_GetChannelFromInstance>
 80039c8:	4602      	mov	r2, r0
 80039ca:	4904      	ldr	r1, [pc, #16]	@ (80039dc <HAL_DFSDM_ChannelInit+0x174>)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	20001604 	.word	0x20001604
 80039e0:	20001600 	.word	0x20001600
 80039e4:	40016000 	.word	0x40016000

080039e8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003a64 <DFSDM_GetChannelFromInstance+0x7c>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d102      	bne.n	80039fe <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80039f8:	2300      	movs	r3, #0
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	e02b      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a19      	ldr	r2, [pc, #100]	@ (8003a68 <DFSDM_GetChannelFromInstance+0x80>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d102      	bne.n	8003a0c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003a06:	2301      	movs	r3, #1
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	e024      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a17      	ldr	r2, [pc, #92]	@ (8003a6c <DFSDM_GetChannelFromInstance+0x84>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d102      	bne.n	8003a1a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003a14:	2302      	movs	r3, #2
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	e01d      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a14      	ldr	r2, [pc, #80]	@ (8003a70 <DFSDM_GetChannelFromInstance+0x88>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d102      	bne.n	8003a28 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003a22:	2304      	movs	r3, #4
 8003a24:	60fb      	str	r3, [r7, #12]
 8003a26:	e016      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a12      	ldr	r2, [pc, #72]	@ (8003a74 <DFSDM_GetChannelFromInstance+0x8c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d102      	bne.n	8003a36 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003a30:	2305      	movs	r3, #5
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	e00f      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a0f      	ldr	r2, [pc, #60]	@ (8003a78 <DFSDM_GetChannelFromInstance+0x90>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d102      	bne.n	8003a44 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003a3e:	2306      	movs	r3, #6
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	e008      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a0d      	ldr	r2, [pc, #52]	@ (8003a7c <DFSDM_GetChannelFromInstance+0x94>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d102      	bne.n	8003a52 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003a4c:	2307      	movs	r3, #7
 8003a4e:	60fb      	str	r3, [r7, #12]
 8003a50:	e001      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003a52:	2303      	movs	r3, #3
 8003a54:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003a56:	68fb      	ldr	r3, [r7, #12]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3714      	adds	r7, #20
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr
 8003a64:	40016000 	.word	0x40016000
 8003a68:	40016020 	.word	0x40016020
 8003a6c:	40016040 	.word	0x40016040
 8003a70:	40016080 	.word	0x40016080
 8003a74:	400160a0 	.word	0x400160a0
 8003a78:	400160c0 	.word	0x400160c0
 8003a7c:	400160e0 	.word	0x400160e0

08003a80 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d005      	beq.n	8003aa4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2204      	movs	r2, #4
 8003a9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	73fb      	strb	r3, [r7, #15]
 8003aa2:	e029      	b.n	8003af8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 020e 	bic.w	r2, r2, #14
 8003ab2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f022 0201 	bic.w	r2, r2, #1
 8003ac2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac8:	f003 021c 	and.w	r2, r3, #28
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ad6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d003      	beq.n	8003af8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	4798      	blx	r3
    }
  }
  return status;
 8003af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8003b02:	b480      	push	{r7}
 8003b04:	b087      	sub	sp, #28
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	60f8      	str	r0, [r7, #12]
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	607a      	str	r2, [r7, #4]
 8003b0e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003b10:	2300      	movs	r3, #0
 8003b12:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8003b14:	7afb      	ldrb	r3, [r7, #11]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d103      	bne.n	8003b22 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	605a      	str	r2, [r3, #4]
      break;
 8003b20:	e002      	b.n	8003b28 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	75fb      	strb	r3, [r7, #23]
      break;
 8003b26:	bf00      	nop
  }

  return status;
 8003b28:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	371c      	adds	r7, #28
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr

08003b36 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003b36:	b480      	push	{r7}
 8003b38:	b083      	sub	sp, #12
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
 8003b3e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e003      	b.n	8003b52 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003b50:	2300      	movs	r3, #0
  }
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
	...

08003b60 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	0c1b      	lsrs	r3, r3, #16
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 031f 	and.w	r3, r3, #31
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b82:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	015a      	lsls	r2, r3, #5
 8003b88:	4b0c      	ldr	r3, [pc, #48]	@ (8003bbc <HAL_EXTI_IRQHandler+0x5c>)
 8003b8a:	4413      	add	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	4013      	ands	r3, r2
 8003b96:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d009      	beq.n	8003bb2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d002      	beq.n	8003bb2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	4798      	blx	r3
    }
  }
}
 8003bb2:	bf00      	nop
 8003bb4:	3718      	adds	r7, #24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	40010414 	.word	0x40010414

08003bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b087      	sub	sp, #28
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bce:	e17f      	b.n	8003ed0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bdc:	4013      	ands	r3, r2
 8003bde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f000 8171 	beq.w	8003eca <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f003 0303 	and.w	r3, r3, #3
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d005      	beq.n	8003c00 <HAL_GPIO_Init+0x40>
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f003 0303 	and.w	r3, r3, #3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d130      	bne.n	8003c62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	005b      	lsls	r3, r3, #1
 8003c0a:	2203      	movs	r2, #3
 8003c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c10:	43db      	mvns	r3, r3
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	4013      	ands	r3, r2
 8003c16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	68da      	ldr	r2, [r3, #12]
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	005b      	lsls	r3, r3, #1
 8003c20:	fa02 f303 	lsl.w	r3, r2, r3
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	693a      	ldr	r2, [r7, #16]
 8003c2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c36:	2201      	movs	r2, #1
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3e:	43db      	mvns	r3, r3
 8003c40:	693a      	ldr	r2, [r7, #16]
 8003c42:	4013      	ands	r3, r2
 8003c44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	091b      	lsrs	r3, r3, #4
 8003c4c:	f003 0201 	and.w	r2, r3, #1
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	fa02 f303 	lsl.w	r3, r2, r3
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	2b03      	cmp	r3, #3
 8003c6c:	d118      	bne.n	8003ca0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003c74:	2201      	movs	r2, #1
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	4013      	ands	r3, r2
 8003c82:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	08db      	lsrs	r3, r3, #3
 8003c8a:	f003 0201 	and.w	r2, r3, #1
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	693a      	ldr	r2, [r7, #16]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f003 0303 	and.w	r3, r3, #3
 8003ca8:	2b03      	cmp	r3, #3
 8003caa:	d017      	beq.n	8003cdc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	2203      	movs	r2, #3
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f003 0303 	and.w	r3, r3, #3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d123      	bne.n	8003d30 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	08da      	lsrs	r2, r3, #3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	3208      	adds	r2, #8
 8003cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	f003 0307 	and.w	r3, r3, #7
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	220f      	movs	r2, #15
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	43db      	mvns	r3, r3
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	691a      	ldr	r2, [r3, #16]
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f003 0307 	and.w	r3, r3, #7
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	08da      	lsrs	r2, r3, #3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3208      	adds	r2, #8
 8003d2a:	6939      	ldr	r1, [r7, #16]
 8003d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	005b      	lsls	r3, r3, #1
 8003d3a:	2203      	movs	r2, #3
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	43db      	mvns	r3, r3
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	4013      	ands	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 0203 	and.w	r2, r3, #3
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	005b      	lsls	r3, r3, #1
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 80ac 	beq.w	8003eca <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d72:	4b5f      	ldr	r3, [pc, #380]	@ (8003ef0 <HAL_GPIO_Init+0x330>)
 8003d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d76:	4a5e      	ldr	r2, [pc, #376]	@ (8003ef0 <HAL_GPIO_Init+0x330>)
 8003d78:	f043 0301 	orr.w	r3, r3, #1
 8003d7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d7e:	4b5c      	ldr	r3, [pc, #368]	@ (8003ef0 <HAL_GPIO_Init+0x330>)
 8003d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	60bb      	str	r3, [r7, #8]
 8003d88:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003d8a:	4a5a      	ldr	r2, [pc, #360]	@ (8003ef4 <HAL_GPIO_Init+0x334>)
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	089b      	lsrs	r3, r3, #2
 8003d90:	3302      	adds	r3, #2
 8003d92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d96:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	f003 0303 	and.w	r3, r3, #3
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	220f      	movs	r2, #15
 8003da2:	fa02 f303 	lsl.w	r3, r2, r3
 8003da6:	43db      	mvns	r3, r3
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	4013      	ands	r3, r2
 8003dac:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003db4:	d025      	beq.n	8003e02 <HAL_GPIO_Init+0x242>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a4f      	ldr	r2, [pc, #316]	@ (8003ef8 <HAL_GPIO_Init+0x338>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d01f      	beq.n	8003dfe <HAL_GPIO_Init+0x23e>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a4e      	ldr	r2, [pc, #312]	@ (8003efc <HAL_GPIO_Init+0x33c>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d019      	beq.n	8003dfa <HAL_GPIO_Init+0x23a>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a4d      	ldr	r2, [pc, #308]	@ (8003f00 <HAL_GPIO_Init+0x340>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d013      	beq.n	8003df6 <HAL_GPIO_Init+0x236>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a4c      	ldr	r2, [pc, #304]	@ (8003f04 <HAL_GPIO_Init+0x344>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d00d      	beq.n	8003df2 <HAL_GPIO_Init+0x232>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a4b      	ldr	r2, [pc, #300]	@ (8003f08 <HAL_GPIO_Init+0x348>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d007      	beq.n	8003dee <HAL_GPIO_Init+0x22e>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a4a      	ldr	r2, [pc, #296]	@ (8003f0c <HAL_GPIO_Init+0x34c>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d101      	bne.n	8003dea <HAL_GPIO_Init+0x22a>
 8003de6:	2306      	movs	r3, #6
 8003de8:	e00c      	b.n	8003e04 <HAL_GPIO_Init+0x244>
 8003dea:	2307      	movs	r3, #7
 8003dec:	e00a      	b.n	8003e04 <HAL_GPIO_Init+0x244>
 8003dee:	2305      	movs	r3, #5
 8003df0:	e008      	b.n	8003e04 <HAL_GPIO_Init+0x244>
 8003df2:	2304      	movs	r3, #4
 8003df4:	e006      	b.n	8003e04 <HAL_GPIO_Init+0x244>
 8003df6:	2303      	movs	r3, #3
 8003df8:	e004      	b.n	8003e04 <HAL_GPIO_Init+0x244>
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	e002      	b.n	8003e04 <HAL_GPIO_Init+0x244>
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e000      	b.n	8003e04 <HAL_GPIO_Init+0x244>
 8003e02:	2300      	movs	r3, #0
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	f002 0203 	and.w	r2, r2, #3
 8003e0a:	0092      	lsls	r2, r2, #2
 8003e0c:	4093      	lsls	r3, r2
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e14:	4937      	ldr	r1, [pc, #220]	@ (8003ef4 <HAL_GPIO_Init+0x334>)
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	089b      	lsrs	r3, r3, #2
 8003e1a:	3302      	adds	r3, #2
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e22:	4b3b      	ldr	r3, [pc, #236]	@ (8003f10 <HAL_GPIO_Init+0x350>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	43db      	mvns	r3, r3
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e46:	4a32      	ldr	r2, [pc, #200]	@ (8003f10 <HAL_GPIO_Init+0x350>)
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e4c:	4b30      	ldr	r3, [pc, #192]	@ (8003f10 <HAL_GPIO_Init+0x350>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	43db      	mvns	r3, r3
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e70:	4a27      	ldr	r2, [pc, #156]	@ (8003f10 <HAL_GPIO_Init+0x350>)
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003e76:	4b26      	ldr	r3, [pc, #152]	@ (8003f10 <HAL_GPIO_Init+0x350>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	43db      	mvns	r3, r3
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	4013      	ands	r3, r2
 8003e84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d003      	beq.n	8003e9a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003e9a:	4a1d      	ldr	r2, [pc, #116]	@ (8003f10 <HAL_GPIO_Init+0x350>)
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f10 <HAL_GPIO_Init+0x350>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	693a      	ldr	r2, [r7, #16]
 8003eac:	4013      	ands	r3, r2
 8003eae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d003      	beq.n	8003ec4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ec4:	4a12      	ldr	r2, [pc, #72]	@ (8003f10 <HAL_GPIO_Init+0x350>)
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f47f ae78 	bne.w	8003bd0 <HAL_GPIO_Init+0x10>
  }
}
 8003ee0:	bf00      	nop
 8003ee2:	bf00      	nop
 8003ee4:	371c      	adds	r7, #28
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	40021000 	.word	0x40021000
 8003ef4:	40010000 	.word	0x40010000
 8003ef8:	48000400 	.word	0x48000400
 8003efc:	48000800 	.word	0x48000800
 8003f00:	48000c00 	.word	0x48000c00
 8003f04:	48001000 	.word	0x48001000
 8003f08:	48001400 	.word	0x48001400
 8003f0c:	48001800 	.word	0x48001800
 8003f10:	40010400 	.word	0x40010400

08003f14 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b087      	sub	sp, #28
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003f22:	e0cd      	b.n	80040c0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003f24:	2201      	movs	r2, #1
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f000 80c0 	beq.w	80040ba <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003f3a:	4a68      	ldr	r2, [pc, #416]	@ (80040dc <HAL_GPIO_DeInit+0x1c8>)
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	089b      	lsrs	r3, r3, #2
 8003f40:	3302      	adds	r3, #2
 8003f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f46:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f003 0303 	and.w	r3, r3, #3
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	220f      	movs	r2, #15
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f62:	d025      	beq.n	8003fb0 <HAL_GPIO_DeInit+0x9c>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a5e      	ldr	r2, [pc, #376]	@ (80040e0 <HAL_GPIO_DeInit+0x1cc>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d01f      	beq.n	8003fac <HAL_GPIO_DeInit+0x98>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a5d      	ldr	r2, [pc, #372]	@ (80040e4 <HAL_GPIO_DeInit+0x1d0>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d019      	beq.n	8003fa8 <HAL_GPIO_DeInit+0x94>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a5c      	ldr	r2, [pc, #368]	@ (80040e8 <HAL_GPIO_DeInit+0x1d4>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d013      	beq.n	8003fa4 <HAL_GPIO_DeInit+0x90>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a5b      	ldr	r2, [pc, #364]	@ (80040ec <HAL_GPIO_DeInit+0x1d8>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d00d      	beq.n	8003fa0 <HAL_GPIO_DeInit+0x8c>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a5a      	ldr	r2, [pc, #360]	@ (80040f0 <HAL_GPIO_DeInit+0x1dc>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d007      	beq.n	8003f9c <HAL_GPIO_DeInit+0x88>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a59      	ldr	r2, [pc, #356]	@ (80040f4 <HAL_GPIO_DeInit+0x1e0>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d101      	bne.n	8003f98 <HAL_GPIO_DeInit+0x84>
 8003f94:	2306      	movs	r3, #6
 8003f96:	e00c      	b.n	8003fb2 <HAL_GPIO_DeInit+0x9e>
 8003f98:	2307      	movs	r3, #7
 8003f9a:	e00a      	b.n	8003fb2 <HAL_GPIO_DeInit+0x9e>
 8003f9c:	2305      	movs	r3, #5
 8003f9e:	e008      	b.n	8003fb2 <HAL_GPIO_DeInit+0x9e>
 8003fa0:	2304      	movs	r3, #4
 8003fa2:	e006      	b.n	8003fb2 <HAL_GPIO_DeInit+0x9e>
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e004      	b.n	8003fb2 <HAL_GPIO_DeInit+0x9e>
 8003fa8:	2302      	movs	r3, #2
 8003faa:	e002      	b.n	8003fb2 <HAL_GPIO_DeInit+0x9e>
 8003fac:	2301      	movs	r3, #1
 8003fae:	e000      	b.n	8003fb2 <HAL_GPIO_DeInit+0x9e>
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	f002 0203 	and.w	r2, r2, #3
 8003fb8:	0092      	lsls	r2, r2, #2
 8003fba:	4093      	lsls	r3, r2
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d132      	bne.n	8004028 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003fc2:	4b4d      	ldr	r3, [pc, #308]	@ (80040f8 <HAL_GPIO_DeInit+0x1e4>)
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	43db      	mvns	r3, r3
 8003fca:	494b      	ldr	r1, [pc, #300]	@ (80040f8 <HAL_GPIO_DeInit+0x1e4>)
 8003fcc:	4013      	ands	r3, r2
 8003fce:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003fd0:	4b49      	ldr	r3, [pc, #292]	@ (80040f8 <HAL_GPIO_DeInit+0x1e4>)
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	4947      	ldr	r1, [pc, #284]	@ (80040f8 <HAL_GPIO_DeInit+0x1e4>)
 8003fda:	4013      	ands	r3, r2
 8003fdc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003fde:	4b46      	ldr	r3, [pc, #280]	@ (80040f8 <HAL_GPIO_DeInit+0x1e4>)
 8003fe0:	68da      	ldr	r2, [r3, #12]
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	43db      	mvns	r3, r3
 8003fe6:	4944      	ldr	r1, [pc, #272]	@ (80040f8 <HAL_GPIO_DeInit+0x1e4>)
 8003fe8:	4013      	ands	r3, r2
 8003fea:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003fec:	4b42      	ldr	r3, [pc, #264]	@ (80040f8 <HAL_GPIO_DeInit+0x1e4>)
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	43db      	mvns	r3, r3
 8003ff4:	4940      	ldr	r1, [pc, #256]	@ (80040f8 <HAL_GPIO_DeInit+0x1e4>)
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f003 0303 	and.w	r3, r3, #3
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	220f      	movs	r2, #15
 8004004:	fa02 f303 	lsl.w	r3, r2, r3
 8004008:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800400a:	4a34      	ldr	r2, [pc, #208]	@ (80040dc <HAL_GPIO_DeInit+0x1c8>)
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	089b      	lsrs	r3, r3, #2
 8004010:	3302      	adds	r3, #2
 8004012:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	43da      	mvns	r2, r3
 800401a:	4830      	ldr	r0, [pc, #192]	@ (80040dc <HAL_GPIO_DeInit+0x1c8>)
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	089b      	lsrs	r3, r3, #2
 8004020:	400a      	ands	r2, r1
 8004022:	3302      	adds	r3, #2
 8004024:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	005b      	lsls	r3, r3, #1
 8004030:	2103      	movs	r1, #3
 8004032:	fa01 f303 	lsl.w	r3, r1, r3
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	08da      	lsrs	r2, r3, #3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	3208      	adds	r2, #8
 8004044:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	220f      	movs	r2, #15
 8004052:	fa02 f303 	lsl.w	r3, r2, r3
 8004056:	43db      	mvns	r3, r3
 8004058:	697a      	ldr	r2, [r7, #20]
 800405a:	08d2      	lsrs	r2, r2, #3
 800405c:	4019      	ands	r1, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	3208      	adds	r2, #8
 8004062:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	689a      	ldr	r2, [r3, #8]
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	2103      	movs	r1, #3
 8004070:	fa01 f303 	lsl.w	r3, r1, r3
 8004074:	43db      	mvns	r3, r3
 8004076:	401a      	ands	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	2101      	movs	r1, #1
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	fa01 f303 	lsl.w	r3, r1, r3
 8004088:	43db      	mvns	r3, r3
 800408a:	401a      	ands	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68da      	ldr	r2, [r3, #12]
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	2103      	movs	r1, #3
 800409a:	fa01 f303 	lsl.w	r3, r1, r3
 800409e:	43db      	mvns	r3, r3
 80040a0:	401a      	ands	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040aa:	2101      	movs	r1, #1
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	fa01 f303 	lsl.w	r3, r1, r3
 80040b2:	43db      	mvns	r3, r3
 80040b4:	401a      	ands	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	3301      	adds	r3, #1
 80040be:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	fa22 f303 	lsr.w	r3, r2, r3
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f47f af2b 	bne.w	8003f24 <HAL_GPIO_DeInit+0x10>
  }
}
 80040ce:	bf00      	nop
 80040d0:	bf00      	nop
 80040d2:	371c      	adds	r7, #28
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	40010000 	.word	0x40010000
 80040e0:	48000400 	.word	0x48000400
 80040e4:	48000800 	.word	0x48000800
 80040e8:	48000c00 	.word	0x48000c00
 80040ec:	48001000 	.word	0x48001000
 80040f0:	48001400 	.word	0x48001400
 80040f4:	48001800 	.word	0x48001800
 80040f8:	40010400 	.word	0x40010400

080040fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	691a      	ldr	r2, [r3, #16]
 800410c:	887b      	ldrh	r3, [r7, #2]
 800410e:	4013      	ands	r3, r2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d002      	beq.n	800411a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004114:	2301      	movs	r3, #1
 8004116:	73fb      	strb	r3, [r7, #15]
 8004118:	e001      	b.n	800411e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800411a:	2300      	movs	r3, #0
 800411c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800411e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004120:	4618      	mov	r0, r3
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	460b      	mov	r3, r1
 8004136:	807b      	strh	r3, [r7, #2]
 8004138:	4613      	mov	r3, r2
 800413a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800413c:	787b      	ldrb	r3, [r7, #1]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004142:	887a      	ldrh	r2, [r7, #2]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004148:	e002      	b.n	8004150 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800414a:	887a      	ldrh	r2, [r7, #2]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	460b      	mov	r3, r1
 8004166:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800416e:	887a      	ldrh	r2, [r7, #2]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4013      	ands	r3, r2
 8004174:	041a      	lsls	r2, r3, #16
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	43d9      	mvns	r1, r3
 800417a:	887b      	ldrh	r3, [r7, #2]
 800417c:	400b      	ands	r3, r1
 800417e:	431a      	orrs	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	619a      	str	r2, [r3, #24]
}
 8004184:	bf00      	nop
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	4603      	mov	r3, r0
 8004198:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800419a:	4b08      	ldr	r3, [pc, #32]	@ (80041bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800419c:	695a      	ldr	r2, [r3, #20]
 800419e:	88fb      	ldrh	r3, [r7, #6]
 80041a0:	4013      	ands	r3, r2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d006      	beq.n	80041b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041a6:	4a05      	ldr	r2, [pc, #20]	@ (80041bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041a8:	88fb      	ldrh	r3, [r7, #6]
 80041aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041ac:	88fb      	ldrh	r3, [r7, #6]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f000 f806 	bl	80041c0 <HAL_GPIO_EXTI_Callback>
  }
}
 80041b4:	bf00      	nop
 80041b6:	3708      	adds	r7, #8
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40010400 	.word	0x40010400

080041c0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80041ca:	bf00      	nop
 80041cc:	370c      	adds	r7, #12
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr

080041d6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041d6:	b580      	push	{r7, lr}
 80041d8:	b082      	sub	sp, #8
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e08d      	b.n	8004304 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d106      	bne.n	8004202 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f7fe f8a1 	bl	8002344 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2224      	movs	r2, #36	@ 0x24
 8004206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 0201 	bic.w	r2, r2, #1
 8004218:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004226:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	689a      	ldr	r2, [r3, #8]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004236:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d107      	bne.n	8004250 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800424c:	609a      	str	r2, [r3, #8]
 800424e:	e006      	b.n	800425e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689a      	ldr	r2, [r3, #8]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800425c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	2b02      	cmp	r3, #2
 8004264:	d108      	bne.n	8004278 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004274:	605a      	str	r2, [r3, #4]
 8004276:	e007      	b.n	8004288 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685a      	ldr	r2, [r3, #4]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004286:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6812      	ldr	r2, [r2, #0]
 8004292:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004296:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800429a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68da      	ldr	r2, [r3, #12]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042aa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	695b      	ldr	r3, [r3, #20]
 80042b4:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	69d9      	ldr	r1, [r3, #28]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a1a      	ldr	r2, [r3, #32]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f042 0201 	orr.w	r2, r2, #1
 80042e4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2220      	movs	r2, #32
 80042f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004302:	2300      	movs	r3, #0
}
 8004304:	4618      	mov	r0, r3
 8004306:	3708      	adds	r7, #8
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e021      	b.n	8004362 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2224      	movs	r2, #36	@ 0x24
 8004322:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0201 	bic.w	r2, r2, #1
 8004334:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7fe f862 	bl	8002400 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
	...

0800436c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b088      	sub	sp, #32
 8004370:	af02      	add	r7, sp, #8
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	4608      	mov	r0, r1
 8004376:	4611      	mov	r1, r2
 8004378:	461a      	mov	r2, r3
 800437a:	4603      	mov	r3, r0
 800437c:	817b      	strh	r3, [r7, #10]
 800437e:	460b      	mov	r3, r1
 8004380:	813b      	strh	r3, [r7, #8]
 8004382:	4613      	mov	r3, r2
 8004384:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b20      	cmp	r3, #32
 8004390:	f040 80f9 	bne.w	8004586 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <HAL_I2C_Mem_Write+0x34>
 800439a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800439c:	2b00      	cmp	r3, #0
 800439e:	d105      	bne.n	80043ac <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043a6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e0ed      	b.n	8004588 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d101      	bne.n	80043ba <HAL_I2C_Mem_Write+0x4e>
 80043b6:	2302      	movs	r3, #2
 80043b8:	e0e6      	b.n	8004588 <HAL_I2C_Mem_Write+0x21c>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80043c2:	f7ff f90f 	bl	80035e4 <HAL_GetTick>
 80043c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	9300      	str	r3, [sp, #0]
 80043cc:	2319      	movs	r3, #25
 80043ce:	2201      	movs	r2, #1
 80043d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80043d4:	68f8      	ldr	r0, [r7, #12]
 80043d6:	f000 fac3 	bl	8004960 <I2C_WaitOnFlagUntilTimeout>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d001      	beq.n	80043e4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e0d1      	b.n	8004588 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2221      	movs	r2, #33	@ 0x21
 80043e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2240      	movs	r2, #64	@ 0x40
 80043f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6a3a      	ldr	r2, [r7, #32]
 80043fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004404:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800440c:	88f8      	ldrh	r0, [r7, #6]
 800440e:	893a      	ldrh	r2, [r7, #8]
 8004410:	8979      	ldrh	r1, [r7, #10]
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	9301      	str	r3, [sp, #4]
 8004416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	4603      	mov	r3, r0
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 f9d3 	bl	80047c8 <I2C_RequestMemoryWrite>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d005      	beq.n	8004434 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e0a9      	b.n	8004588 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004438:	b29b      	uxth	r3, r3
 800443a:	2bff      	cmp	r3, #255	@ 0xff
 800443c:	d90e      	bls.n	800445c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	22ff      	movs	r2, #255	@ 0xff
 8004442:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004448:	b2da      	uxtb	r2, r3
 800444a:	8979      	ldrh	r1, [r7, #10]
 800444c:	2300      	movs	r3, #0
 800444e:	9300      	str	r3, [sp, #0]
 8004450:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 fc47 	bl	8004ce8 <I2C_TransferConfig>
 800445a:	e00f      	b.n	800447c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004460:	b29a      	uxth	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800446a:	b2da      	uxtb	r2, r3
 800446c:	8979      	ldrh	r1, [r7, #10]
 800446e:	2300      	movs	r3, #0
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f000 fc36 	bl	8004ce8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	f000 fac6 	bl	8004a12 <I2C_WaitOnTXISFlagUntilTimeout>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e07b      	b.n	8004588 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004494:	781a      	ldrb	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a0:	1c5a      	adds	r2, r3, #1
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b29a      	uxth	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d034      	beq.n	8004534 <HAL_I2C_Mem_Write+0x1c8>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d130      	bne.n	8004534 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d8:	2200      	movs	r2, #0
 80044da:	2180      	movs	r1, #128	@ 0x80
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 fa3f 	bl	8004960 <I2C_WaitOnFlagUntilTimeout>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e04d      	b.n	8004588 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2bff      	cmp	r3, #255	@ 0xff
 80044f4:	d90e      	bls.n	8004514 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	22ff      	movs	r2, #255	@ 0xff
 80044fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004500:	b2da      	uxtb	r2, r3
 8004502:	8979      	ldrh	r1, [r7, #10]
 8004504:	2300      	movs	r3, #0
 8004506:	9300      	str	r3, [sp, #0]
 8004508:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 fbeb 	bl	8004ce8 <I2C_TransferConfig>
 8004512:	e00f      	b.n	8004534 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004518:	b29a      	uxth	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004522:	b2da      	uxtb	r2, r3
 8004524:	8979      	ldrh	r1, [r7, #10]
 8004526:	2300      	movs	r3, #0
 8004528:	9300      	str	r3, [sp, #0]
 800452a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 fbda 	bl	8004ce8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d19e      	bne.n	800447c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800453e:	697a      	ldr	r2, [r7, #20]
 8004540:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 faac 	bl	8004aa0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d001      	beq.n	8004552 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e01a      	b.n	8004588 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2220      	movs	r2, #32
 8004558:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6859      	ldr	r1, [r3, #4]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	4b0a      	ldr	r3, [pc, #40]	@ (8004590 <HAL_I2C_Mem_Write+0x224>)
 8004566:	400b      	ands	r3, r1
 8004568:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2220      	movs	r2, #32
 800456e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004582:	2300      	movs	r3, #0
 8004584:	e000      	b.n	8004588 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004586:	2302      	movs	r3, #2
  }
}
 8004588:	4618      	mov	r0, r3
 800458a:	3718      	adds	r7, #24
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	fe00e800 	.word	0xfe00e800

08004594 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b088      	sub	sp, #32
 8004598:	af02      	add	r7, sp, #8
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	4608      	mov	r0, r1
 800459e:	4611      	mov	r1, r2
 80045a0:	461a      	mov	r2, r3
 80045a2:	4603      	mov	r3, r0
 80045a4:	817b      	strh	r3, [r7, #10]
 80045a6:	460b      	mov	r3, r1
 80045a8:	813b      	strh	r3, [r7, #8]
 80045aa:	4613      	mov	r3, r2
 80045ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b20      	cmp	r3, #32
 80045b8:	f040 80fd 	bne.w	80047b6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d002      	beq.n	80045c8 <HAL_I2C_Mem_Read+0x34>
 80045c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d105      	bne.n	80045d4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045ce:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e0f1      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d101      	bne.n	80045e2 <HAL_I2C_Mem_Read+0x4e>
 80045de:	2302      	movs	r3, #2
 80045e0:	e0ea      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80045ea:	f7fe fffb 	bl	80035e4 <HAL_GetTick>
 80045ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	9300      	str	r3, [sp, #0]
 80045f4:	2319      	movs	r3, #25
 80045f6:	2201      	movs	r2, #1
 80045f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 f9af 	bl	8004960 <I2C_WaitOnFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e0d5      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2222      	movs	r2, #34	@ 0x22
 8004610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2240      	movs	r2, #64	@ 0x40
 8004618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6a3a      	ldr	r2, [r7, #32]
 8004626:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800462c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004634:	88f8      	ldrh	r0, [r7, #6]
 8004636:	893a      	ldrh	r2, [r7, #8]
 8004638:	8979      	ldrh	r1, [r7, #10]
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	9301      	str	r3, [sp, #4]
 800463e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	4603      	mov	r3, r0
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 f913 	bl	8004870 <I2C_RequestMemoryRead>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d005      	beq.n	800465c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e0ad      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004660:	b29b      	uxth	r3, r3
 8004662:	2bff      	cmp	r3, #255	@ 0xff
 8004664:	d90e      	bls.n	8004684 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2201      	movs	r2, #1
 800466a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004670:	b2da      	uxtb	r2, r3
 8004672:	8979      	ldrh	r1, [r7, #10]
 8004674:	4b52      	ldr	r3, [pc, #328]	@ (80047c0 <HAL_I2C_Mem_Read+0x22c>)
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 fb33 	bl	8004ce8 <I2C_TransferConfig>
 8004682:	e00f      	b.n	80046a4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004692:	b2da      	uxtb	r2, r3
 8004694:	8979      	ldrh	r1, [r7, #10]
 8004696:	4b4a      	ldr	r3, [pc, #296]	@ (80047c0 <HAL_I2C_Mem_Read+0x22c>)
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800469e:	68f8      	ldr	r0, [r7, #12]
 80046a0:	f000 fb22 	bl	8004ce8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046aa:	2200      	movs	r2, #0
 80046ac:	2104      	movs	r1, #4
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 f956 	bl	8004960 <I2C_WaitOnFlagUntilTimeout>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e07c      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c8:	b2d2      	uxtb	r2, r2
 80046ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d0:	1c5a      	adds	r2, r3, #1
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29a      	uxth	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	3b01      	subs	r3, #1
 80046ea:	b29a      	uxth	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d034      	beq.n	8004764 <HAL_I2C_Mem_Read+0x1d0>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d130      	bne.n	8004764 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	9300      	str	r3, [sp, #0]
 8004706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004708:	2200      	movs	r2, #0
 800470a:	2180      	movs	r1, #128	@ 0x80
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 f927 	bl	8004960 <I2C_WaitOnFlagUntilTimeout>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d001      	beq.n	800471c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e04d      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004720:	b29b      	uxth	r3, r3
 8004722:	2bff      	cmp	r3, #255	@ 0xff
 8004724:	d90e      	bls.n	8004744 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2201      	movs	r2, #1
 800472a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004730:	b2da      	uxtb	r2, r3
 8004732:	8979      	ldrh	r1, [r7, #10]
 8004734:	2300      	movs	r3, #0
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 fad3 	bl	8004ce8 <I2C_TransferConfig>
 8004742:	e00f      	b.n	8004764 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004748:	b29a      	uxth	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004752:	b2da      	uxtb	r2, r3
 8004754:	8979      	ldrh	r1, [r7, #10]
 8004756:	2300      	movs	r3, #0
 8004758:	9300      	str	r3, [sp, #0]
 800475a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f000 fac2 	bl	8004ce8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004768:	b29b      	uxth	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d19a      	bne.n	80046a4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f000 f994 	bl	8004aa0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e01a      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2220      	movs	r2, #32
 8004788:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6859      	ldr	r1, [r3, #4]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	4b0b      	ldr	r3, [pc, #44]	@ (80047c4 <HAL_I2C_Mem_Read+0x230>)
 8004796:	400b      	ands	r3, r1
 8004798:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80047b2:	2300      	movs	r3, #0
 80047b4:	e000      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80047b6:	2302      	movs	r3, #2
  }
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3718      	adds	r7, #24
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	80002400 	.word	0x80002400
 80047c4:	fe00e800 	.word	0xfe00e800

080047c8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af02      	add	r7, sp, #8
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	4608      	mov	r0, r1
 80047d2:	4611      	mov	r1, r2
 80047d4:	461a      	mov	r2, r3
 80047d6:	4603      	mov	r3, r0
 80047d8:	817b      	strh	r3, [r7, #10]
 80047da:	460b      	mov	r3, r1
 80047dc:	813b      	strh	r3, [r7, #8]
 80047de:	4613      	mov	r3, r2
 80047e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80047e2:	88fb      	ldrh	r3, [r7, #6]
 80047e4:	b2da      	uxtb	r2, r3
 80047e6:	8979      	ldrh	r1, [r7, #10]
 80047e8:	4b20      	ldr	r3, [pc, #128]	@ (800486c <I2C_RequestMemoryWrite+0xa4>)
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047f0:	68f8      	ldr	r0, [r7, #12]
 80047f2:	f000 fa79 	bl	8004ce8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047f6:	69fa      	ldr	r2, [r7, #28]
 80047f8:	69b9      	ldr	r1, [r7, #24]
 80047fa:	68f8      	ldr	r0, [r7, #12]
 80047fc:	f000 f909 	bl	8004a12 <I2C_WaitOnTXISFlagUntilTimeout>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d001      	beq.n	800480a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e02c      	b.n	8004864 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800480a:	88fb      	ldrh	r3, [r7, #6]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d105      	bne.n	800481c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004810:	893b      	ldrh	r3, [r7, #8]
 8004812:	b2da      	uxtb	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	629a      	str	r2, [r3, #40]	@ 0x28
 800481a:	e015      	b.n	8004848 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800481c:	893b      	ldrh	r3, [r7, #8]
 800481e:	0a1b      	lsrs	r3, r3, #8
 8004820:	b29b      	uxth	r3, r3
 8004822:	b2da      	uxtb	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800482a:	69fa      	ldr	r2, [r7, #28]
 800482c:	69b9      	ldr	r1, [r7, #24]
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f000 f8ef 	bl	8004a12 <I2C_WaitOnTXISFlagUntilTimeout>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e012      	b.n	8004864 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800483e:	893b      	ldrh	r3, [r7, #8]
 8004840:	b2da      	uxtb	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	2200      	movs	r2, #0
 8004850:	2180      	movs	r1, #128	@ 0x80
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 f884 	bl	8004960 <I2C_WaitOnFlagUntilTimeout>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d001      	beq.n	8004862 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3710      	adds	r7, #16
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	80002000 	.word	0x80002000

08004870 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af02      	add	r7, sp, #8
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	4608      	mov	r0, r1
 800487a:	4611      	mov	r1, r2
 800487c:	461a      	mov	r2, r3
 800487e:	4603      	mov	r3, r0
 8004880:	817b      	strh	r3, [r7, #10]
 8004882:	460b      	mov	r3, r1
 8004884:	813b      	strh	r3, [r7, #8]
 8004886:	4613      	mov	r3, r2
 8004888:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800488a:	88fb      	ldrh	r3, [r7, #6]
 800488c:	b2da      	uxtb	r2, r3
 800488e:	8979      	ldrh	r1, [r7, #10]
 8004890:	4b20      	ldr	r3, [pc, #128]	@ (8004914 <I2C_RequestMemoryRead+0xa4>)
 8004892:	9300      	str	r3, [sp, #0]
 8004894:	2300      	movs	r3, #0
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f000 fa26 	bl	8004ce8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800489c:	69fa      	ldr	r2, [r7, #28]
 800489e:	69b9      	ldr	r1, [r7, #24]
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f000 f8b6 	bl	8004a12 <I2C_WaitOnTXISFlagUntilTimeout>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e02c      	b.n	800490a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048b0:	88fb      	ldrh	r3, [r7, #6]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d105      	bne.n	80048c2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048b6:	893b      	ldrh	r3, [r7, #8]
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	629a      	str	r2, [r3, #40]	@ 0x28
 80048c0:	e015      	b.n	80048ee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80048c2:	893b      	ldrh	r3, [r7, #8]
 80048c4:	0a1b      	lsrs	r3, r3, #8
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	b2da      	uxtb	r2, r3
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048d0:	69fa      	ldr	r2, [r7, #28]
 80048d2:	69b9      	ldr	r1, [r7, #24]
 80048d4:	68f8      	ldr	r0, [r7, #12]
 80048d6:	f000 f89c 	bl	8004a12 <I2C_WaitOnTXISFlagUntilTimeout>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d001      	beq.n	80048e4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e012      	b.n	800490a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048e4:	893b      	ldrh	r3, [r7, #8]
 80048e6:	b2da      	uxtb	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	9300      	str	r3, [sp, #0]
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	2200      	movs	r2, #0
 80048f6:	2140      	movs	r1, #64	@ 0x40
 80048f8:	68f8      	ldr	r0, [r7, #12]
 80048fa:	f000 f831 	bl	8004960 <I2C_WaitOnFlagUntilTimeout>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d001      	beq.n	8004908 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e000      	b.n	800490a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	80002000 	.word	0x80002000

08004918 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b02      	cmp	r3, #2
 800492c:	d103      	bne.n	8004936 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2200      	movs	r2, #0
 8004934:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b01      	cmp	r3, #1
 8004942:	d007      	beq.n	8004954 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	699a      	ldr	r2, [r3, #24]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0201 	orr.w	r2, r2, #1
 8004952:	619a      	str	r2, [r3, #24]
  }
}
 8004954:	bf00      	nop
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	603b      	str	r3, [r7, #0]
 800496c:	4613      	mov	r3, r2
 800496e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004970:	e03b      	b.n	80049ea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	6839      	ldr	r1, [r7, #0]
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f000 f8d6 	bl	8004b28 <I2C_IsErrorOccurred>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e041      	b.n	8004a0a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800498c:	d02d      	beq.n	80049ea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800498e:	f7fe fe29 	bl	80035e4 <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	683a      	ldr	r2, [r7, #0]
 800499a:	429a      	cmp	r2, r3
 800499c:	d302      	bcc.n	80049a4 <I2C_WaitOnFlagUntilTimeout+0x44>
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d122      	bne.n	80049ea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	699a      	ldr	r2, [r3, #24]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	4013      	ands	r3, r2
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	bf0c      	ite	eq
 80049b4:	2301      	moveq	r3, #1
 80049b6:	2300      	movne	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	461a      	mov	r2, r3
 80049bc:	79fb      	ldrb	r3, [r7, #7]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d113      	bne.n	80049ea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c6:	f043 0220 	orr.w	r2, r3, #32
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2220      	movs	r2, #32
 80049d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e00f      	b.n	8004a0a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	699a      	ldr	r2, [r3, #24]
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	4013      	ands	r3, r2
 80049f4:	68ba      	ldr	r2, [r7, #8]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	bf0c      	ite	eq
 80049fa:	2301      	moveq	r3, #1
 80049fc:	2300      	movne	r3, #0
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	461a      	mov	r2, r3
 8004a02:	79fb      	ldrb	r3, [r7, #7]
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d0b4      	beq.n	8004972 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b084      	sub	sp, #16
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	60f8      	str	r0, [r7, #12]
 8004a1a:	60b9      	str	r1, [r7, #8]
 8004a1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a1e:	e033      	b.n	8004a88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	68b9      	ldr	r1, [r7, #8]
 8004a24:	68f8      	ldr	r0, [r7, #12]
 8004a26:	f000 f87f 	bl	8004b28 <I2C_IsErrorOccurred>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d001      	beq.n	8004a34 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e031      	b.n	8004a98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a3a:	d025      	beq.n	8004a88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a3c:	f7fe fdd2 	bl	80035e4 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d302      	bcc.n	8004a52 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d11a      	bne.n	8004a88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d013      	beq.n	8004a88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a64:	f043 0220 	orr.w	r2, r3, #32
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2220      	movs	r2, #32
 8004a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e007      	b.n	8004a98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d1c4      	bne.n	8004a20 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004aac:	e02f      	b.n	8004b0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	68b9      	ldr	r1, [r7, #8]
 8004ab2:	68f8      	ldr	r0, [r7, #12]
 8004ab4:	f000 f838 	bl	8004b28 <I2C_IsErrorOccurred>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d001      	beq.n	8004ac2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e02d      	b.n	8004b1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ac2:	f7fe fd8f 	bl	80035e4 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d302      	bcc.n	8004ad8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d11a      	bne.n	8004b0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	f003 0320 	and.w	r3, r3, #32
 8004ae2:	2b20      	cmp	r3, #32
 8004ae4:	d013      	beq.n	8004b0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aea:	f043 0220 	orr.w	r2, r3, #32
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2220      	movs	r2, #32
 8004af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e007      	b.n	8004b1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	f003 0320 	and.w	r3, r3, #32
 8004b18:	2b20      	cmp	r3, #32
 8004b1a:	d1c8      	bne.n	8004aae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
	...

08004b28 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b08a      	sub	sp, #40	@ 0x28
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b34:	2300      	movs	r3, #0
 8004b36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004b42:	2300      	movs	r3, #0
 8004b44:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	f003 0310 	and.w	r3, r3, #16
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d068      	beq.n	8004c26 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2210      	movs	r2, #16
 8004b5a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004b5c:	e049      	b.n	8004bf2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b64:	d045      	beq.n	8004bf2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004b66:	f7fe fd3d 	bl	80035e4 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d302      	bcc.n	8004b7c <I2C_IsErrorOccurred+0x54>
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d13a      	bne.n	8004bf2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b86:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b8e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	699b      	ldr	r3, [r3, #24]
 8004b96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b9e:	d121      	bne.n	8004be4 <I2C_IsErrorOccurred+0xbc>
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ba6:	d01d      	beq.n	8004be4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004ba8:	7cfb      	ldrb	r3, [r7, #19]
 8004baa:	2b20      	cmp	r3, #32
 8004bac:	d01a      	beq.n	8004be4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004bbc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004bbe:	f7fe fd11 	bl	80035e4 <HAL_GetTick>
 8004bc2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bc4:	e00e      	b.n	8004be4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004bc6:	f7fe fd0d 	bl	80035e4 <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b19      	cmp	r3, #25
 8004bd2:	d907      	bls.n	8004be4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	f043 0320 	orr.w	r3, r3, #32
 8004bda:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004be2:	e006      	b.n	8004bf2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	f003 0320 	and.w	r3, r3, #32
 8004bee:	2b20      	cmp	r3, #32
 8004bf0:	d1e9      	bne.n	8004bc6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	f003 0320 	and.w	r3, r3, #32
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	d003      	beq.n	8004c08 <I2C_IsErrorOccurred+0xe0>
 8004c00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0aa      	beq.n	8004b5e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004c08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d103      	bne.n	8004c18 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2220      	movs	r2, #32
 8004c16:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004c18:	6a3b      	ldr	r3, [r7, #32]
 8004c1a:	f043 0304 	orr.w	r3, r3, #4
 8004c1e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00b      	beq.n	8004c50 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004c38:	6a3b      	ldr	r3, [r7, #32]
 8004c3a:	f043 0301 	orr.w	r3, r3, #1
 8004c3e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00b      	beq.n	8004c72 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004c5a:	6a3b      	ldr	r3, [r7, #32]
 8004c5c:	f043 0308 	orr.w	r3, r3, #8
 8004c60:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00b      	beq.n	8004c94 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004c7c:	6a3b      	ldr	r3, [r7, #32]
 8004c7e:	f043 0302 	orr.w	r3, r3, #2
 8004c82:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004c94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d01c      	beq.n	8004cd6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f7ff fe3b 	bl	8004918 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	6859      	ldr	r1, [r3, #4]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce4 <I2C_IsErrorOccurred+0x1bc>)
 8004cae:	400b      	ands	r3, r1
 8004cb0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cb6:	6a3b      	ldr	r3, [r7, #32]
 8004cb8:	431a      	orrs	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004cd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3728      	adds	r7, #40	@ 0x28
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	fe00e800 	.word	0xfe00e800

08004ce8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b087      	sub	sp, #28
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	607b      	str	r3, [r7, #4]
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	817b      	strh	r3, [r7, #10]
 8004cf6:	4613      	mov	r3, r2
 8004cf8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004cfa:	897b      	ldrh	r3, [r7, #10]
 8004cfc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004d00:	7a7b      	ldrb	r3, [r7, #9]
 8004d02:	041b      	lsls	r3, r3, #16
 8004d04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d08:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d0e:	6a3b      	ldr	r3, [r7, #32]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d16:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	6a3b      	ldr	r3, [r7, #32]
 8004d20:	0d5b      	lsrs	r3, r3, #21
 8004d22:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004d26:	4b08      	ldr	r3, [pc, #32]	@ (8004d48 <I2C_TransferConfig+0x60>)
 8004d28:	430b      	orrs	r3, r1
 8004d2a:	43db      	mvns	r3, r3
 8004d2c:	ea02 0103 	and.w	r1, r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	430a      	orrs	r2, r1
 8004d38:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004d3a:	bf00      	nop
 8004d3c:	371c      	adds	r7, #28
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	03ff63ff 	.word	0x03ff63ff

08004d4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b20      	cmp	r3, #32
 8004d60:	d138      	bne.n	8004dd4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d101      	bne.n	8004d70 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004d6c:	2302      	movs	r3, #2
 8004d6e:	e032      	b.n	8004dd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2224      	movs	r2, #36	@ 0x24
 8004d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f022 0201 	bic.w	r2, r2, #1
 8004d8e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d9e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	6819      	ldr	r1, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	430a      	orrs	r2, r1
 8004dae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0201 	orr.w	r2, r2, #1
 8004dbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2220      	movs	r2, #32
 8004dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	e000      	b.n	8004dd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004dd4:	2302      	movs	r3, #2
  }
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	370c      	adds	r7, #12
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr

08004de2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004de2:	b480      	push	{r7}
 8004de4:	b085      	sub	sp, #20
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	6078      	str	r0, [r7, #4]
 8004dea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b20      	cmp	r3, #32
 8004df6:	d139      	bne.n	8004e6c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d101      	bne.n	8004e06 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004e02:	2302      	movs	r3, #2
 8004e04:	e033      	b.n	8004e6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2224      	movs	r2, #36	@ 0x24
 8004e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 0201 	bic.w	r2, r2, #1
 8004e24:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004e34:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	021b      	lsls	r3, r3, #8
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68fa      	ldr	r2, [r7, #12]
 8004e46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0201 	orr.w	r2, r2, #1
 8004e56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	e000      	b.n	8004e6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004e6c:	2302      	movs	r3, #2
  }
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3714      	adds	r7, #20
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr

08004e7a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b086      	sub	sp, #24
 8004e7e:	af02      	add	r7, sp, #8
 8004e80:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e101      	b.n	8005090 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d106      	bne.n	8004ea6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f7fd fb73 	bl	800258c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2203      	movs	r2, #3
 8004eaa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f003 f847 	bl	8007f4c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6818      	ldr	r0, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	7c1a      	ldrb	r2, [r3, #16]
 8004ec6:	f88d 2000 	strb.w	r2, [sp]
 8004eca:	3304      	adds	r3, #4
 8004ecc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ece:	f003 f810 	bl	8007ef2 <USB_CoreInit>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d005      	beq.n	8004ee4 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e0d5      	b.n	8005090 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2100      	movs	r1, #0
 8004eea:	4618      	mov	r0, r3
 8004eec:	f003 f83f 	bl	8007f6e <USB_SetCurrentMode>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d005      	beq.n	8004f02 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2202      	movs	r2, #2
 8004efa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e0c6      	b.n	8005090 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f02:	2300      	movs	r3, #0
 8004f04:	73fb      	strb	r3, [r7, #15]
 8004f06:	e04a      	b.n	8004f9e <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004f08:	7bfa      	ldrb	r2, [r7, #15]
 8004f0a:	6879      	ldr	r1, [r7, #4]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	00db      	lsls	r3, r3, #3
 8004f10:	4413      	add	r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	440b      	add	r3, r1
 8004f16:	3315      	adds	r3, #21
 8004f18:	2201      	movs	r2, #1
 8004f1a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004f1c:	7bfa      	ldrb	r2, [r7, #15]
 8004f1e:	6879      	ldr	r1, [r7, #4]
 8004f20:	4613      	mov	r3, r2
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	4413      	add	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	440b      	add	r3, r1
 8004f2a:	3314      	adds	r3, #20
 8004f2c:	7bfa      	ldrb	r2, [r7, #15]
 8004f2e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004f30:	7bfa      	ldrb	r2, [r7, #15]
 8004f32:	7bfb      	ldrb	r3, [r7, #15]
 8004f34:	b298      	uxth	r0, r3
 8004f36:	6879      	ldr	r1, [r7, #4]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	00db      	lsls	r3, r3, #3
 8004f3c:	4413      	add	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	440b      	add	r3, r1
 8004f42:	332e      	adds	r3, #46	@ 0x2e
 8004f44:	4602      	mov	r2, r0
 8004f46:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004f48:	7bfa      	ldrb	r2, [r7, #15]
 8004f4a:	6879      	ldr	r1, [r7, #4]
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	00db      	lsls	r3, r3, #3
 8004f50:	4413      	add	r3, r2
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	440b      	add	r3, r1
 8004f56:	3318      	adds	r3, #24
 8004f58:	2200      	movs	r2, #0
 8004f5a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004f5c:	7bfa      	ldrb	r2, [r7, #15]
 8004f5e:	6879      	ldr	r1, [r7, #4]
 8004f60:	4613      	mov	r3, r2
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	4413      	add	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	440b      	add	r3, r1
 8004f6a:	331c      	adds	r3, #28
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004f70:	7bfa      	ldrb	r2, [r7, #15]
 8004f72:	6879      	ldr	r1, [r7, #4]
 8004f74:	4613      	mov	r3, r2
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	4413      	add	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	440b      	add	r3, r1
 8004f7e:	3320      	adds	r3, #32
 8004f80:	2200      	movs	r2, #0
 8004f82:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004f84:	7bfa      	ldrb	r2, [r7, #15]
 8004f86:	6879      	ldr	r1, [r7, #4]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	00db      	lsls	r3, r3, #3
 8004f8c:	4413      	add	r3, r2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	440b      	add	r3, r1
 8004f92:	3324      	adds	r3, #36	@ 0x24
 8004f94:	2200      	movs	r2, #0
 8004f96:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	73fb      	strb	r3, [r7, #15]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	791b      	ldrb	r3, [r3, #4]
 8004fa2:	7bfa      	ldrb	r2, [r7, #15]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d3af      	bcc.n	8004f08 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fa8:	2300      	movs	r3, #0
 8004faa:	73fb      	strb	r3, [r7, #15]
 8004fac:	e044      	b.n	8005038 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004fae:	7bfa      	ldrb	r2, [r7, #15]
 8004fb0:	6879      	ldr	r1, [r7, #4]
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	00db      	lsls	r3, r3, #3
 8004fb6:	4413      	add	r3, r2
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	440b      	add	r3, r1
 8004fbc:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004fc4:	7bfa      	ldrb	r2, [r7, #15]
 8004fc6:	6879      	ldr	r1, [r7, #4]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	4413      	add	r3, r2
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	440b      	add	r3, r1
 8004fd2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004fd6:	7bfa      	ldrb	r2, [r7, #15]
 8004fd8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004fda:	7bfa      	ldrb	r2, [r7, #15]
 8004fdc:	6879      	ldr	r1, [r7, #4]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	00db      	lsls	r3, r3, #3
 8004fe2:	4413      	add	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	440b      	add	r3, r1
 8004fe8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004fec:	2200      	movs	r2, #0
 8004fee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004ff0:	7bfa      	ldrb	r2, [r7, #15]
 8004ff2:	6879      	ldr	r1, [r7, #4]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	00db      	lsls	r3, r3, #3
 8004ff8:	4413      	add	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005002:	2200      	movs	r2, #0
 8005004:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005006:	7bfa      	ldrb	r2, [r7, #15]
 8005008:	6879      	ldr	r1, [r7, #4]
 800500a:	4613      	mov	r3, r2
 800500c:	00db      	lsls	r3, r3, #3
 800500e:	4413      	add	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	440b      	add	r3, r1
 8005014:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005018:	2200      	movs	r2, #0
 800501a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800501c:	7bfa      	ldrb	r2, [r7, #15]
 800501e:	6879      	ldr	r1, [r7, #4]
 8005020:	4613      	mov	r3, r2
 8005022:	00db      	lsls	r3, r3, #3
 8005024:	4413      	add	r3, r2
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	440b      	add	r3, r1
 800502a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800502e:	2200      	movs	r2, #0
 8005030:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005032:	7bfb      	ldrb	r3, [r7, #15]
 8005034:	3301      	adds	r3, #1
 8005036:	73fb      	strb	r3, [r7, #15]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	791b      	ldrb	r3, [r3, #4]
 800503c:	7bfa      	ldrb	r2, [r7, #15]
 800503e:	429a      	cmp	r2, r3
 8005040:	d3b5      	bcc.n	8004fae <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6818      	ldr	r0, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	7c1a      	ldrb	r2, [r3, #16]
 800504a:	f88d 2000 	strb.w	r2, [sp]
 800504e:	3304      	adds	r3, #4
 8005050:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005052:	f002 ffd9 	bl	8008008 <USB_DevInit>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d005      	beq.n	8005068 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2202      	movs	r2, #2
 8005060:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e013      	b.n	8005090 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	7b1b      	ldrb	r3, [r3, #12]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d102      	bne.n	8005084 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 f80a 	bl	8005098 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4618      	mov	r0, r3
 800508a:	f003 f97e 	bl	800838a <USB_DevDisconnect>

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050ca:	f043 0303 	orr.w	r3, r3, #3
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3714      	adds	r7, #20
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80050e0:	b480      	push	{r7}
 80050e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050e4:	4b05      	ldr	r3, [pc, #20]	@ (80050fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a04      	ldr	r2, [pc, #16]	@ (80050fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80050ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050ee:	6013      	str	r3, [r2, #0]
}
 80050f0:	bf00      	nop
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	40007000 	.word	0x40007000

08005100 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005100:	b480      	push	{r7}
 8005102:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005104:	4b04      	ldr	r3, [pc, #16]	@ (8005118 <HAL_PWREx_GetVoltageRange+0x18>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800510c:	4618      	mov	r0, r3
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	40007000 	.word	0x40007000

0800511c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800512a:	d130      	bne.n	800518e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800512c:	4b23      	ldr	r3, [pc, #140]	@ (80051bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005138:	d038      	beq.n	80051ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800513a:	4b20      	ldr	r3, [pc, #128]	@ (80051bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005142:	4a1e      	ldr	r2, [pc, #120]	@ (80051bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005144:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005148:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800514a:	4b1d      	ldr	r3, [pc, #116]	@ (80051c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2232      	movs	r2, #50	@ 0x32
 8005150:	fb02 f303 	mul.w	r3, r2, r3
 8005154:	4a1b      	ldr	r2, [pc, #108]	@ (80051c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005156:	fba2 2303 	umull	r2, r3, r2, r3
 800515a:	0c9b      	lsrs	r3, r3, #18
 800515c:	3301      	adds	r3, #1
 800515e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005160:	e002      	b.n	8005168 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	3b01      	subs	r3, #1
 8005166:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005168:	4b14      	ldr	r3, [pc, #80]	@ (80051bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005170:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005174:	d102      	bne.n	800517c <HAL_PWREx_ControlVoltageScaling+0x60>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d1f2      	bne.n	8005162 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800517c:	4b0f      	ldr	r3, [pc, #60]	@ (80051bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005184:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005188:	d110      	bne.n	80051ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e00f      	b.n	80051ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800518e:	4b0b      	ldr	r3, [pc, #44]	@ (80051bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800519a:	d007      	beq.n	80051ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800519c:	4b07      	ldr	r3, [pc, #28]	@ (80051bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80051a4:	4a05      	ldr	r2, [pc, #20]	@ (80051bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80051aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3714      	adds	r7, #20
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	40007000 	.word	0x40007000
 80051c0:	20000004 	.word	0x20000004
 80051c4:	431bde83 	.word	0x431bde83

080051c8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80051c8:	b480      	push	{r7}
 80051ca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80051cc:	4b05      	ldr	r3, [pc, #20]	@ (80051e4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	4a04      	ldr	r2, [pc, #16]	@ (80051e4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80051d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80051d6:	6053      	str	r3, [r2, #4]
}
 80051d8:	bf00      	nop
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	40007000 	.word	0x40007000

080051e8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b086      	sub	sp, #24
 80051ec:	af02      	add	r7, sp, #8
 80051ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80051f0:	f7fe f9f8 	bl	80035e4 <HAL_GetTick>
 80051f4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e063      	b.n	80052c8 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10b      	bne.n	8005224 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f7fd f917 	bl	8002448 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800521a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f858 	bl	80052d4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	3b01      	subs	r3, #1
 8005234:	021a      	lsls	r2, r3, #8
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2200      	movs	r2, #0
 8005248:	2120      	movs	r1, #32
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f850 	bl	80052f0 <QSPI_WaitFlagStateUntilTimeout>
 8005250:	4603      	mov	r3, r0
 8005252:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005254:	7afb      	ldrb	r3, [r7, #11]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d131      	bne.n	80052be <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005264:	f023 0310 	bic.w	r3, r3, #16
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	6852      	ldr	r2, [r2, #4]
 800526c:	0611      	lsls	r1, r2, #24
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	68d2      	ldr	r2, [r2, #12]
 8005272:	4311      	orrs	r1, r2
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6812      	ldr	r2, [r2, #0]
 8005278:	430b      	orrs	r3, r1
 800527a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685a      	ldr	r2, [r3, #4]
 8005282:	4b13      	ldr	r3, [pc, #76]	@ (80052d0 <HAL_QSPI_Init+0xe8>)
 8005284:	4013      	ands	r3, r2
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	6912      	ldr	r2, [r2, #16]
 800528a:	0411      	lsls	r1, r2, #16
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	6952      	ldr	r2, [r2, #20]
 8005290:	4311      	orrs	r1, r2
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	6992      	ldr	r2, [r2, #24]
 8005296:	4311      	orrs	r1, r2
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	6812      	ldr	r2, [r2, #0]
 800529c:	430b      	orrs	r3, r1
 800529e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0201 	orr.w	r2, r2, #1
 80052ae:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 80052c6:	7afb      	ldrb	r3, [r7, #11]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3710      	adds	r7, #16
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	ffe0f8fe 	.word	0xffe0f8fe

080052d4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80052e4:	bf00      	nop
 80052e6:	370c      	adds	r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	603b      	str	r3, [r7, #0]
 80052fc:	4613      	mov	r3, r2
 80052fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005300:	e01a      	b.n	8005338 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005308:	d016      	beq.n	8005338 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800530a:	f7fe f96b 	bl	80035e4 <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	429a      	cmp	r2, r3
 8005318:	d302      	bcc.n	8005320 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10b      	bne.n	8005338 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2204      	movs	r2, #4
 8005324:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800532c:	f043 0201 	orr.w	r2, r3, #1
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e00e      	b.n	8005356 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689a      	ldr	r2, [r3, #8]
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	4013      	ands	r3, r2
 8005342:	2b00      	cmp	r3, #0
 8005344:	bf14      	ite	ne
 8005346:	2301      	movne	r3, #1
 8005348:	2300      	moveq	r3, #0
 800534a:	b2db      	uxtb	r3, r3
 800534c:	461a      	mov	r2, r3
 800534e:	79fb      	ldrb	r3, [r7, #7]
 8005350:	429a      	cmp	r2, r3
 8005352:	d1d6      	bne.n	8005302 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3710      	adds	r7, #16
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
	...

08005360 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b088      	sub	sp, #32
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d101      	bne.n	8005372 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e3ca      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005372:	4b97      	ldr	r3, [pc, #604]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f003 030c 	and.w	r3, r3, #12
 800537a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800537c:	4b94      	ldr	r3, [pc, #592]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	f003 0303 	and.w	r3, r3, #3
 8005384:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0310 	and.w	r3, r3, #16
 800538e:	2b00      	cmp	r3, #0
 8005390:	f000 80e4 	beq.w	800555c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d007      	beq.n	80053aa <HAL_RCC_OscConfig+0x4a>
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	2b0c      	cmp	r3, #12
 800539e:	f040 808b 	bne.w	80054b8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	f040 8087 	bne.w	80054b8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80053aa:	4b89      	ldr	r3, [pc, #548]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d005      	beq.n	80053c2 <HAL_RCC_OscConfig+0x62>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e3a2      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a1a      	ldr	r2, [r3, #32]
 80053c6:	4b82      	ldr	r3, [pc, #520]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0308 	and.w	r3, r3, #8
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d004      	beq.n	80053dc <HAL_RCC_OscConfig+0x7c>
 80053d2:	4b7f      	ldr	r3, [pc, #508]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053da:	e005      	b.n	80053e8 <HAL_RCC_OscConfig+0x88>
 80053dc:	4b7c      	ldr	r3, [pc, #496]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80053de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053e2:	091b      	lsrs	r3, r3, #4
 80053e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d223      	bcs.n	8005434 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a1b      	ldr	r3, [r3, #32]
 80053f0:	4618      	mov	r0, r3
 80053f2:	f000 fd55 	bl	8005ea0 <RCC_SetFlashLatencyFromMSIRange>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d001      	beq.n	8005400 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e383      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005400:	4b73      	ldr	r3, [pc, #460]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a72      	ldr	r2, [pc, #456]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005406:	f043 0308 	orr.w	r3, r3, #8
 800540a:	6013      	str	r3, [r2, #0]
 800540c:	4b70      	ldr	r3, [pc, #448]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a1b      	ldr	r3, [r3, #32]
 8005418:	496d      	ldr	r1, [pc, #436]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800541a:	4313      	orrs	r3, r2
 800541c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800541e:	4b6c      	ldr	r3, [pc, #432]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	69db      	ldr	r3, [r3, #28]
 800542a:	021b      	lsls	r3, r3, #8
 800542c:	4968      	ldr	r1, [pc, #416]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800542e:	4313      	orrs	r3, r2
 8005430:	604b      	str	r3, [r1, #4]
 8005432:	e025      	b.n	8005480 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005434:	4b66      	ldr	r3, [pc, #408]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a65      	ldr	r2, [pc, #404]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800543a:	f043 0308 	orr.w	r3, r3, #8
 800543e:	6013      	str	r3, [r2, #0]
 8005440:	4b63      	ldr	r3, [pc, #396]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	4960      	ldr	r1, [pc, #384]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800544e:	4313      	orrs	r3, r2
 8005450:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005452:	4b5f      	ldr	r3, [pc, #380]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	021b      	lsls	r3, r3, #8
 8005460:	495b      	ldr	r1, [pc, #364]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005462:	4313      	orrs	r3, r2
 8005464:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d109      	bne.n	8005480 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	4618      	mov	r0, r3
 8005472:	f000 fd15 	bl	8005ea0 <RCC_SetFlashLatencyFromMSIRange>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d001      	beq.n	8005480 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e343      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005480:	f000 fc4a 	bl	8005d18 <HAL_RCC_GetSysClockFreq>
 8005484:	4602      	mov	r2, r0
 8005486:	4b52      	ldr	r3, [pc, #328]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	091b      	lsrs	r3, r3, #4
 800548c:	f003 030f 	and.w	r3, r3, #15
 8005490:	4950      	ldr	r1, [pc, #320]	@ (80055d4 <HAL_RCC_OscConfig+0x274>)
 8005492:	5ccb      	ldrb	r3, [r1, r3]
 8005494:	f003 031f 	and.w	r3, r3, #31
 8005498:	fa22 f303 	lsr.w	r3, r2, r3
 800549c:	4a4e      	ldr	r2, [pc, #312]	@ (80055d8 <HAL_RCC_OscConfig+0x278>)
 800549e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80054a0:	4b4e      	ldr	r3, [pc, #312]	@ (80055dc <HAL_RCC_OscConfig+0x27c>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7fe f84d 	bl	8003544 <HAL_InitTick>
 80054aa:	4603      	mov	r3, r0
 80054ac:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80054ae:	7bfb      	ldrb	r3, [r7, #15]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d052      	beq.n	800555a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80054b4:	7bfb      	ldrb	r3, [r7, #15]
 80054b6:	e327      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d032      	beq.n	8005526 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80054c0:	4b43      	ldr	r3, [pc, #268]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a42      	ldr	r2, [pc, #264]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80054c6:	f043 0301 	orr.w	r3, r3, #1
 80054ca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80054cc:	f7fe f88a 	bl	80035e4 <HAL_GetTick>
 80054d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80054d2:	e008      	b.n	80054e6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80054d4:	f7fe f886 	bl	80035e4 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e310      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80054e6:	4b3a      	ldr	r3, [pc, #232]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d0f0      	beq.n	80054d4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054f2:	4b37      	ldr	r3, [pc, #220]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a36      	ldr	r2, [pc, #216]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80054f8:	f043 0308 	orr.w	r3, r3, #8
 80054fc:	6013      	str	r3, [r2, #0]
 80054fe:	4b34      	ldr	r3, [pc, #208]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	4931      	ldr	r1, [pc, #196]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800550c:	4313      	orrs	r3, r2
 800550e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005510:	4b2f      	ldr	r3, [pc, #188]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	69db      	ldr	r3, [r3, #28]
 800551c:	021b      	lsls	r3, r3, #8
 800551e:	492c      	ldr	r1, [pc, #176]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005520:	4313      	orrs	r3, r2
 8005522:	604b      	str	r3, [r1, #4]
 8005524:	e01a      	b.n	800555c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005526:	4b2a      	ldr	r3, [pc, #168]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a29      	ldr	r2, [pc, #164]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800552c:	f023 0301 	bic.w	r3, r3, #1
 8005530:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005532:	f7fe f857 	bl	80035e4 <HAL_GetTick>
 8005536:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005538:	e008      	b.n	800554c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800553a:	f7fe f853 	bl	80035e4 <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	2b02      	cmp	r3, #2
 8005546:	d901      	bls.n	800554c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e2dd      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800554c:	4b20      	ldr	r3, [pc, #128]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0302 	and.w	r3, r3, #2
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1f0      	bne.n	800553a <HAL_RCC_OscConfig+0x1da>
 8005558:	e000      	b.n	800555c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800555a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b00      	cmp	r3, #0
 8005566:	d074      	beq.n	8005652 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	2b08      	cmp	r3, #8
 800556c:	d005      	beq.n	800557a <HAL_RCC_OscConfig+0x21a>
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	2b0c      	cmp	r3, #12
 8005572:	d10e      	bne.n	8005592 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	2b03      	cmp	r3, #3
 8005578:	d10b      	bne.n	8005592 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800557a:	4b15      	ldr	r3, [pc, #84]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d064      	beq.n	8005650 <HAL_RCC_OscConfig+0x2f0>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d160      	bne.n	8005650 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e2ba      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800559a:	d106      	bne.n	80055aa <HAL_RCC_OscConfig+0x24a>
 800559c:	4b0c      	ldr	r3, [pc, #48]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a0b      	ldr	r2, [pc, #44]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80055a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055a6:	6013      	str	r3, [r2, #0]
 80055a8:	e026      	b.n	80055f8 <HAL_RCC_OscConfig+0x298>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055b2:	d115      	bne.n	80055e0 <HAL_RCC_OscConfig+0x280>
 80055b4:	4b06      	ldr	r3, [pc, #24]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a05      	ldr	r2, [pc, #20]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80055ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055be:	6013      	str	r3, [r2, #0]
 80055c0:	4b03      	ldr	r3, [pc, #12]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a02      	ldr	r2, [pc, #8]	@ (80055d0 <HAL_RCC_OscConfig+0x270>)
 80055c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ca:	6013      	str	r3, [r2, #0]
 80055cc:	e014      	b.n	80055f8 <HAL_RCC_OscConfig+0x298>
 80055ce:	bf00      	nop
 80055d0:	40021000 	.word	0x40021000
 80055d4:	0800f0f8 	.word	0x0800f0f8
 80055d8:	20000004 	.word	0x20000004
 80055dc:	20000050 	.word	0x20000050
 80055e0:	4ba0      	ldr	r3, [pc, #640]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a9f      	ldr	r2, [pc, #636]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80055e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	4b9d      	ldr	r3, [pc, #628]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a9c      	ldr	r2, [pc, #624]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80055f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d013      	beq.n	8005628 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005600:	f7fd fff0 	bl	80035e4 <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005608:	f7fd ffec 	bl	80035e4 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b64      	cmp	r3, #100	@ 0x64
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e276      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800561a:	4b92      	ldr	r3, [pc, #584]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0f0      	beq.n	8005608 <HAL_RCC_OscConfig+0x2a8>
 8005626:	e014      	b.n	8005652 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005628:	f7fd ffdc 	bl	80035e4 <HAL_GetTick>
 800562c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800562e:	e008      	b.n	8005642 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005630:	f7fd ffd8 	bl	80035e4 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b64      	cmp	r3, #100	@ 0x64
 800563c:	d901      	bls.n	8005642 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e262      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005642:	4b88      	ldr	r3, [pc, #544]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1f0      	bne.n	8005630 <HAL_RCC_OscConfig+0x2d0>
 800564e:	e000      	b.n	8005652 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d060      	beq.n	8005720 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	2b04      	cmp	r3, #4
 8005662:	d005      	beq.n	8005670 <HAL_RCC_OscConfig+0x310>
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	2b0c      	cmp	r3, #12
 8005668:	d119      	bne.n	800569e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	2b02      	cmp	r3, #2
 800566e:	d116      	bne.n	800569e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005670:	4b7c      	ldr	r3, [pc, #496]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005678:	2b00      	cmp	r3, #0
 800567a:	d005      	beq.n	8005688 <HAL_RCC_OscConfig+0x328>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d101      	bne.n	8005688 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	e23f      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005688:	4b76      	ldr	r3, [pc, #472]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	691b      	ldr	r3, [r3, #16]
 8005694:	061b      	lsls	r3, r3, #24
 8005696:	4973      	ldr	r1, [pc, #460]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005698:	4313      	orrs	r3, r2
 800569a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800569c:	e040      	b.n	8005720 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d023      	beq.n	80056ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056a6:	4b6f      	ldr	r3, [pc, #444]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a6e      	ldr	r2, [pc, #440]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80056ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b2:	f7fd ff97 	bl	80035e4 <HAL_GetTick>
 80056b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056b8:	e008      	b.n	80056cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056ba:	f7fd ff93 	bl	80035e4 <HAL_GetTick>
 80056be:	4602      	mov	r2, r0
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d901      	bls.n	80056cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e21d      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056cc:	4b65      	ldr	r3, [pc, #404]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d0f0      	beq.n	80056ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056d8:	4b62      	ldr	r3, [pc, #392]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	061b      	lsls	r3, r3, #24
 80056e6:	495f      	ldr	r1, [pc, #380]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	604b      	str	r3, [r1, #4]
 80056ec:	e018      	b.n	8005720 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056ee:	4b5d      	ldr	r3, [pc, #372]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a5c      	ldr	r2, [pc, #368]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80056f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056fa:	f7fd ff73 	bl	80035e4 <HAL_GetTick>
 80056fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005700:	e008      	b.n	8005714 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005702:	f7fd ff6f 	bl	80035e4 <HAL_GetTick>
 8005706:	4602      	mov	r2, r0
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	2b02      	cmp	r3, #2
 800570e:	d901      	bls.n	8005714 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	e1f9      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005714:	4b53      	ldr	r3, [pc, #332]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1f0      	bne.n	8005702 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0308 	and.w	r3, r3, #8
 8005728:	2b00      	cmp	r3, #0
 800572a:	d03c      	beq.n	80057a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d01c      	beq.n	800576e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005734:	4b4b      	ldr	r3, [pc, #300]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005736:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800573a:	4a4a      	ldr	r2, [pc, #296]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 800573c:	f043 0301 	orr.w	r3, r3, #1
 8005740:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005744:	f7fd ff4e 	bl	80035e4 <HAL_GetTick>
 8005748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800574a:	e008      	b.n	800575e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800574c:	f7fd ff4a 	bl	80035e4 <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	2b02      	cmp	r3, #2
 8005758:	d901      	bls.n	800575e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e1d4      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800575e:	4b41      	ldr	r3, [pc, #260]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005764:	f003 0302 	and.w	r3, r3, #2
 8005768:	2b00      	cmp	r3, #0
 800576a:	d0ef      	beq.n	800574c <HAL_RCC_OscConfig+0x3ec>
 800576c:	e01b      	b.n	80057a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800576e:	4b3d      	ldr	r3, [pc, #244]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005770:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005774:	4a3b      	ldr	r2, [pc, #236]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005776:	f023 0301 	bic.w	r3, r3, #1
 800577a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800577e:	f7fd ff31 	bl	80035e4 <HAL_GetTick>
 8005782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005784:	e008      	b.n	8005798 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005786:	f7fd ff2d 	bl	80035e4 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b02      	cmp	r3, #2
 8005792:	d901      	bls.n	8005798 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e1b7      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005798:	4b32      	ldr	r3, [pc, #200]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 800579a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1ef      	bne.n	8005786 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0304 	and.w	r3, r3, #4
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f000 80a6 	beq.w	8005900 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057b4:	2300      	movs	r3, #0
 80057b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80057b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80057ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10d      	bne.n	80057e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057c4:	4b27      	ldr	r3, [pc, #156]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80057c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c8:	4a26      	ldr	r2, [pc, #152]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80057ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80057d0:	4b24      	ldr	r3, [pc, #144]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 80057d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057d8:	60bb      	str	r3, [r7, #8]
 80057da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057dc:	2301      	movs	r3, #1
 80057de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057e0:	4b21      	ldr	r3, [pc, #132]	@ (8005868 <HAL_RCC_OscConfig+0x508>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d118      	bne.n	800581e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057ec:	4b1e      	ldr	r3, [pc, #120]	@ (8005868 <HAL_RCC_OscConfig+0x508>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005868 <HAL_RCC_OscConfig+0x508>)
 80057f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057f8:	f7fd fef4 	bl	80035e4 <HAL_GetTick>
 80057fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057fe:	e008      	b.n	8005812 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005800:	f7fd fef0 	bl	80035e4 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	2b02      	cmp	r3, #2
 800580c:	d901      	bls.n	8005812 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e17a      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005812:	4b15      	ldr	r3, [pc, #84]	@ (8005868 <HAL_RCC_OscConfig+0x508>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800581a:	2b00      	cmp	r3, #0
 800581c:	d0f0      	beq.n	8005800 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d108      	bne.n	8005838 <HAL_RCC_OscConfig+0x4d8>
 8005826:	4b0f      	ldr	r3, [pc, #60]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800582c:	4a0d      	ldr	r2, [pc, #52]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 800582e:	f043 0301 	orr.w	r3, r3, #1
 8005832:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005836:	e029      	b.n	800588c <HAL_RCC_OscConfig+0x52c>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	2b05      	cmp	r3, #5
 800583e:	d115      	bne.n	800586c <HAL_RCC_OscConfig+0x50c>
 8005840:	4b08      	ldr	r3, [pc, #32]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005846:	4a07      	ldr	r2, [pc, #28]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005848:	f043 0304 	orr.w	r3, r3, #4
 800584c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005850:	4b04      	ldr	r3, [pc, #16]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005856:	4a03      	ldr	r2, [pc, #12]	@ (8005864 <HAL_RCC_OscConfig+0x504>)
 8005858:	f043 0301 	orr.w	r3, r3, #1
 800585c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005860:	e014      	b.n	800588c <HAL_RCC_OscConfig+0x52c>
 8005862:	bf00      	nop
 8005864:	40021000 	.word	0x40021000
 8005868:	40007000 	.word	0x40007000
 800586c:	4b9c      	ldr	r3, [pc, #624]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 800586e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005872:	4a9b      	ldr	r2, [pc, #620]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005874:	f023 0301 	bic.w	r3, r3, #1
 8005878:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800587c:	4b98      	ldr	r3, [pc, #608]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 800587e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005882:	4a97      	ldr	r2, [pc, #604]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005884:	f023 0304 	bic.w	r3, r3, #4
 8005888:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d016      	beq.n	80058c2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005894:	f7fd fea6 	bl	80035e4 <HAL_GetTick>
 8005898:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800589a:	e00a      	b.n	80058b2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800589c:	f7fd fea2 	bl	80035e4 <HAL_GetTick>
 80058a0:	4602      	mov	r2, r0
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d901      	bls.n	80058b2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e12a      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058b2:	4b8b      	ldr	r3, [pc, #556]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 80058b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058b8:	f003 0302 	and.w	r3, r3, #2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d0ed      	beq.n	800589c <HAL_RCC_OscConfig+0x53c>
 80058c0:	e015      	b.n	80058ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058c2:	f7fd fe8f 	bl	80035e4 <HAL_GetTick>
 80058c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058c8:	e00a      	b.n	80058e0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058ca:	f7fd fe8b 	bl	80035e4 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058d8:	4293      	cmp	r3, r2
 80058da:	d901      	bls.n	80058e0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80058dc:	2303      	movs	r3, #3
 80058de:	e113      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058e0:	4b7f      	ldr	r3, [pc, #508]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 80058e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1ed      	bne.n	80058ca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058ee:	7ffb      	ldrb	r3, [r7, #31]
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d105      	bne.n	8005900 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058f4:	4b7a      	ldr	r3, [pc, #488]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 80058f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f8:	4a79      	ldr	r2, [pc, #484]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 80058fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058fe:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005904:	2b00      	cmp	r3, #0
 8005906:	f000 80fe 	beq.w	8005b06 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800590e:	2b02      	cmp	r3, #2
 8005910:	f040 80d0 	bne.w	8005ab4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005914:	4b72      	ldr	r3, [pc, #456]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	f003 0203 	and.w	r2, r3, #3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005924:	429a      	cmp	r2, r3
 8005926:	d130      	bne.n	800598a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005932:	3b01      	subs	r3, #1
 8005934:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005936:	429a      	cmp	r2, r3
 8005938:	d127      	bne.n	800598a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005944:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005946:	429a      	cmp	r2, r3
 8005948:	d11f      	bne.n	800598a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005954:	2a07      	cmp	r2, #7
 8005956:	bf14      	ite	ne
 8005958:	2201      	movne	r2, #1
 800595a:	2200      	moveq	r2, #0
 800595c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800595e:	4293      	cmp	r3, r2
 8005960:	d113      	bne.n	800598a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800596c:	085b      	lsrs	r3, r3, #1
 800596e:	3b01      	subs	r3, #1
 8005970:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005972:	429a      	cmp	r2, r3
 8005974:	d109      	bne.n	800598a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005980:	085b      	lsrs	r3, r3, #1
 8005982:	3b01      	subs	r3, #1
 8005984:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005986:	429a      	cmp	r2, r3
 8005988:	d06e      	beq.n	8005a68 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	2b0c      	cmp	r3, #12
 800598e:	d069      	beq.n	8005a64 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005990:	4b53      	ldr	r3, [pc, #332]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d105      	bne.n	80059a8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800599c:	4b50      	ldr	r3, [pc, #320]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e0ad      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80059ac:	4b4c      	ldr	r3, [pc, #304]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a4b      	ldr	r2, [pc, #300]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 80059b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059b6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80059b8:	f7fd fe14 	bl	80035e4 <HAL_GetTick>
 80059bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059be:	e008      	b.n	80059d2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059c0:	f7fd fe10 	bl	80035e4 <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d901      	bls.n	80059d2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e09a      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059d2:	4b43      	ldr	r3, [pc, #268]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1f0      	bne.n	80059c0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80059de:	4b40      	ldr	r3, [pc, #256]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 80059e0:	68da      	ldr	r2, [r3, #12]
 80059e2:	4b40      	ldr	r3, [pc, #256]	@ (8005ae4 <HAL_RCC_OscConfig+0x784>)
 80059e4:	4013      	ands	r3, r2
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80059ee:	3a01      	subs	r2, #1
 80059f0:	0112      	lsls	r2, r2, #4
 80059f2:	4311      	orrs	r1, r2
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80059f8:	0212      	lsls	r2, r2, #8
 80059fa:	4311      	orrs	r1, r2
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005a00:	0852      	lsrs	r2, r2, #1
 8005a02:	3a01      	subs	r2, #1
 8005a04:	0552      	lsls	r2, r2, #21
 8005a06:	4311      	orrs	r1, r2
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005a0c:	0852      	lsrs	r2, r2, #1
 8005a0e:	3a01      	subs	r2, #1
 8005a10:	0652      	lsls	r2, r2, #25
 8005a12:	4311      	orrs	r1, r2
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005a18:	0912      	lsrs	r2, r2, #4
 8005a1a:	0452      	lsls	r2, r2, #17
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	4930      	ldr	r1, [pc, #192]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a20:	4313      	orrs	r3, r2
 8005a22:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005a24:	4b2e      	ldr	r3, [pc, #184]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a2d      	ldr	r2, [pc, #180]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a2e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a30:	4b2b      	ldr	r3, [pc, #172]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	4a2a      	ldr	r2, [pc, #168]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a3a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005a3c:	f7fd fdd2 	bl	80035e4 <HAL_GetTick>
 8005a40:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a42:	e008      	b.n	8005a56 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a44:	f7fd fdce 	bl	80035e4 <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d901      	bls.n	8005a56 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e058      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a56:	4b22      	ldr	r3, [pc, #136]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d0f0      	beq.n	8005a44 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a62:	e050      	b.n	8005b06 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e04f      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a68:	4b1d      	ldr	r3, [pc, #116]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d148      	bne.n	8005b06 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005a74:	4b1a      	ldr	r3, [pc, #104]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a19      	ldr	r2, [pc, #100]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a7e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a80:	4b17      	ldr	r3, [pc, #92]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	4a16      	ldr	r2, [pc, #88]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005a86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a8a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005a8c:	f7fd fdaa 	bl	80035e4 <HAL_GetTick>
 8005a90:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a92:	e008      	b.n	8005aa6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a94:	f7fd fda6 	bl	80035e4 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e030      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d0f0      	beq.n	8005a94 <HAL_RCC_OscConfig+0x734>
 8005ab2:	e028      	b.n	8005b06 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	2b0c      	cmp	r3, #12
 8005ab8:	d023      	beq.n	8005b02 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aba:	4b09      	ldr	r3, [pc, #36]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a08      	ldr	r2, [pc, #32]	@ (8005ae0 <HAL_RCC_OscConfig+0x780>)
 8005ac0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ac4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ac6:	f7fd fd8d 	bl	80035e4 <HAL_GetTick>
 8005aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005acc:	e00c      	b.n	8005ae8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ace:	f7fd fd89 	bl	80035e4 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d905      	bls.n	8005ae8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e013      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
 8005ae0:	40021000 	.word	0x40021000
 8005ae4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ae8:	4b09      	ldr	r3, [pc, #36]	@ (8005b10 <HAL_RCC_OscConfig+0x7b0>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d1ec      	bne.n	8005ace <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005af4:	4b06      	ldr	r3, [pc, #24]	@ (8005b10 <HAL_RCC_OscConfig+0x7b0>)
 8005af6:	68da      	ldr	r2, [r3, #12]
 8005af8:	4905      	ldr	r1, [pc, #20]	@ (8005b10 <HAL_RCC_OscConfig+0x7b0>)
 8005afa:	4b06      	ldr	r3, [pc, #24]	@ (8005b14 <HAL_RCC_OscConfig+0x7b4>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	60cb      	str	r3, [r1, #12]
 8005b00:	e001      	b.n	8005b06 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e000      	b.n	8005b08 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3720      	adds	r7, #32
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	40021000 	.word	0x40021000
 8005b14:	feeefffc 	.word	0xfeeefffc

08005b18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e0e7      	b.n	8005cfc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b2c:	4b75      	ldr	r3, [pc, #468]	@ (8005d04 <HAL_RCC_ClockConfig+0x1ec>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0307 	and.w	r3, r3, #7
 8005b34:	683a      	ldr	r2, [r7, #0]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d910      	bls.n	8005b5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b3a:	4b72      	ldr	r3, [pc, #456]	@ (8005d04 <HAL_RCC_ClockConfig+0x1ec>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f023 0207 	bic.w	r2, r3, #7
 8005b42:	4970      	ldr	r1, [pc, #448]	@ (8005d04 <HAL_RCC_ClockConfig+0x1ec>)
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b4a:	4b6e      	ldr	r3, [pc, #440]	@ (8005d04 <HAL_RCC_ClockConfig+0x1ec>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0307 	and.w	r3, r3, #7
 8005b52:	683a      	ldr	r2, [r7, #0]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d001      	beq.n	8005b5c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e0cf      	b.n	8005cfc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0302 	and.w	r3, r3, #2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d010      	beq.n	8005b8a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689a      	ldr	r2, [r3, #8]
 8005b6c:	4b66      	ldr	r3, [pc, #408]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d908      	bls.n	8005b8a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b78:	4b63      	ldr	r3, [pc, #396]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	4960      	ldr	r1, [pc, #384]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0301 	and.w	r3, r3, #1
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d04c      	beq.n	8005c30 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	2b03      	cmp	r3, #3
 8005b9c:	d107      	bne.n	8005bae <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b9e:	4b5a      	ldr	r3, [pc, #360]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d121      	bne.n	8005bee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e0a6      	b.n	8005cfc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d107      	bne.n	8005bc6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005bb6:	4b54      	ldr	r3, [pc, #336]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d115      	bne.n	8005bee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e09a      	b.n	8005cfc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d107      	bne.n	8005bde <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005bce:	4b4e      	ldr	r3, [pc, #312]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0302 	and.w	r3, r3, #2
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d109      	bne.n	8005bee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e08e      	b.n	8005cfc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bde:	4b4a      	ldr	r3, [pc, #296]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d101      	bne.n	8005bee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e086      	b.n	8005cfc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005bee:	4b46      	ldr	r3, [pc, #280]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f023 0203 	bic.w	r2, r3, #3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	4943      	ldr	r1, [pc, #268]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c00:	f7fd fcf0 	bl	80035e4 <HAL_GetTick>
 8005c04:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c06:	e00a      	b.n	8005c1e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c08:	f7fd fcec 	bl	80035e4 <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d901      	bls.n	8005c1e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	e06e      	b.n	8005cfc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c1e:	4b3a      	ldr	r3, [pc, #232]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 020c 	and.w	r2, r3, #12
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d1eb      	bne.n	8005c08 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0302 	and.w	r3, r3, #2
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d010      	beq.n	8005c5e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	4b31      	ldr	r3, [pc, #196]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d208      	bcs.n	8005c5e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c4c:	4b2e      	ldr	r3, [pc, #184]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	492b      	ldr	r1, [pc, #172]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c5e:	4b29      	ldr	r3, [pc, #164]	@ (8005d04 <HAL_RCC_ClockConfig+0x1ec>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 0307 	and.w	r3, r3, #7
 8005c66:	683a      	ldr	r2, [r7, #0]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d210      	bcs.n	8005c8e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c6c:	4b25      	ldr	r3, [pc, #148]	@ (8005d04 <HAL_RCC_ClockConfig+0x1ec>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f023 0207 	bic.w	r2, r3, #7
 8005c74:	4923      	ldr	r1, [pc, #140]	@ (8005d04 <HAL_RCC_ClockConfig+0x1ec>)
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c7c:	4b21      	ldr	r3, [pc, #132]	@ (8005d04 <HAL_RCC_ClockConfig+0x1ec>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 0307 	and.w	r3, r3, #7
 8005c84:	683a      	ldr	r2, [r7, #0]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d001      	beq.n	8005c8e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e036      	b.n	8005cfc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d008      	beq.n	8005cac <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	4918      	ldr	r1, [pc, #96]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0308 	and.w	r3, r3, #8
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d009      	beq.n	8005ccc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cb8:	4b13      	ldr	r3, [pc, #76]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	00db      	lsls	r3, r3, #3
 8005cc6:	4910      	ldr	r1, [pc, #64]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005ccc:	f000 f824 	bl	8005d18 <HAL_RCC_GetSysClockFreq>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8005d08 <HAL_RCC_ClockConfig+0x1f0>)
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	091b      	lsrs	r3, r3, #4
 8005cd8:	f003 030f 	and.w	r3, r3, #15
 8005cdc:	490b      	ldr	r1, [pc, #44]	@ (8005d0c <HAL_RCC_ClockConfig+0x1f4>)
 8005cde:	5ccb      	ldrb	r3, [r1, r3]
 8005ce0:	f003 031f 	and.w	r3, r3, #31
 8005ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ce8:	4a09      	ldr	r2, [pc, #36]	@ (8005d10 <HAL_RCC_ClockConfig+0x1f8>)
 8005cea:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005cec:	4b09      	ldr	r3, [pc, #36]	@ (8005d14 <HAL_RCC_ClockConfig+0x1fc>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fd fc27 	bl	8003544 <HAL_InitTick>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	72fb      	strb	r3, [r7, #11]

  return status;
 8005cfa:	7afb      	ldrb	r3, [r7, #11]
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	40022000 	.word	0x40022000
 8005d08:	40021000 	.word	0x40021000
 8005d0c:	0800f0f8 	.word	0x0800f0f8
 8005d10:	20000004 	.word	0x20000004
 8005d14:	20000050 	.word	0x20000050

08005d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b089      	sub	sp, #36	@ 0x24
 8005d1c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	61fb      	str	r3, [r7, #28]
 8005d22:	2300      	movs	r3, #0
 8005d24:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d26:	4b3e      	ldr	r3, [pc, #248]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 030c 	and.w	r3, r3, #12
 8005d2e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d30:	4b3b      	ldr	r3, [pc, #236]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	f003 0303 	and.w	r3, r3, #3
 8005d38:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d005      	beq.n	8005d4c <HAL_RCC_GetSysClockFreq+0x34>
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	2b0c      	cmp	r3, #12
 8005d44:	d121      	bne.n	8005d8a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d11e      	bne.n	8005d8a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005d4c:	4b34      	ldr	r3, [pc, #208]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0308 	and.w	r3, r3, #8
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d107      	bne.n	8005d68 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005d58:	4b31      	ldr	r3, [pc, #196]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d5e:	0a1b      	lsrs	r3, r3, #8
 8005d60:	f003 030f 	and.w	r3, r3, #15
 8005d64:	61fb      	str	r3, [r7, #28]
 8005d66:	e005      	b.n	8005d74 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005d68:	4b2d      	ldr	r3, [pc, #180]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	091b      	lsrs	r3, r3, #4
 8005d6e:	f003 030f 	and.w	r3, r3, #15
 8005d72:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005d74:	4a2b      	ldr	r2, [pc, #172]	@ (8005e24 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d7c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d10d      	bne.n	8005da0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d88:	e00a      	b.n	8005da0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	2b04      	cmp	r3, #4
 8005d8e:	d102      	bne.n	8005d96 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005d90:	4b25      	ldr	r3, [pc, #148]	@ (8005e28 <HAL_RCC_GetSysClockFreq+0x110>)
 8005d92:	61bb      	str	r3, [r7, #24]
 8005d94:	e004      	b.n	8005da0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	2b08      	cmp	r3, #8
 8005d9a:	d101      	bne.n	8005da0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005d9c:	4b23      	ldr	r3, [pc, #140]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x114>)
 8005d9e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	2b0c      	cmp	r3, #12
 8005da4:	d134      	bne.n	8005e10 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005da6:	4b1e      	ldr	r3, [pc, #120]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	f003 0303 	and.w	r3, r3, #3
 8005dae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d003      	beq.n	8005dbe <HAL_RCC_GetSysClockFreq+0xa6>
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	2b03      	cmp	r3, #3
 8005dba:	d003      	beq.n	8005dc4 <HAL_RCC_GetSysClockFreq+0xac>
 8005dbc:	e005      	b.n	8005dca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8005e28 <HAL_RCC_GetSysClockFreq+0x110>)
 8005dc0:	617b      	str	r3, [r7, #20]
      break;
 8005dc2:	e005      	b.n	8005dd0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005dc4:	4b19      	ldr	r3, [pc, #100]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x114>)
 8005dc6:	617b      	str	r3, [r7, #20]
      break;
 8005dc8:	e002      	b.n	8005dd0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	617b      	str	r3, [r7, #20]
      break;
 8005dce:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005dd0:	4b13      	ldr	r3, [pc, #76]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	091b      	lsrs	r3, r3, #4
 8005dd6:	f003 0307 	and.w	r3, r3, #7
 8005dda:	3301      	adds	r3, #1
 8005ddc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005dde:	4b10      	ldr	r3, [pc, #64]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	0a1b      	lsrs	r3, r3, #8
 8005de4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	fb03 f202 	mul.w	r2, r3, r2
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005df4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005df6:	4b0a      	ldr	r3, [pc, #40]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x108>)
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	0e5b      	lsrs	r3, r3, #25
 8005dfc:	f003 0303 	and.w	r3, r3, #3
 8005e00:	3301      	adds	r3, #1
 8005e02:	005b      	lsls	r3, r3, #1
 8005e04:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e0e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005e10:	69bb      	ldr	r3, [r7, #24]
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3724      	adds	r7, #36	@ 0x24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	40021000 	.word	0x40021000
 8005e24:	0800f110 	.word	0x0800f110
 8005e28:	00f42400 	.word	0x00f42400
 8005e2c:	007a1200 	.word	0x007a1200

08005e30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e30:	b480      	push	{r7}
 8005e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e34:	4b03      	ldr	r3, [pc, #12]	@ (8005e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e36:	681b      	ldr	r3, [r3, #0]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	20000004 	.word	0x20000004

08005e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005e4c:	f7ff fff0 	bl	8005e30 <HAL_RCC_GetHCLKFreq>
 8005e50:	4602      	mov	r2, r0
 8005e52:	4b06      	ldr	r3, [pc, #24]	@ (8005e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	0a1b      	lsrs	r3, r3, #8
 8005e58:	f003 0307 	and.w	r3, r3, #7
 8005e5c:	4904      	ldr	r1, [pc, #16]	@ (8005e70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e5e:	5ccb      	ldrb	r3, [r1, r3]
 8005e60:	f003 031f 	and.w	r3, r3, #31
 8005e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	40021000 	.word	0x40021000
 8005e70:	0800f108 	.word	0x0800f108

08005e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005e78:	f7ff ffda 	bl	8005e30 <HAL_RCC_GetHCLKFreq>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	4b06      	ldr	r3, [pc, #24]	@ (8005e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	0adb      	lsrs	r3, r3, #11
 8005e84:	f003 0307 	and.w	r3, r3, #7
 8005e88:	4904      	ldr	r1, [pc, #16]	@ (8005e9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005e8a:	5ccb      	ldrb	r3, [r1, r3]
 8005e8c:	f003 031f 	and.w	r3, r3, #31
 8005e90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	40021000 	.word	0x40021000
 8005e9c:	0800f108 	.word	0x0800f108

08005ea0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b086      	sub	sp, #24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005eac:	4b2a      	ldr	r3, [pc, #168]	@ (8005f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d003      	beq.n	8005ec0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005eb8:	f7ff f922 	bl	8005100 <HAL_PWREx_GetVoltageRange>
 8005ebc:	6178      	str	r0, [r7, #20]
 8005ebe:	e014      	b.n	8005eea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ec0:	4b25      	ldr	r3, [pc, #148]	@ (8005f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec4:	4a24      	ldr	r2, [pc, #144]	@ (8005f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ec6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eca:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ecc:	4b22      	ldr	r3, [pc, #136]	@ (8005f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ed0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ed4:	60fb      	str	r3, [r7, #12]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005ed8:	f7ff f912 	bl	8005100 <HAL_PWREx_GetVoltageRange>
 8005edc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005ede:	4b1e      	ldr	r3, [pc, #120]	@ (8005f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8005f58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ee4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ee8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ef0:	d10b      	bne.n	8005f0a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2b80      	cmp	r3, #128	@ 0x80
 8005ef6:	d919      	bls.n	8005f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2ba0      	cmp	r3, #160	@ 0xa0
 8005efc:	d902      	bls.n	8005f04 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005efe:	2302      	movs	r3, #2
 8005f00:	613b      	str	r3, [r7, #16]
 8005f02:	e013      	b.n	8005f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005f04:	2301      	movs	r3, #1
 8005f06:	613b      	str	r3, [r7, #16]
 8005f08:	e010      	b.n	8005f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b80      	cmp	r3, #128	@ 0x80
 8005f0e:	d902      	bls.n	8005f16 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005f10:	2303      	movs	r3, #3
 8005f12:	613b      	str	r3, [r7, #16]
 8005f14:	e00a      	b.n	8005f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b80      	cmp	r3, #128	@ 0x80
 8005f1a:	d102      	bne.n	8005f22 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	613b      	str	r3, [r7, #16]
 8005f20:	e004      	b.n	8005f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b70      	cmp	r3, #112	@ 0x70
 8005f26:	d101      	bne.n	8005f2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005f28:	2301      	movs	r3, #1
 8005f2a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f023 0207 	bic.w	r2, r3, #7
 8005f34:	4909      	ldr	r1, [pc, #36]	@ (8005f5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005f3c:	4b07      	ldr	r3, [pc, #28]	@ (8005f5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0307 	and.w	r3, r3, #7
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d001      	beq.n	8005f4e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e000      	b.n	8005f50 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	40021000 	.word	0x40021000
 8005f5c:	40022000 	.word	0x40022000

08005f60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005f68:	2300      	movs	r3, #0
 8005f6a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d041      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f80:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005f84:	d02a      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005f86:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005f8a:	d824      	bhi.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005f8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f90:	d008      	beq.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005f92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f96:	d81e      	bhi.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00a      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005f9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fa0:	d010      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005fa2:	e018      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005fa4:	4b86      	ldr	r3, [pc, #536]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	4a85      	ldr	r2, [pc, #532]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005faa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005fb0:	e015      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f000 facb 	bl	8006554 <RCCEx_PLLSAI1_Config>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005fc2:	e00c      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	3320      	adds	r3, #32
 8005fc8:	2100      	movs	r1, #0
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 fbb6 	bl	800673c <RCCEx_PLLSAI2_Config>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005fd4:	e003      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	74fb      	strb	r3, [r7, #19]
      break;
 8005fda:	e000      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005fdc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fde:	7cfb      	ldrb	r3, [r7, #19]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d10b      	bne.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005fe4:	4b76      	ldr	r3, [pc, #472]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ff2:	4973      	ldr	r1, [pc, #460]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005ffa:	e001      	b.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ffc:	7cfb      	ldrb	r3, [r7, #19]
 8005ffe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006008:	2b00      	cmp	r3, #0
 800600a:	d041      	beq.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006010:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006014:	d02a      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006016:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800601a:	d824      	bhi.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800601c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006020:	d008      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006022:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006026:	d81e      	bhi.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00a      	beq.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800602c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006030:	d010      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006032:	e018      	b.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006034:	4b62      	ldr	r3, [pc, #392]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	4a61      	ldr	r2, [pc, #388]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800603a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800603e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006040:	e015      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	3304      	adds	r3, #4
 8006046:	2100      	movs	r1, #0
 8006048:	4618      	mov	r0, r3
 800604a:	f000 fa83 	bl	8006554 <RCCEx_PLLSAI1_Config>
 800604e:	4603      	mov	r3, r0
 8006050:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006052:	e00c      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	3320      	adds	r3, #32
 8006058:	2100      	movs	r1, #0
 800605a:	4618      	mov	r0, r3
 800605c:	f000 fb6e 	bl	800673c <RCCEx_PLLSAI2_Config>
 8006060:	4603      	mov	r3, r0
 8006062:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006064:	e003      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	74fb      	strb	r3, [r7, #19]
      break;
 800606a:	e000      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800606c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800606e:	7cfb      	ldrb	r3, [r7, #19]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d10b      	bne.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006074:	4b52      	ldr	r3, [pc, #328]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800607a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006082:	494f      	ldr	r1, [pc, #316]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006084:	4313      	orrs	r3, r2
 8006086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800608a:	e001      	b.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800608c:	7cfb      	ldrb	r3, [r7, #19]
 800608e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006098:	2b00      	cmp	r3, #0
 800609a:	f000 80a0 	beq.w	80061de <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800609e:	2300      	movs	r3, #0
 80060a0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80060a2:	4b47      	ldr	r3, [pc, #284]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80060ae:	2301      	movs	r3, #1
 80060b0:	e000      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80060b2:	2300      	movs	r3, #0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d00d      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060b8:	4b41      	ldr	r3, [pc, #260]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060bc:	4a40      	ldr	r2, [pc, #256]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80060c4:	4b3e      	ldr	r3, [pc, #248]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060cc:	60bb      	str	r3, [r7, #8]
 80060ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060d0:	2301      	movs	r3, #1
 80060d2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060d4:	4b3b      	ldr	r3, [pc, #236]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a3a      	ldr	r2, [pc, #232]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80060da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060e0:	f7fd fa80 	bl	80035e4 <HAL_GetTick>
 80060e4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060e6:	e009      	b.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060e8:	f7fd fa7c 	bl	80035e4 <HAL_GetTick>
 80060ec:	4602      	mov	r2, r0
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d902      	bls.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	74fb      	strb	r3, [r7, #19]
        break;
 80060fa:	e005      	b.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060fc:	4b31      	ldr	r3, [pc, #196]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006104:	2b00      	cmp	r3, #0
 8006106:	d0ef      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006108:	7cfb      	ldrb	r3, [r7, #19]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d15c      	bne.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800610e:	4b2c      	ldr	r3, [pc, #176]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006114:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006118:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d01f      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006126:	697a      	ldr	r2, [r7, #20]
 8006128:	429a      	cmp	r2, r3
 800612a:	d019      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800612c:	4b24      	ldr	r3, [pc, #144]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800612e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006136:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006138:	4b21      	ldr	r3, [pc, #132]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800613a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800613e:	4a20      	ldr	r2, [pc, #128]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006144:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006148:	4b1d      	ldr	r3, [pc, #116]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800614a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800614e:	4a1c      	ldr	r2, [pc, #112]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006150:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006154:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006158:	4a19      	ldr	r2, [pc, #100]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b00      	cmp	r3, #0
 8006168:	d016      	beq.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800616a:	f7fd fa3b 	bl	80035e4 <HAL_GetTick>
 800616e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006170:	e00b      	b.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006172:	f7fd fa37 	bl	80035e4 <HAL_GetTick>
 8006176:	4602      	mov	r2, r0
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006180:	4293      	cmp	r3, r2
 8006182:	d902      	bls.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	74fb      	strb	r3, [r7, #19]
            break;
 8006188:	e006      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800618a:	4b0d      	ldr	r3, [pc, #52]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800618c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006190:	f003 0302 	and.w	r3, r3, #2
 8006194:	2b00      	cmp	r3, #0
 8006196:	d0ec      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006198:	7cfb      	ldrb	r3, [r7, #19]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10c      	bne.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800619e:	4b08      	ldr	r3, [pc, #32]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061ae:	4904      	ldr	r1, [pc, #16]	@ (80061c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061b0:	4313      	orrs	r3, r2
 80061b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80061b6:	e009      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80061b8:	7cfb      	ldrb	r3, [r7, #19]
 80061ba:	74bb      	strb	r3, [r7, #18]
 80061bc:	e006      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80061be:	bf00      	nop
 80061c0:	40021000 	.word	0x40021000
 80061c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061c8:	7cfb      	ldrb	r3, [r7, #19]
 80061ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80061cc:	7c7b      	ldrb	r3, [r7, #17]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d105      	bne.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061d2:	4b9e      	ldr	r3, [pc, #632]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061d6:	4a9d      	ldr	r2, [pc, #628]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00a      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061ea:	4b98      	ldr	r3, [pc, #608]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f0:	f023 0203 	bic.w	r2, r3, #3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f8:	4994      	ldr	r1, [pc, #592]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0302 	and.w	r3, r3, #2
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00a      	beq.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800620c:	4b8f      	ldr	r3, [pc, #572]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800620e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006212:	f023 020c 	bic.w	r2, r3, #12
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800621a:	498c      	ldr	r1, [pc, #560]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800621c:	4313      	orrs	r3, r2
 800621e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0304 	and.w	r3, r3, #4
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00a      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800622e:	4b87      	ldr	r3, [pc, #540]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006234:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800623c:	4983      	ldr	r1, [pc, #524]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800623e:	4313      	orrs	r3, r2
 8006240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 0308 	and.w	r3, r3, #8
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00a      	beq.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006250:	4b7e      	ldr	r3, [pc, #504]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006256:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800625e:	497b      	ldr	r1, [pc, #492]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006260:	4313      	orrs	r3, r2
 8006262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0310 	and.w	r3, r3, #16
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00a      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006272:	4b76      	ldr	r3, [pc, #472]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006278:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006280:	4972      	ldr	r1, [pc, #456]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006282:	4313      	orrs	r3, r2
 8006284:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0320 	and.w	r3, r3, #32
 8006290:	2b00      	cmp	r3, #0
 8006292:	d00a      	beq.n	80062aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006294:	4b6d      	ldr	r3, [pc, #436]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800629a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a2:	496a      	ldr	r1, [pc, #424]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062a4:	4313      	orrs	r3, r2
 80062a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d00a      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80062b6:	4b65      	ldr	r3, [pc, #404]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062c4:	4961      	ldr	r1, [pc, #388]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062c6:	4313      	orrs	r3, r2
 80062c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00a      	beq.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80062d8:	4b5c      	ldr	r3, [pc, #368]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062e6:	4959      	ldr	r1, [pc, #356]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062e8:	4313      	orrs	r3, r2
 80062ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00a      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80062fa:	4b54      	ldr	r3, [pc, #336]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006300:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006308:	4950      	ldr	r1, [pc, #320]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800630a:	4313      	orrs	r3, r2
 800630c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006318:	2b00      	cmp	r3, #0
 800631a:	d00a      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800631c:	4b4b      	ldr	r3, [pc, #300]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800631e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006322:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800632a:	4948      	ldr	r1, [pc, #288]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800632c:	4313      	orrs	r3, r2
 800632e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00a      	beq.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800633e:	4b43      	ldr	r3, [pc, #268]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006344:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800634c:	493f      	ldr	r1, [pc, #252]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800634e:	4313      	orrs	r3, r2
 8006350:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800635c:	2b00      	cmp	r3, #0
 800635e:	d028      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006360:	4b3a      	ldr	r3, [pc, #232]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006366:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800636e:	4937      	ldr	r1, [pc, #220]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006370:	4313      	orrs	r3, r2
 8006372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800637a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800637e:	d106      	bne.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006380:	4b32      	ldr	r3, [pc, #200]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	4a31      	ldr	r2, [pc, #196]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006386:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800638a:	60d3      	str	r3, [r2, #12]
 800638c:	e011      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006392:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006396:	d10c      	bne.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	3304      	adds	r3, #4
 800639c:	2101      	movs	r1, #1
 800639e:	4618      	mov	r0, r3
 80063a0:	f000 f8d8 	bl	8006554 <RCCEx_PLLSAI1_Config>
 80063a4:	4603      	mov	r3, r0
 80063a6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80063a8:	7cfb      	ldrb	r3, [r7, #19]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d001      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80063ae:	7cfb      	ldrb	r3, [r7, #19]
 80063b0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d028      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80063be:	4b23      	ldr	r3, [pc, #140]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063cc:	491f      	ldr	r1, [pc, #124]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063dc:	d106      	bne.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063de:	4b1b      	ldr	r3, [pc, #108]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	4a1a      	ldr	r2, [pc, #104]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063e8:	60d3      	str	r3, [r2, #12]
 80063ea:	e011      	b.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80063f4:	d10c      	bne.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	3304      	adds	r3, #4
 80063fa:	2101      	movs	r1, #1
 80063fc:	4618      	mov	r0, r3
 80063fe:	f000 f8a9 	bl	8006554 <RCCEx_PLLSAI1_Config>
 8006402:	4603      	mov	r3, r0
 8006404:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006406:	7cfb      	ldrb	r3, [r7, #19]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800640c:	7cfb      	ldrb	r3, [r7, #19]
 800640e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006418:	2b00      	cmp	r3, #0
 800641a:	d02b      	beq.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800641c:	4b0b      	ldr	r3, [pc, #44]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800641e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006422:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800642a:	4908      	ldr	r1, [pc, #32]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800642c:	4313      	orrs	r3, r2
 800642e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006436:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800643a:	d109      	bne.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800643c:	4b03      	ldr	r3, [pc, #12]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	4a02      	ldr	r2, [pc, #8]	@ (800644c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006442:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006446:	60d3      	str	r3, [r2, #12]
 8006448:	e014      	b.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800644a:	bf00      	nop
 800644c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006454:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006458:	d10c      	bne.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	3304      	adds	r3, #4
 800645e:	2101      	movs	r1, #1
 8006460:	4618      	mov	r0, r3
 8006462:	f000 f877 	bl	8006554 <RCCEx_PLLSAI1_Config>
 8006466:	4603      	mov	r3, r0
 8006468:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800646a:	7cfb      	ldrb	r3, [r7, #19]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d001      	beq.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006470:	7cfb      	ldrb	r3, [r7, #19]
 8006472:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800647c:	2b00      	cmp	r3, #0
 800647e:	d02f      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006480:	4b2b      	ldr	r3, [pc, #172]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006486:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800648e:	4928      	ldr	r1, [pc, #160]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006490:	4313      	orrs	r3, r2
 8006492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800649a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800649e:	d10d      	bne.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	3304      	adds	r3, #4
 80064a4:	2102      	movs	r1, #2
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 f854 	bl	8006554 <RCCEx_PLLSAI1_Config>
 80064ac:	4603      	mov	r3, r0
 80064ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064b0:	7cfb      	ldrb	r3, [r7, #19]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d014      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80064b6:	7cfb      	ldrb	r3, [r7, #19]
 80064b8:	74bb      	strb	r3, [r7, #18]
 80064ba:	e011      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80064c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064c4:	d10c      	bne.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	3320      	adds	r3, #32
 80064ca:	2102      	movs	r1, #2
 80064cc:	4618      	mov	r0, r3
 80064ce:	f000 f935 	bl	800673c <RCCEx_PLLSAI2_Config>
 80064d2:	4603      	mov	r3, r0
 80064d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064d6:	7cfb      	ldrb	r3, [r7, #19]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d001      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80064dc:	7cfb      	ldrb	r3, [r7, #19]
 80064de:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00a      	beq.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80064ec:	4b10      	ldr	r3, [pc, #64]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80064ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064f2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064fa:	490d      	ldr	r1, [pc, #52]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80064fc:	4313      	orrs	r3, r2
 80064fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00b      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800650e:	4b08      	ldr	r3, [pc, #32]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006514:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800651e:	4904      	ldr	r1, [pc, #16]	@ (8006530 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006520:	4313      	orrs	r3, r2
 8006522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006526:	7cbb      	ldrb	r3, [r7, #18]
}
 8006528:	4618      	mov	r0, r3
 800652a:	3718      	adds	r7, #24
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}
 8006530:	40021000 	.word	0x40021000

08006534 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006534:	b480      	push	{r7}
 8006536:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006538:	4b05      	ldr	r3, [pc, #20]	@ (8006550 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a04      	ldr	r2, [pc, #16]	@ (8006550 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800653e:	f043 0304 	orr.w	r3, r3, #4
 8006542:	6013      	str	r3, [r2, #0]
}
 8006544:	bf00      	nop
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	40021000 	.word	0x40021000

08006554 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800655e:	2300      	movs	r3, #0
 8006560:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006562:	4b75      	ldr	r3, [pc, #468]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	f003 0303 	and.w	r3, r3, #3
 800656a:	2b00      	cmp	r3, #0
 800656c:	d018      	beq.n	80065a0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800656e:	4b72      	ldr	r3, [pc, #456]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	f003 0203 	and.w	r2, r3, #3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	429a      	cmp	r2, r3
 800657c:	d10d      	bne.n	800659a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
       ||
 8006582:	2b00      	cmp	r3, #0
 8006584:	d009      	beq.n	800659a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006586:	4b6c      	ldr	r3, [pc, #432]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	091b      	lsrs	r3, r3, #4
 800658c:	f003 0307 	and.w	r3, r3, #7
 8006590:	1c5a      	adds	r2, r3, #1
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	685b      	ldr	r3, [r3, #4]
       ||
 8006596:	429a      	cmp	r2, r3
 8006598:	d047      	beq.n	800662a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	73fb      	strb	r3, [r7, #15]
 800659e:	e044      	b.n	800662a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2b03      	cmp	r3, #3
 80065a6:	d018      	beq.n	80065da <RCCEx_PLLSAI1_Config+0x86>
 80065a8:	2b03      	cmp	r3, #3
 80065aa:	d825      	bhi.n	80065f8 <RCCEx_PLLSAI1_Config+0xa4>
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d002      	beq.n	80065b6 <RCCEx_PLLSAI1_Config+0x62>
 80065b0:	2b02      	cmp	r3, #2
 80065b2:	d009      	beq.n	80065c8 <RCCEx_PLLSAI1_Config+0x74>
 80065b4:	e020      	b.n	80065f8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80065b6:	4b60      	ldr	r3, [pc, #384]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d11d      	bne.n	80065fe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065c6:	e01a      	b.n	80065fe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80065c8:	4b5b      	ldr	r3, [pc, #364]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d116      	bne.n	8006602 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065d8:	e013      	b.n	8006602 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80065da:	4b57      	ldr	r3, [pc, #348]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d10f      	bne.n	8006606 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80065e6:	4b54      	ldr	r3, [pc, #336]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d109      	bne.n	8006606 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80065f6:	e006      	b.n	8006606 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	73fb      	strb	r3, [r7, #15]
      break;
 80065fc:	e004      	b.n	8006608 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80065fe:	bf00      	nop
 8006600:	e002      	b.n	8006608 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006602:	bf00      	nop
 8006604:	e000      	b.n	8006608 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006606:	bf00      	nop
    }

    if(status == HAL_OK)
 8006608:	7bfb      	ldrb	r3, [r7, #15]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d10d      	bne.n	800662a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800660e:	4b4a      	ldr	r3, [pc, #296]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6819      	ldr	r1, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	3b01      	subs	r3, #1
 8006620:	011b      	lsls	r3, r3, #4
 8006622:	430b      	orrs	r3, r1
 8006624:	4944      	ldr	r1, [pc, #272]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006626:	4313      	orrs	r3, r2
 8006628:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800662a:	7bfb      	ldrb	r3, [r7, #15]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d17d      	bne.n	800672c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006630:	4b41      	ldr	r3, [pc, #260]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a40      	ldr	r2, [pc, #256]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006636:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800663a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800663c:	f7fc ffd2 	bl	80035e4 <HAL_GetTick>
 8006640:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006642:	e009      	b.n	8006658 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006644:	f7fc ffce 	bl	80035e4 <HAL_GetTick>
 8006648:	4602      	mov	r2, r0
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	2b02      	cmp	r3, #2
 8006650:	d902      	bls.n	8006658 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	73fb      	strb	r3, [r7, #15]
        break;
 8006656:	e005      	b.n	8006664 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006658:	4b37      	ldr	r3, [pc, #220]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1ef      	bne.n	8006644 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006664:	7bfb      	ldrb	r3, [r7, #15]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d160      	bne.n	800672c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d111      	bne.n	8006694 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006670:	4b31      	ldr	r3, [pc, #196]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006672:	691b      	ldr	r3, [r3, #16]
 8006674:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006678:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	6892      	ldr	r2, [r2, #8]
 8006680:	0211      	lsls	r1, r2, #8
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	68d2      	ldr	r2, [r2, #12]
 8006686:	0912      	lsrs	r2, r2, #4
 8006688:	0452      	lsls	r2, r2, #17
 800668a:	430a      	orrs	r2, r1
 800668c:	492a      	ldr	r1, [pc, #168]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 800668e:	4313      	orrs	r3, r2
 8006690:	610b      	str	r3, [r1, #16]
 8006692:	e027      	b.n	80066e4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d112      	bne.n	80066c0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800669a:	4b27      	ldr	r3, [pc, #156]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80066a2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	6892      	ldr	r2, [r2, #8]
 80066aa:	0211      	lsls	r1, r2, #8
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	6912      	ldr	r2, [r2, #16]
 80066b0:	0852      	lsrs	r2, r2, #1
 80066b2:	3a01      	subs	r2, #1
 80066b4:	0552      	lsls	r2, r2, #21
 80066b6:	430a      	orrs	r2, r1
 80066b8:	491f      	ldr	r1, [pc, #124]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066ba:	4313      	orrs	r3, r2
 80066bc:	610b      	str	r3, [r1, #16]
 80066be:	e011      	b.n	80066e4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066c2:	691b      	ldr	r3, [r3, #16]
 80066c4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80066c8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	6892      	ldr	r2, [r2, #8]
 80066d0:	0211      	lsls	r1, r2, #8
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	6952      	ldr	r2, [r2, #20]
 80066d6:	0852      	lsrs	r2, r2, #1
 80066d8:	3a01      	subs	r2, #1
 80066da:	0652      	lsls	r2, r2, #25
 80066dc:	430a      	orrs	r2, r1
 80066de:	4916      	ldr	r1, [pc, #88]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80066e4:	4b14      	ldr	r3, [pc, #80]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a13      	ldr	r2, [pc, #76]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80066ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f0:	f7fc ff78 	bl	80035e4 <HAL_GetTick>
 80066f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80066f6:	e009      	b.n	800670c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80066f8:	f7fc ff74 	bl	80035e4 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b02      	cmp	r3, #2
 8006704:	d902      	bls.n	800670c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	73fb      	strb	r3, [r7, #15]
          break;
 800670a:	e005      	b.n	8006718 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800670c:	4b0a      	ldr	r3, [pc, #40]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d0ef      	beq.n	80066f8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006718:	7bfb      	ldrb	r3, [r7, #15]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d106      	bne.n	800672c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800671e:	4b06      	ldr	r3, [pc, #24]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006720:	691a      	ldr	r2, [r3, #16]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	699b      	ldr	r3, [r3, #24]
 8006726:	4904      	ldr	r1, [pc, #16]	@ (8006738 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006728:	4313      	orrs	r3, r2
 800672a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800672c:	7bfb      	ldrb	r3, [r7, #15]
}
 800672e:	4618      	mov	r0, r3
 8006730:	3710      	adds	r7, #16
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	40021000 	.word	0x40021000

0800673c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006746:	2300      	movs	r3, #0
 8006748:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800674a:	4b6a      	ldr	r3, [pc, #424]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f003 0303 	and.w	r3, r3, #3
 8006752:	2b00      	cmp	r3, #0
 8006754:	d018      	beq.n	8006788 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006756:	4b67      	ldr	r3, [pc, #412]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	f003 0203 	and.w	r2, r3, #3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d10d      	bne.n	8006782 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
       ||
 800676a:	2b00      	cmp	r3, #0
 800676c:	d009      	beq.n	8006782 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800676e:	4b61      	ldr	r3, [pc, #388]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	091b      	lsrs	r3, r3, #4
 8006774:	f003 0307 	and.w	r3, r3, #7
 8006778:	1c5a      	adds	r2, r3, #1
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	685b      	ldr	r3, [r3, #4]
       ||
 800677e:	429a      	cmp	r2, r3
 8006780:	d047      	beq.n	8006812 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	73fb      	strb	r3, [r7, #15]
 8006786:	e044      	b.n	8006812 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2b03      	cmp	r3, #3
 800678e:	d018      	beq.n	80067c2 <RCCEx_PLLSAI2_Config+0x86>
 8006790:	2b03      	cmp	r3, #3
 8006792:	d825      	bhi.n	80067e0 <RCCEx_PLLSAI2_Config+0xa4>
 8006794:	2b01      	cmp	r3, #1
 8006796:	d002      	beq.n	800679e <RCCEx_PLLSAI2_Config+0x62>
 8006798:	2b02      	cmp	r3, #2
 800679a:	d009      	beq.n	80067b0 <RCCEx_PLLSAI2_Config+0x74>
 800679c:	e020      	b.n	80067e0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800679e:	4b55      	ldr	r3, [pc, #340]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f003 0302 	and.w	r3, r3, #2
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d11d      	bne.n	80067e6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067ae:	e01a      	b.n	80067e6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80067b0:	4b50      	ldr	r3, [pc, #320]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d116      	bne.n	80067ea <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067c0:	e013      	b.n	80067ea <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80067c2:	4b4c      	ldr	r3, [pc, #304]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d10f      	bne.n	80067ee <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80067ce:	4b49      	ldr	r3, [pc, #292]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d109      	bne.n	80067ee <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80067de:	e006      	b.n	80067ee <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	73fb      	strb	r3, [r7, #15]
      break;
 80067e4:	e004      	b.n	80067f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80067e6:	bf00      	nop
 80067e8:	e002      	b.n	80067f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80067ea:	bf00      	nop
 80067ec:	e000      	b.n	80067f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80067ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10d      	bne.n	8006812 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80067f6:	4b3f      	ldr	r3, [pc, #252]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6819      	ldr	r1, [r3, #0]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	3b01      	subs	r3, #1
 8006808:	011b      	lsls	r3, r3, #4
 800680a:	430b      	orrs	r3, r1
 800680c:	4939      	ldr	r1, [pc, #228]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800680e:	4313      	orrs	r3, r2
 8006810:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006812:	7bfb      	ldrb	r3, [r7, #15]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d167      	bne.n	80068e8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006818:	4b36      	ldr	r3, [pc, #216]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a35      	ldr	r2, [pc, #212]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800681e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006822:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006824:	f7fc fede 	bl	80035e4 <HAL_GetTick>
 8006828:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800682a:	e009      	b.n	8006840 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800682c:	f7fc feda 	bl	80035e4 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	2b02      	cmp	r3, #2
 8006838:	d902      	bls.n	8006840 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	73fb      	strb	r3, [r7, #15]
        break;
 800683e:	e005      	b.n	800684c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006840:	4b2c      	ldr	r3, [pc, #176]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1ef      	bne.n	800682c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800684c:	7bfb      	ldrb	r3, [r7, #15]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d14a      	bne.n	80068e8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d111      	bne.n	800687c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006858:	4b26      	ldr	r3, [pc, #152]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800685a:	695b      	ldr	r3, [r3, #20]
 800685c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006860:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	6892      	ldr	r2, [r2, #8]
 8006868:	0211      	lsls	r1, r2, #8
 800686a:	687a      	ldr	r2, [r7, #4]
 800686c:	68d2      	ldr	r2, [r2, #12]
 800686e:	0912      	lsrs	r2, r2, #4
 8006870:	0452      	lsls	r2, r2, #17
 8006872:	430a      	orrs	r2, r1
 8006874:	491f      	ldr	r1, [pc, #124]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006876:	4313      	orrs	r3, r2
 8006878:	614b      	str	r3, [r1, #20]
 800687a:	e011      	b.n	80068a0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800687c:	4b1d      	ldr	r3, [pc, #116]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800687e:	695b      	ldr	r3, [r3, #20]
 8006880:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006884:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	6892      	ldr	r2, [r2, #8]
 800688c:	0211      	lsls	r1, r2, #8
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	6912      	ldr	r2, [r2, #16]
 8006892:	0852      	lsrs	r2, r2, #1
 8006894:	3a01      	subs	r2, #1
 8006896:	0652      	lsls	r2, r2, #25
 8006898:	430a      	orrs	r2, r1
 800689a:	4916      	ldr	r1, [pc, #88]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800689c:	4313      	orrs	r3, r2
 800689e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80068a0:	4b14      	ldr	r3, [pc, #80]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a13      	ldr	r2, [pc, #76]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068ac:	f7fc fe9a 	bl	80035e4 <HAL_GetTick>
 80068b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80068b2:	e009      	b.n	80068c8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80068b4:	f7fc fe96 	bl	80035e4 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	2b02      	cmp	r3, #2
 80068c0:	d902      	bls.n	80068c8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	73fb      	strb	r3, [r7, #15]
          break;
 80068c6:	e005      	b.n	80068d4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80068c8:	4b0a      	ldr	r3, [pc, #40]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d0ef      	beq.n	80068b4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80068d4:	7bfb      	ldrb	r3, [r7, #15]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d106      	bne.n	80068e8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80068da:	4b06      	ldr	r3, [pc, #24]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068dc:	695a      	ldr	r2, [r3, #20]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	4904      	ldr	r1, [pc, #16]	@ (80068f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80068e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
 80068f2:	bf00      	nop
 80068f4:	40021000 	.word	0x40021000

080068f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d101      	bne.n	800690a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e095      	b.n	8006a36 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800690e:	2b00      	cmp	r3, #0
 8006910:	d108      	bne.n	8006924 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800691a:	d009      	beq.n	8006930 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	61da      	str	r2, [r3, #28]
 8006922:	e005      	b.n	8006930 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2200      	movs	r2, #0
 8006934:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800693c:	b2db      	uxtb	r3, r3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d106      	bne.n	8006950 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f877 	bl	8006a3e <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2202      	movs	r2, #2
 8006954:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006966:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006970:	d902      	bls.n	8006978 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006972:	2300      	movs	r3, #0
 8006974:	60fb      	str	r3, [r7, #12]
 8006976:	e002      	b.n	800697e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006978:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800697c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006986:	d007      	beq.n	8006998 <HAL_SPI_Init+0xa0>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006990:	d002      	beq.n	8006998 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80069a8:	431a      	orrs	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	691b      	ldr	r3, [r3, #16]
 80069ae:	f003 0302 	and.w	r3, r3, #2
 80069b2:	431a      	orrs	r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	431a      	orrs	r2, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	699b      	ldr	r3, [r3, #24]
 80069c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069c6:	431a      	orrs	r2, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	69db      	ldr	r3, [r3, #28]
 80069cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069d0:	431a      	orrs	r2, r3
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069da:	ea42 0103 	orr.w	r1, r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	0c1b      	lsrs	r3, r3, #16
 80069f4:	f003 0204 	and.w	r2, r3, #4
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069fc:	f003 0310 	and.w	r3, r3, #16
 8006a00:	431a      	orrs	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a06:	f003 0308 	and.w	r3, r3, #8
 8006a0a:	431a      	orrs	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a14:	ea42 0103 	orr.w	r1, r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006a34:	2300      	movs	r3, #0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3710      	adds	r7, #16
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006a3e:	b480      	push	{r7}
 8006a40:	b083      	sub	sp, #12
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8006a46:	bf00      	nop
 8006a48:	370c      	adds	r7, #12
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr

08006a52 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b08a      	sub	sp, #40	@ 0x28
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	60f8      	str	r0, [r7, #12]
 8006a5a:	60b9      	str	r1, [r7, #8]
 8006a5c:	607a      	str	r2, [r7, #4]
 8006a5e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a60:	2301      	movs	r3, #1
 8006a62:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a64:	f7fc fdbe 	bl	80035e4 <HAL_GetTick>
 8006a68:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a70:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006a78:	887b      	ldrh	r3, [r7, #2]
 8006a7a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006a7c:	887b      	ldrh	r3, [r7, #2]
 8006a7e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a80:	7ffb      	ldrb	r3, [r7, #31]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d00c      	beq.n	8006aa0 <HAL_SPI_TransmitReceive+0x4e>
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a8c:	d106      	bne.n	8006a9c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d102      	bne.n	8006a9c <HAL_SPI_TransmitReceive+0x4a>
 8006a96:	7ffb      	ldrb	r3, [r7, #31]
 8006a98:	2b04      	cmp	r3, #4
 8006a9a:	d001      	beq.n	8006aa0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006a9c:	2302      	movs	r3, #2
 8006a9e:	e1f3      	b.n	8006e88 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d005      	beq.n	8006ab2 <HAL_SPI_TransmitReceive+0x60>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d002      	beq.n	8006ab2 <HAL_SPI_TransmitReceive+0x60>
 8006aac:	887b      	ldrh	r3, [r7, #2]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e1e8      	b.n	8006e88 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d101      	bne.n	8006ac4 <HAL_SPI_TransmitReceive+0x72>
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	e1e1      	b.n	8006e88 <HAL_SPI_TransmitReceive+0x436>
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b04      	cmp	r3, #4
 8006ad6:	d003      	beq.n	8006ae0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2205      	movs	r2, #5
 8006adc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	887a      	ldrh	r2, [r7, #2]
 8006af0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	887a      	ldrh	r2, [r7, #2]
 8006af8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	68ba      	ldr	r2, [r7, #8]
 8006b00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	887a      	ldrh	r2, [r7, #2]
 8006b06:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	887a      	ldrh	r2, [r7, #2]
 8006b0c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2200      	movs	r2, #0
 8006b18:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b22:	d802      	bhi.n	8006b2a <HAL_SPI_TransmitReceive+0xd8>
 8006b24:	8abb      	ldrh	r3, [r7, #20]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d908      	bls.n	8006b3c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b38:	605a      	str	r2, [r3, #4]
 8006b3a:	e007      	b.n	8006b4c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b4a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b56:	2b40      	cmp	r3, #64	@ 0x40
 8006b58:	d007      	beq.n	8006b6a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b68:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b72:	f240 8083 	bls.w	8006c7c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d002      	beq.n	8006b84 <HAL_SPI_TransmitReceive+0x132>
 8006b7e:	8afb      	ldrh	r3, [r7, #22]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d16f      	bne.n	8006c64 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b88:	881a      	ldrh	r2, [r3, #0]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b94:	1c9a      	adds	r2, r3, #2
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	b29a      	uxth	r2, r3
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ba8:	e05c      	b.n	8006c64 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f003 0302 	and.w	r3, r3, #2
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d11b      	bne.n	8006bf0 <HAL_SPI_TransmitReceive+0x19e>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d016      	beq.n	8006bf0 <HAL_SPI_TransmitReceive+0x19e>
 8006bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d113      	bne.n	8006bf0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bcc:	881a      	ldrh	r2, [r3, #0]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd8:	1c9a      	adds	r2, r3, #2
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	3b01      	subs	r3, #1
 8006be6:	b29a      	uxth	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bec:	2300      	movs	r3, #0
 8006bee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d11c      	bne.n	8006c38 <HAL_SPI_TransmitReceive+0x1e6>
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d016      	beq.n	8006c38 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	68da      	ldr	r2, [r3, #12]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c14:	b292      	uxth	r2, r2
 8006c16:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1c:	1c9a      	adds	r2, r3, #2
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c34:	2301      	movs	r3, #1
 8006c36:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006c38:	f7fc fcd4 	bl	80035e4 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	6a3b      	ldr	r3, [r7, #32]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d80d      	bhi.n	8006c64 <HAL_SPI_TransmitReceive+0x212>
 8006c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4e:	d009      	beq.n	8006c64 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006c60:	2303      	movs	r3, #3
 8006c62:	e111      	b.n	8006e88 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d19d      	bne.n	8006baa <HAL_SPI_TransmitReceive+0x158>
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d197      	bne.n	8006baa <HAL_SPI_TransmitReceive+0x158>
 8006c7a:	e0e5      	b.n	8006e48 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d003      	beq.n	8006c8c <HAL_SPI_TransmitReceive+0x23a>
 8006c84:	8afb      	ldrh	r3, [r7, #22]
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	f040 80d1 	bne.w	8006e2e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d912      	bls.n	8006cbc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c9a:	881a      	ldrh	r2, [r3, #0]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca6:	1c9a      	adds	r2, r3, #2
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	3b02      	subs	r3, #2
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006cba:	e0b8      	b.n	8006e2e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	330c      	adds	r3, #12
 8006cc6:	7812      	ldrb	r2, [r2, #0]
 8006cc8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cce:	1c5a      	adds	r2, r3, #1
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	b29a      	uxth	r2, r3
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ce2:	e0a4      	b.n	8006e2e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f003 0302 	and.w	r3, r3, #2
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d134      	bne.n	8006d5c <HAL_SPI_TransmitReceive+0x30a>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d02f      	beq.n	8006d5c <HAL_SPI_TransmitReceive+0x30a>
 8006cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d12c      	bne.n	8006d5c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d912      	bls.n	8006d32 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d10:	881a      	ldrh	r2, [r3, #0]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d1c:	1c9a      	adds	r2, r3, #2
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	3b02      	subs	r3, #2
 8006d2a:	b29a      	uxth	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d30:	e012      	b.n	8006d58 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	330c      	adds	r3, #12
 8006d3c:	7812      	ldrb	r2, [r2, #0]
 8006d3e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d44:	1c5a      	adds	r2, r3, #1
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	3b01      	subs	r3, #1
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d148      	bne.n	8006dfc <HAL_SPI_TransmitReceive+0x3aa>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d042      	beq.n	8006dfc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d923      	bls.n	8006dca <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68da      	ldr	r2, [r3, #12]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8c:	b292      	uxth	r2, r2
 8006d8e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d94:	1c9a      	adds	r2, r3, #2
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	3b02      	subs	r3, #2
 8006da4:	b29a      	uxth	r2, r3
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d81f      	bhi.n	8006df8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	685a      	ldr	r2, [r3, #4]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006dc6:	605a      	str	r2, [r3, #4]
 8006dc8:	e016      	b.n	8006df8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f103 020c 	add.w	r2, r3, #12
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd6:	7812      	ldrb	r2, [r2, #0]
 8006dd8:	b2d2      	uxtb	r2, r2
 8006dda:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de0:	1c5a      	adds	r2, r3, #1
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	3b01      	subs	r3, #1
 8006df0:	b29a      	uxth	r2, r3
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006dfc:	f7fc fbf2 	bl	80035e4 <HAL_GetTick>
 8006e00:	4602      	mov	r2, r0
 8006e02:	6a3b      	ldr	r3, [r7, #32]
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d803      	bhi.n	8006e14 <HAL_SPI_TransmitReceive+0x3c2>
 8006e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e12:	d102      	bne.n	8006e1a <HAL_SPI_TransmitReceive+0x3c8>
 8006e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d109      	bne.n	8006e2e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e02c      	b.n	8006e88 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f47f af55 	bne.w	8006ce4 <HAL_SPI_TransmitReceive+0x292>
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f47f af4e 	bne.w	8006ce4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e48:	6a3a      	ldr	r2, [r7, #32]
 8006e4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f000 fa5f 	bl	8007310 <SPI_EndRxTxTransaction>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d008      	beq.n	8006e6a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e00e      	b.n	8006e88 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d001      	beq.n	8006e86 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e000      	b.n	8006e88 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006e86:	2300      	movs	r3, #0
  }
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3728      	adds	r7, #40	@ 0x28
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b088      	sub	sp, #32
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006ea8:	69bb      	ldr	r3, [r7, #24]
 8006eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10e      	bne.n	8006ed0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d009      	beq.n	8006ed0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d004      	beq.n	8006ed0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	4798      	blx	r3
    return;
 8006ece:	e0ce      	b.n	800706e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006ed0:	69bb      	ldr	r3, [r7, #24]
 8006ed2:	f003 0302 	and.w	r3, r3, #2
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d009      	beq.n	8006eee <HAL_SPI_IRQHandler+0x5e>
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d004      	beq.n	8006eee <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	4798      	blx	r3
    return;
 8006eec:	e0bf      	b.n	800706e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	f003 0320 	and.w	r3, r3, #32
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d10a      	bne.n	8006f0e <HAL_SPI_IRQHandler+0x7e>
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d105      	bne.n	8006f0e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f000 80b0 	beq.w	800706e <HAL_SPI_IRQHandler+0x1de>
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	f003 0320 	and.w	r3, r3, #32
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 80aa 	beq.w	800706e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d023      	beq.n	8006f6c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	2b03      	cmp	r3, #3
 8006f2e:	d011      	beq.n	8006f54 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f34:	f043 0204 	orr.w	r2, r3, #4
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	617b      	str	r3, [r7, #20]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	617b      	str	r3, [r7, #20]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	617b      	str	r3, [r7, #20]
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	e00b      	b.n	8006f6c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f54:	2300      	movs	r3, #0
 8006f56:	613b      	str	r3, [r7, #16]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	613b      	str	r3, [r7, #16]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	613b      	str	r3, [r7, #16]
 8006f68:	693b      	ldr	r3, [r7, #16]
        return;
 8006f6a:	e080      	b.n	800706e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	f003 0320 	and.w	r3, r3, #32
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d014      	beq.n	8006fa0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f7a:	f043 0201 	orr.w	r2, r3, #1
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006f82:	2300      	movs	r3, #0
 8006f84:	60fb      	str	r3, [r7, #12]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	60fb      	str	r3, [r7, #12]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f9c:	601a      	str	r2, [r3, #0]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00c      	beq.n	8006fc4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fae:	f043 0208 	orr.w	r2, r3, #8
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	60bb      	str	r3, [r7, #8]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	60bb      	str	r3, [r7, #8]
 8006fc2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d04f      	beq.n	800706c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	685a      	ldr	r2, [r3, #4]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fda:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	f003 0302 	and.w	r3, r3, #2
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d104      	bne.n	8006ff8 <HAL_SPI_IRQHandler+0x168>
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	f003 0301 	and.w	r3, r3, #1
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d034      	beq.n	8007062 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685a      	ldr	r2, [r3, #4]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f022 0203 	bic.w	r2, r2, #3
 8007006:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800700c:	2b00      	cmp	r3, #0
 800700e:	d011      	beq.n	8007034 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007014:	4a17      	ldr	r2, [pc, #92]	@ (8007074 <HAL_SPI_IRQHandler+0x1e4>)
 8007016:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800701c:	4618      	mov	r0, r3
 800701e:	f7fc fd2f 	bl	8003a80 <HAL_DMA_Abort_IT>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d005      	beq.n	8007034 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800702c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007038:	2b00      	cmp	r3, #0
 800703a:	d016      	beq.n	800706a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007040:	4a0c      	ldr	r2, [pc, #48]	@ (8007074 <HAL_SPI_IRQHandler+0x1e4>)
 8007042:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007048:	4618      	mov	r0, r3
 800704a:	f7fc fd19 	bl	8003a80 <HAL_DMA_Abort_IT>
 800704e:	4603      	mov	r3, r0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d00a      	beq.n	800706a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007058:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8007060:	e003      	b.n	800706a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 f808 	bl	8007078 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007068:	e000      	b.n	800706c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800706a:	bf00      	nop
    return;
 800706c:	bf00      	nop
  }
}
 800706e:	3720      	adds	r7, #32
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}
 8007074:	080070a9 	.word	0x080070a9

08007078 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007080:	bf00      	nop
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800709a:	b2db      	uxtb	r3, r3
}
 800709c:	4618      	mov	r0, r3
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2200      	movs	r2, #0
 80070c2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f7ff ffd7 	bl	8007078 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80070ca:	bf00      	nop
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
	...

080070d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b088      	sub	sp, #32
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	603b      	str	r3, [r7, #0]
 80070e0:	4613      	mov	r3, r2
 80070e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80070e4:	f7fc fa7e 	bl	80035e4 <HAL_GetTick>
 80070e8:	4602      	mov	r2, r0
 80070ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ec:	1a9b      	subs	r3, r3, r2
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	4413      	add	r3, r2
 80070f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80070f4:	f7fc fa76 	bl	80035e4 <HAL_GetTick>
 80070f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80070fa:	4b39      	ldr	r3, [pc, #228]	@ (80071e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	015b      	lsls	r3, r3, #5
 8007100:	0d1b      	lsrs	r3, r3, #20
 8007102:	69fa      	ldr	r2, [r7, #28]
 8007104:	fb02 f303 	mul.w	r3, r2, r3
 8007108:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800710a:	e054      	b.n	80071b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007112:	d050      	beq.n	80071b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007114:	f7fc fa66 	bl	80035e4 <HAL_GetTick>
 8007118:	4602      	mov	r2, r0
 800711a:	69bb      	ldr	r3, [r7, #24]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	69fa      	ldr	r2, [r7, #28]
 8007120:	429a      	cmp	r2, r3
 8007122:	d902      	bls.n	800712a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d13d      	bne.n	80071a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	685a      	ldr	r2, [r3, #4]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007138:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007142:	d111      	bne.n	8007168 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800714c:	d004      	beq.n	8007158 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007156:	d107      	bne.n	8007168 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007166:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007170:	d10f      	bne.n	8007192 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007180:	601a      	str	r2, [r3, #0]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007190:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2201      	movs	r2, #1
 8007196:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2200      	movs	r2, #0
 800719e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80071a2:	2303      	movs	r3, #3
 80071a4:	e017      	b.n	80071d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d101      	bne.n	80071b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80071ac:	2300      	movs	r3, #0
 80071ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	3b01      	subs	r3, #1
 80071b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	689a      	ldr	r2, [r3, #8]
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	4013      	ands	r3, r2
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	bf0c      	ite	eq
 80071c6:	2301      	moveq	r3, #1
 80071c8:	2300      	movne	r3, #0
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	461a      	mov	r2, r3
 80071ce:	79fb      	ldrb	r3, [r7, #7]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d19b      	bne.n	800710c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80071d4:	2300      	movs	r3, #0
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3720      	adds	r7, #32
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop
 80071e0:	20000004 	.word	0x20000004

080071e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b08a      	sub	sp, #40	@ 0x28
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	607a      	str	r2, [r7, #4]
 80071f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80071f2:	2300      	movs	r3, #0
 80071f4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80071f6:	f7fc f9f5 	bl	80035e4 <HAL_GetTick>
 80071fa:	4602      	mov	r2, r0
 80071fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fe:	1a9b      	subs	r3, r3, r2
 8007200:	683a      	ldr	r2, [r7, #0]
 8007202:	4413      	add	r3, r2
 8007204:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007206:	f7fc f9ed 	bl	80035e4 <HAL_GetTick>
 800720a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	330c      	adds	r3, #12
 8007212:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007214:	4b3d      	ldr	r3, [pc, #244]	@ (800730c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	4613      	mov	r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	4413      	add	r3, r2
 800721e:	00da      	lsls	r2, r3, #3
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	0d1b      	lsrs	r3, r3, #20
 8007224:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007226:	fb02 f303 	mul.w	r3, r2, r3
 800722a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800722c:	e060      	b.n	80072f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007234:	d107      	bne.n	8007246 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d104      	bne.n	8007246 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800723c:	69fb      	ldr	r3, [r7, #28]
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	b2db      	uxtb	r3, r3
 8007242:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007244:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800724c:	d050      	beq.n	80072f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800724e:	f7fc f9c9 	bl	80035e4 <HAL_GetTick>
 8007252:	4602      	mov	r2, r0
 8007254:	6a3b      	ldr	r3, [r7, #32]
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800725a:	429a      	cmp	r2, r3
 800725c:	d902      	bls.n	8007264 <SPI_WaitFifoStateUntilTimeout+0x80>
 800725e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007260:	2b00      	cmp	r3, #0
 8007262:	d13d      	bne.n	80072e0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	685a      	ldr	r2, [r3, #4]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007272:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800727c:	d111      	bne.n	80072a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007286:	d004      	beq.n	8007292 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007290:	d107      	bne.n	80072a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072aa:	d10f      	bne.n	80072cc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072ba:	601a      	str	r2, [r3, #0]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e010      	b.n	8007302 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d101      	bne.n	80072ea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80072e6:	2300      	movs	r3, #0
 80072e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	3b01      	subs	r3, #1
 80072ee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689a      	ldr	r2, [r3, #8]
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	4013      	ands	r3, r2
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d196      	bne.n	800722e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007300:	2300      	movs	r3, #0
}
 8007302:	4618      	mov	r0, r3
 8007304:	3728      	adds	r7, #40	@ 0x28
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop
 800730c:	20000004 	.word	0x20000004

08007310 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b086      	sub	sp, #24
 8007314:	af02      	add	r7, sp, #8
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	9300      	str	r3, [sp, #0]
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2200      	movs	r2, #0
 8007324:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007328:	68f8      	ldr	r0, [r7, #12]
 800732a:	f7ff ff5b 	bl	80071e4 <SPI_WaitFifoStateUntilTimeout>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d007      	beq.n	8007344 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007338:	f043 0220 	orr.w	r2, r3, #32
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007340:	2303      	movs	r3, #3
 8007342:	e027      	b.n	8007394 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	2200      	movs	r2, #0
 800734c:	2180      	movs	r1, #128	@ 0x80
 800734e:	68f8      	ldr	r0, [r7, #12]
 8007350:	f7ff fec0 	bl	80070d4 <SPI_WaitFlagStateUntilTimeout>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d007      	beq.n	800736a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800735e:	f043 0220 	orr.w	r2, r3, #32
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007366:	2303      	movs	r3, #3
 8007368:	e014      	b.n	8007394 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	9300      	str	r3, [sp, #0]
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	2200      	movs	r2, #0
 8007372:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007376:	68f8      	ldr	r0, [r7, #12]
 8007378:	f7ff ff34 	bl	80071e4 <SPI_WaitFifoStateUntilTimeout>
 800737c:	4603      	mov	r3, r0
 800737e:	2b00      	cmp	r3, #0
 8007380:	d007      	beq.n	8007392 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007386:	f043 0220 	orr.w	r2, r3, #32
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800738e:	2303      	movs	r3, #3
 8007390:	e000      	b.n	8007394 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b082      	sub	sp, #8
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d101      	bne.n	80073ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e040      	b.n	8007430 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d106      	bne.n	80073c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f7fb f886 	bl	80024d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2224      	movs	r2, #36	@ 0x24
 80073c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f022 0201 	bic.w	r2, r2, #1
 80073d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d002      	beq.n	80073e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 fb6a 	bl	8007abc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f000 f8af 	bl	800754c <UART_SetConfig>
 80073ee:	4603      	mov	r3, r0
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d101      	bne.n	80073f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e01b      	b.n	8007430 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	685a      	ldr	r2, [r3, #4]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007406:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	689a      	ldr	r2, [r3, #8]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007416:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f042 0201 	orr.w	r2, r2, #1
 8007426:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 fbe9 	bl	8007c00 <UART_CheckIdleState>
 800742e:	4603      	mov	r3, r0
}
 8007430:	4618      	mov	r0, r3
 8007432:	3708      	adds	r7, #8
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b08a      	sub	sp, #40	@ 0x28
 800743c:	af02      	add	r7, sp, #8
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	603b      	str	r3, [r7, #0]
 8007444:	4613      	mov	r3, r2
 8007446:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800744c:	2b20      	cmp	r3, #32
 800744e:	d177      	bne.n	8007540 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d002      	beq.n	800745c <HAL_UART_Transmit+0x24>
 8007456:	88fb      	ldrh	r3, [r7, #6]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d101      	bne.n	8007460 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e070      	b.n	8007542 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2200      	movs	r2, #0
 8007464:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2221      	movs	r2, #33	@ 0x21
 800746c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800746e:	f7fc f8b9 	bl	80035e4 <HAL_GetTick>
 8007472:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	88fa      	ldrh	r2, [r7, #6]
 8007478:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	88fa      	ldrh	r2, [r7, #6]
 8007480:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800748c:	d108      	bne.n	80074a0 <HAL_UART_Transmit+0x68>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d104      	bne.n	80074a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007496:	2300      	movs	r3, #0
 8007498:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	61bb      	str	r3, [r7, #24]
 800749e:	e003      	b.n	80074a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074a4:	2300      	movs	r3, #0
 80074a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80074a8:	e02f      	b.n	800750a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	9300      	str	r3, [sp, #0]
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	2200      	movs	r2, #0
 80074b2:	2180      	movs	r1, #128	@ 0x80
 80074b4:	68f8      	ldr	r0, [r7, #12]
 80074b6:	f000 fc4b 	bl	8007d50 <UART_WaitOnFlagUntilTimeout>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d004      	beq.n	80074ca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2220      	movs	r2, #32
 80074c4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e03b      	b.n	8007542 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10b      	bne.n	80074e8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80074d0:	69bb      	ldr	r3, [r7, #24]
 80074d2:	881a      	ldrh	r2, [r3, #0]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074dc:	b292      	uxth	r2, r2
 80074de:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	3302      	adds	r3, #2
 80074e4:	61bb      	str	r3, [r7, #24]
 80074e6:	e007      	b.n	80074f8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	781a      	ldrb	r2, [r3, #0]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	3301      	adds	r3, #1
 80074f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80074fe:	b29b      	uxth	r3, r3
 8007500:	3b01      	subs	r3, #1
 8007502:	b29a      	uxth	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007510:	b29b      	uxth	r3, r3
 8007512:	2b00      	cmp	r3, #0
 8007514:	d1c9      	bne.n	80074aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	2200      	movs	r2, #0
 800751e:	2140      	movs	r1, #64	@ 0x40
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f000 fc15 	bl	8007d50 <UART_WaitOnFlagUntilTimeout>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d004      	beq.n	8007536 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2220      	movs	r2, #32
 8007530:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007532:	2303      	movs	r3, #3
 8007534:	e005      	b.n	8007542 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2220      	movs	r2, #32
 800753a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800753c:	2300      	movs	r3, #0
 800753e:	e000      	b.n	8007542 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007540:	2302      	movs	r3, #2
  }
}
 8007542:	4618      	mov	r0, r3
 8007544:	3720      	adds	r7, #32
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
	...

0800754c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800754c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007550:	b08a      	sub	sp, #40	@ 0x28
 8007552:	af00      	add	r7, sp, #0
 8007554:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007556:	2300      	movs	r3, #0
 8007558:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	689a      	ldr	r2, [r3, #8]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	431a      	orrs	r2, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	431a      	orrs	r2, r3
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	69db      	ldr	r3, [r3, #28]
 8007570:	4313      	orrs	r3, r2
 8007572:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	4ba4      	ldr	r3, [pc, #656]	@ (800780c <UART_SetConfig+0x2c0>)
 800757c:	4013      	ands	r3, r2
 800757e:	68fa      	ldr	r2, [r7, #12]
 8007580:	6812      	ldr	r2, [r2, #0]
 8007582:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007584:	430b      	orrs	r3, r1
 8007586:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	68da      	ldr	r2, [r3, #12]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	430a      	orrs	r2, r1
 800759c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	699b      	ldr	r3, [r3, #24]
 80075a2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a99      	ldr	r2, [pc, #612]	@ (8007810 <UART_SetConfig+0x2c4>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d004      	beq.n	80075b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6a1b      	ldr	r3, [r3, #32]
 80075b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075b4:	4313      	orrs	r3, r2
 80075b6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075c8:	430a      	orrs	r2, r1
 80075ca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a90      	ldr	r2, [pc, #576]	@ (8007814 <UART_SetConfig+0x2c8>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d126      	bne.n	8007624 <UART_SetConfig+0xd8>
 80075d6:	4b90      	ldr	r3, [pc, #576]	@ (8007818 <UART_SetConfig+0x2cc>)
 80075d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075dc:	f003 0303 	and.w	r3, r3, #3
 80075e0:	2b03      	cmp	r3, #3
 80075e2:	d81b      	bhi.n	800761c <UART_SetConfig+0xd0>
 80075e4:	a201      	add	r2, pc, #4	@ (adr r2, 80075ec <UART_SetConfig+0xa0>)
 80075e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ea:	bf00      	nop
 80075ec:	080075fd 	.word	0x080075fd
 80075f0:	0800760d 	.word	0x0800760d
 80075f4:	08007605 	.word	0x08007605
 80075f8:	08007615 	.word	0x08007615
 80075fc:	2301      	movs	r3, #1
 80075fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007602:	e116      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007604:	2302      	movs	r3, #2
 8007606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800760a:	e112      	b.n	8007832 <UART_SetConfig+0x2e6>
 800760c:	2304      	movs	r3, #4
 800760e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007612:	e10e      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007614:	2308      	movs	r3, #8
 8007616:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800761a:	e10a      	b.n	8007832 <UART_SetConfig+0x2e6>
 800761c:	2310      	movs	r3, #16
 800761e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007622:	e106      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a7c      	ldr	r2, [pc, #496]	@ (800781c <UART_SetConfig+0x2d0>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d138      	bne.n	80076a0 <UART_SetConfig+0x154>
 800762e:	4b7a      	ldr	r3, [pc, #488]	@ (8007818 <UART_SetConfig+0x2cc>)
 8007630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007634:	f003 030c 	and.w	r3, r3, #12
 8007638:	2b0c      	cmp	r3, #12
 800763a:	d82d      	bhi.n	8007698 <UART_SetConfig+0x14c>
 800763c:	a201      	add	r2, pc, #4	@ (adr r2, 8007644 <UART_SetConfig+0xf8>)
 800763e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007642:	bf00      	nop
 8007644:	08007679 	.word	0x08007679
 8007648:	08007699 	.word	0x08007699
 800764c:	08007699 	.word	0x08007699
 8007650:	08007699 	.word	0x08007699
 8007654:	08007689 	.word	0x08007689
 8007658:	08007699 	.word	0x08007699
 800765c:	08007699 	.word	0x08007699
 8007660:	08007699 	.word	0x08007699
 8007664:	08007681 	.word	0x08007681
 8007668:	08007699 	.word	0x08007699
 800766c:	08007699 	.word	0x08007699
 8007670:	08007699 	.word	0x08007699
 8007674:	08007691 	.word	0x08007691
 8007678:	2300      	movs	r3, #0
 800767a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800767e:	e0d8      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007680:	2302      	movs	r3, #2
 8007682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007686:	e0d4      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007688:	2304      	movs	r3, #4
 800768a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800768e:	e0d0      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007690:	2308      	movs	r3, #8
 8007692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007696:	e0cc      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007698:	2310      	movs	r3, #16
 800769a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800769e:	e0c8      	b.n	8007832 <UART_SetConfig+0x2e6>
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a5e      	ldr	r2, [pc, #376]	@ (8007820 <UART_SetConfig+0x2d4>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d125      	bne.n	80076f6 <UART_SetConfig+0x1aa>
 80076aa:	4b5b      	ldr	r3, [pc, #364]	@ (8007818 <UART_SetConfig+0x2cc>)
 80076ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076b0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80076b4:	2b30      	cmp	r3, #48	@ 0x30
 80076b6:	d016      	beq.n	80076e6 <UART_SetConfig+0x19a>
 80076b8:	2b30      	cmp	r3, #48	@ 0x30
 80076ba:	d818      	bhi.n	80076ee <UART_SetConfig+0x1a2>
 80076bc:	2b20      	cmp	r3, #32
 80076be:	d00a      	beq.n	80076d6 <UART_SetConfig+0x18a>
 80076c0:	2b20      	cmp	r3, #32
 80076c2:	d814      	bhi.n	80076ee <UART_SetConfig+0x1a2>
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <UART_SetConfig+0x182>
 80076c8:	2b10      	cmp	r3, #16
 80076ca:	d008      	beq.n	80076de <UART_SetConfig+0x192>
 80076cc:	e00f      	b.n	80076ee <UART_SetConfig+0x1a2>
 80076ce:	2300      	movs	r3, #0
 80076d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076d4:	e0ad      	b.n	8007832 <UART_SetConfig+0x2e6>
 80076d6:	2302      	movs	r3, #2
 80076d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076dc:	e0a9      	b.n	8007832 <UART_SetConfig+0x2e6>
 80076de:	2304      	movs	r3, #4
 80076e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076e4:	e0a5      	b.n	8007832 <UART_SetConfig+0x2e6>
 80076e6:	2308      	movs	r3, #8
 80076e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ec:	e0a1      	b.n	8007832 <UART_SetConfig+0x2e6>
 80076ee:	2310      	movs	r3, #16
 80076f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076f4:	e09d      	b.n	8007832 <UART_SetConfig+0x2e6>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a4a      	ldr	r2, [pc, #296]	@ (8007824 <UART_SetConfig+0x2d8>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d125      	bne.n	800774c <UART_SetConfig+0x200>
 8007700:	4b45      	ldr	r3, [pc, #276]	@ (8007818 <UART_SetConfig+0x2cc>)
 8007702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007706:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800770a:	2bc0      	cmp	r3, #192	@ 0xc0
 800770c:	d016      	beq.n	800773c <UART_SetConfig+0x1f0>
 800770e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007710:	d818      	bhi.n	8007744 <UART_SetConfig+0x1f8>
 8007712:	2b80      	cmp	r3, #128	@ 0x80
 8007714:	d00a      	beq.n	800772c <UART_SetConfig+0x1e0>
 8007716:	2b80      	cmp	r3, #128	@ 0x80
 8007718:	d814      	bhi.n	8007744 <UART_SetConfig+0x1f8>
 800771a:	2b00      	cmp	r3, #0
 800771c:	d002      	beq.n	8007724 <UART_SetConfig+0x1d8>
 800771e:	2b40      	cmp	r3, #64	@ 0x40
 8007720:	d008      	beq.n	8007734 <UART_SetConfig+0x1e8>
 8007722:	e00f      	b.n	8007744 <UART_SetConfig+0x1f8>
 8007724:	2300      	movs	r3, #0
 8007726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800772a:	e082      	b.n	8007832 <UART_SetConfig+0x2e6>
 800772c:	2302      	movs	r3, #2
 800772e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007732:	e07e      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007734:	2304      	movs	r3, #4
 8007736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800773a:	e07a      	b.n	8007832 <UART_SetConfig+0x2e6>
 800773c:	2308      	movs	r3, #8
 800773e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007742:	e076      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007744:	2310      	movs	r3, #16
 8007746:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800774a:	e072      	b.n	8007832 <UART_SetConfig+0x2e6>
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a35      	ldr	r2, [pc, #212]	@ (8007828 <UART_SetConfig+0x2dc>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d12a      	bne.n	80077ac <UART_SetConfig+0x260>
 8007756:	4b30      	ldr	r3, [pc, #192]	@ (8007818 <UART_SetConfig+0x2cc>)
 8007758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800775c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007760:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007764:	d01a      	beq.n	800779c <UART_SetConfig+0x250>
 8007766:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800776a:	d81b      	bhi.n	80077a4 <UART_SetConfig+0x258>
 800776c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007770:	d00c      	beq.n	800778c <UART_SetConfig+0x240>
 8007772:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007776:	d815      	bhi.n	80077a4 <UART_SetConfig+0x258>
 8007778:	2b00      	cmp	r3, #0
 800777a:	d003      	beq.n	8007784 <UART_SetConfig+0x238>
 800777c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007780:	d008      	beq.n	8007794 <UART_SetConfig+0x248>
 8007782:	e00f      	b.n	80077a4 <UART_SetConfig+0x258>
 8007784:	2300      	movs	r3, #0
 8007786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800778a:	e052      	b.n	8007832 <UART_SetConfig+0x2e6>
 800778c:	2302      	movs	r3, #2
 800778e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007792:	e04e      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007794:	2304      	movs	r3, #4
 8007796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800779a:	e04a      	b.n	8007832 <UART_SetConfig+0x2e6>
 800779c:	2308      	movs	r3, #8
 800779e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077a2:	e046      	b.n	8007832 <UART_SetConfig+0x2e6>
 80077a4:	2310      	movs	r3, #16
 80077a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077aa:	e042      	b.n	8007832 <UART_SetConfig+0x2e6>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a17      	ldr	r2, [pc, #92]	@ (8007810 <UART_SetConfig+0x2c4>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d13a      	bne.n	800782c <UART_SetConfig+0x2e0>
 80077b6:	4b18      	ldr	r3, [pc, #96]	@ (8007818 <UART_SetConfig+0x2cc>)
 80077b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077c4:	d01a      	beq.n	80077fc <UART_SetConfig+0x2b0>
 80077c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077ca:	d81b      	bhi.n	8007804 <UART_SetConfig+0x2b8>
 80077cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077d0:	d00c      	beq.n	80077ec <UART_SetConfig+0x2a0>
 80077d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077d6:	d815      	bhi.n	8007804 <UART_SetConfig+0x2b8>
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d003      	beq.n	80077e4 <UART_SetConfig+0x298>
 80077dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077e0:	d008      	beq.n	80077f4 <UART_SetConfig+0x2a8>
 80077e2:	e00f      	b.n	8007804 <UART_SetConfig+0x2b8>
 80077e4:	2300      	movs	r3, #0
 80077e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ea:	e022      	b.n	8007832 <UART_SetConfig+0x2e6>
 80077ec:	2302      	movs	r3, #2
 80077ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077f2:	e01e      	b.n	8007832 <UART_SetConfig+0x2e6>
 80077f4:	2304      	movs	r3, #4
 80077f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077fa:	e01a      	b.n	8007832 <UART_SetConfig+0x2e6>
 80077fc:	2308      	movs	r3, #8
 80077fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007802:	e016      	b.n	8007832 <UART_SetConfig+0x2e6>
 8007804:	2310      	movs	r3, #16
 8007806:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800780a:	e012      	b.n	8007832 <UART_SetConfig+0x2e6>
 800780c:	efff69f3 	.word	0xefff69f3
 8007810:	40008000 	.word	0x40008000
 8007814:	40013800 	.word	0x40013800
 8007818:	40021000 	.word	0x40021000
 800781c:	40004400 	.word	0x40004400
 8007820:	40004800 	.word	0x40004800
 8007824:	40004c00 	.word	0x40004c00
 8007828:	40005000 	.word	0x40005000
 800782c:	2310      	movs	r3, #16
 800782e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a9f      	ldr	r2, [pc, #636]	@ (8007ab4 <UART_SetConfig+0x568>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d17a      	bne.n	8007932 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800783c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007840:	2b08      	cmp	r3, #8
 8007842:	d824      	bhi.n	800788e <UART_SetConfig+0x342>
 8007844:	a201      	add	r2, pc, #4	@ (adr r2, 800784c <UART_SetConfig+0x300>)
 8007846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800784a:	bf00      	nop
 800784c:	08007871 	.word	0x08007871
 8007850:	0800788f 	.word	0x0800788f
 8007854:	08007879 	.word	0x08007879
 8007858:	0800788f 	.word	0x0800788f
 800785c:	0800787f 	.word	0x0800787f
 8007860:	0800788f 	.word	0x0800788f
 8007864:	0800788f 	.word	0x0800788f
 8007868:	0800788f 	.word	0x0800788f
 800786c:	08007887 	.word	0x08007887
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007870:	f7fe faea 	bl	8005e48 <HAL_RCC_GetPCLK1Freq>
 8007874:	61f8      	str	r0, [r7, #28]
        break;
 8007876:	e010      	b.n	800789a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007878:	4b8f      	ldr	r3, [pc, #572]	@ (8007ab8 <UART_SetConfig+0x56c>)
 800787a:	61fb      	str	r3, [r7, #28]
        break;
 800787c:	e00d      	b.n	800789a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800787e:	f7fe fa4b 	bl	8005d18 <HAL_RCC_GetSysClockFreq>
 8007882:	61f8      	str	r0, [r7, #28]
        break;
 8007884:	e009      	b.n	800789a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007886:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800788a:	61fb      	str	r3, [r7, #28]
        break;
 800788c:	e005      	b.n	800789a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800788e:	2300      	movs	r3, #0
 8007890:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007898:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 80fb 	beq.w	8007a98 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	685a      	ldr	r2, [r3, #4]
 80078a6:	4613      	mov	r3, r2
 80078a8:	005b      	lsls	r3, r3, #1
 80078aa:	4413      	add	r3, r2
 80078ac:	69fa      	ldr	r2, [r7, #28]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d305      	bcc.n	80078be <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80078b8:	69fa      	ldr	r2, [r7, #28]
 80078ba:	429a      	cmp	r2, r3
 80078bc:	d903      	bls.n	80078c6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80078c4:	e0e8      	b.n	8007a98 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	2200      	movs	r2, #0
 80078ca:	461c      	mov	r4, r3
 80078cc:	4615      	mov	r5, r2
 80078ce:	f04f 0200 	mov.w	r2, #0
 80078d2:	f04f 0300 	mov.w	r3, #0
 80078d6:	022b      	lsls	r3, r5, #8
 80078d8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80078dc:	0222      	lsls	r2, r4, #8
 80078de:	68f9      	ldr	r1, [r7, #12]
 80078e0:	6849      	ldr	r1, [r1, #4]
 80078e2:	0849      	lsrs	r1, r1, #1
 80078e4:	2000      	movs	r0, #0
 80078e6:	4688      	mov	r8, r1
 80078e8:	4681      	mov	r9, r0
 80078ea:	eb12 0a08 	adds.w	sl, r2, r8
 80078ee:	eb43 0b09 	adc.w	fp, r3, r9
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	603b      	str	r3, [r7, #0]
 80078fa:	607a      	str	r2, [r7, #4]
 80078fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007900:	4650      	mov	r0, sl
 8007902:	4659      	mov	r1, fp
 8007904:	f7f9 f9a0 	bl	8000c48 <__aeabi_uldivmod>
 8007908:	4602      	mov	r2, r0
 800790a:	460b      	mov	r3, r1
 800790c:	4613      	mov	r3, r2
 800790e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007910:	69bb      	ldr	r3, [r7, #24]
 8007912:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007916:	d308      	bcc.n	800792a <UART_SetConfig+0x3de>
 8007918:	69bb      	ldr	r3, [r7, #24]
 800791a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800791e:	d204      	bcs.n	800792a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	60da      	str	r2, [r3, #12]
 8007928:	e0b6      	b.n	8007a98 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007930:	e0b2      	b.n	8007a98 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	69db      	ldr	r3, [r3, #28]
 8007936:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800793a:	d15e      	bne.n	80079fa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800793c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007940:	2b08      	cmp	r3, #8
 8007942:	d828      	bhi.n	8007996 <UART_SetConfig+0x44a>
 8007944:	a201      	add	r2, pc, #4	@ (adr r2, 800794c <UART_SetConfig+0x400>)
 8007946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800794a:	bf00      	nop
 800794c:	08007971 	.word	0x08007971
 8007950:	08007979 	.word	0x08007979
 8007954:	08007981 	.word	0x08007981
 8007958:	08007997 	.word	0x08007997
 800795c:	08007987 	.word	0x08007987
 8007960:	08007997 	.word	0x08007997
 8007964:	08007997 	.word	0x08007997
 8007968:	08007997 	.word	0x08007997
 800796c:	0800798f 	.word	0x0800798f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007970:	f7fe fa6a 	bl	8005e48 <HAL_RCC_GetPCLK1Freq>
 8007974:	61f8      	str	r0, [r7, #28]
        break;
 8007976:	e014      	b.n	80079a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007978:	f7fe fa7c 	bl	8005e74 <HAL_RCC_GetPCLK2Freq>
 800797c:	61f8      	str	r0, [r7, #28]
        break;
 800797e:	e010      	b.n	80079a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007980:	4b4d      	ldr	r3, [pc, #308]	@ (8007ab8 <UART_SetConfig+0x56c>)
 8007982:	61fb      	str	r3, [r7, #28]
        break;
 8007984:	e00d      	b.n	80079a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007986:	f7fe f9c7 	bl	8005d18 <HAL_RCC_GetSysClockFreq>
 800798a:	61f8      	str	r0, [r7, #28]
        break;
 800798c:	e009      	b.n	80079a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800798e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007992:	61fb      	str	r3, [r7, #28]
        break;
 8007994:	e005      	b.n	80079a2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007996:	2300      	movs	r3, #0
 8007998:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80079a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d077      	beq.n	8007a98 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80079a8:	69fb      	ldr	r3, [r7, #28]
 80079aa:	005a      	lsls	r2, r3, #1
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	085b      	lsrs	r3, r3, #1
 80079b2:	441a      	add	r2, r3
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80079bc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079be:	69bb      	ldr	r3, [r7, #24]
 80079c0:	2b0f      	cmp	r3, #15
 80079c2:	d916      	bls.n	80079f2 <UART_SetConfig+0x4a6>
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079ca:	d212      	bcs.n	80079f2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	f023 030f 	bic.w	r3, r3, #15
 80079d4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079d6:	69bb      	ldr	r3, [r7, #24]
 80079d8:	085b      	lsrs	r3, r3, #1
 80079da:	b29b      	uxth	r3, r3
 80079dc:	f003 0307 	and.w	r3, r3, #7
 80079e0:	b29a      	uxth	r2, r3
 80079e2:	8afb      	ldrh	r3, [r7, #22]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	8afa      	ldrh	r2, [r7, #22]
 80079ee:	60da      	str	r2, [r3, #12]
 80079f0:	e052      	b.n	8007a98 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80079f2:	2301      	movs	r3, #1
 80079f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80079f8:	e04e      	b.n	8007a98 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80079fe:	2b08      	cmp	r3, #8
 8007a00:	d827      	bhi.n	8007a52 <UART_SetConfig+0x506>
 8007a02:	a201      	add	r2, pc, #4	@ (adr r2, 8007a08 <UART_SetConfig+0x4bc>)
 8007a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a08:	08007a2d 	.word	0x08007a2d
 8007a0c:	08007a35 	.word	0x08007a35
 8007a10:	08007a3d 	.word	0x08007a3d
 8007a14:	08007a53 	.word	0x08007a53
 8007a18:	08007a43 	.word	0x08007a43
 8007a1c:	08007a53 	.word	0x08007a53
 8007a20:	08007a53 	.word	0x08007a53
 8007a24:	08007a53 	.word	0x08007a53
 8007a28:	08007a4b 	.word	0x08007a4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a2c:	f7fe fa0c 	bl	8005e48 <HAL_RCC_GetPCLK1Freq>
 8007a30:	61f8      	str	r0, [r7, #28]
        break;
 8007a32:	e014      	b.n	8007a5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a34:	f7fe fa1e 	bl	8005e74 <HAL_RCC_GetPCLK2Freq>
 8007a38:	61f8      	str	r0, [r7, #28]
        break;
 8007a3a:	e010      	b.n	8007a5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8007ab8 <UART_SetConfig+0x56c>)
 8007a3e:	61fb      	str	r3, [r7, #28]
        break;
 8007a40:	e00d      	b.n	8007a5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a42:	f7fe f969 	bl	8005d18 <HAL_RCC_GetSysClockFreq>
 8007a46:	61f8      	str	r0, [r7, #28]
        break;
 8007a48:	e009      	b.n	8007a5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a4e:	61fb      	str	r3, [r7, #28]
        break;
 8007a50:	e005      	b.n	8007a5e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a5c:	bf00      	nop
    }

    if (pclk != 0U)
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d019      	beq.n	8007a98 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	085a      	lsrs	r2, r3, #1
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	441a      	add	r2, r3
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a76:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a78:	69bb      	ldr	r3, [r7, #24]
 8007a7a:	2b0f      	cmp	r3, #15
 8007a7c:	d909      	bls.n	8007a92 <UART_SetConfig+0x546>
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a84:	d205      	bcs.n	8007a92 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	b29a      	uxth	r2, r3
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	60da      	str	r2, [r3, #12]
 8007a90:	e002      	b.n	8007a98 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007aa4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3728      	adds	r7, #40	@ 0x28
 8007aac:	46bd      	mov	sp, r7
 8007aae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ab2:	bf00      	nop
 8007ab4:	40008000 	.word	0x40008000
 8007ab8:	00f42400 	.word	0x00f42400

08007abc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac8:	f003 0308 	and.w	r3, r3, #8
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d00a      	beq.n	8007ae6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	430a      	orrs	r2, r1
 8007ae4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d00a      	beq.n	8007b08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	430a      	orrs	r2, r1
 8007b06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b0c:	f003 0302 	and.w	r3, r3, #2
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d00a      	beq.n	8007b2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	430a      	orrs	r2, r1
 8007b28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b2e:	f003 0304 	and.w	r3, r3, #4
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d00a      	beq.n	8007b4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	430a      	orrs	r2, r1
 8007b4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b50:	f003 0310 	and.w	r3, r3, #16
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00a      	beq.n	8007b6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	430a      	orrs	r2, r1
 8007b6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b72:	f003 0320 	and.w	r3, r3, #32
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d00a      	beq.n	8007b90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	430a      	orrs	r2, r1
 8007b8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d01a      	beq.n	8007bd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	430a      	orrs	r2, r1
 8007bb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bba:	d10a      	bne.n	8007bd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	430a      	orrs	r2, r1
 8007bd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00a      	beq.n	8007bf4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	430a      	orrs	r2, r1
 8007bf2:	605a      	str	r2, [r3, #4]
  }
}
 8007bf4:	bf00      	nop
 8007bf6:	370c      	adds	r7, #12
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b098      	sub	sp, #96	@ 0x60
 8007c04:	af02      	add	r7, sp, #8
 8007c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c10:	f7fb fce8 	bl	80035e4 <HAL_GetTick>
 8007c14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f003 0308 	and.w	r3, r3, #8
 8007c20:	2b08      	cmp	r3, #8
 8007c22:	d12e      	bne.n	8007c82 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c28:	9300      	str	r3, [sp, #0]
 8007c2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 f88c 	bl	8007d50 <UART_WaitOnFlagUntilTimeout>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d021      	beq.n	8007c82 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c46:	e853 3f00 	ldrex	r3, [r3]
 8007c4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c52:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	461a      	mov	r2, r3
 8007c5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c5e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c64:	e841 2300 	strex	r3, r2, [r1]
 8007c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1e6      	bne.n	8007c3e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2220      	movs	r2, #32
 8007c74:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e062      	b.n	8007d48 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f003 0304 	and.w	r3, r3, #4
 8007c8c:	2b04      	cmp	r3, #4
 8007c8e:	d149      	bne.n	8007d24 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c90:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c94:	9300      	str	r3, [sp, #0]
 8007c96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 f856 	bl	8007d50 <UART_WaitOnFlagUntilTimeout>
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d03c      	beq.n	8007d24 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb2:	e853 3f00 	ldrex	r3, [r3]
 8007cb6:	623b      	str	r3, [r7, #32]
   return(result);
 8007cb8:	6a3b      	ldr	r3, [r7, #32]
 8007cba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8007cca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ccc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007cce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cd0:	e841 2300 	strex	r3, r2, [r1]
 8007cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1e6      	bne.n	8007caa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	3308      	adds	r3, #8
 8007ce2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	e853 3f00 	ldrex	r3, [r3]
 8007cea:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 0301 	bic.w	r3, r3, #1
 8007cf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	3308      	adds	r3, #8
 8007cfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cfc:	61fa      	str	r2, [r7, #28]
 8007cfe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d00:	69b9      	ldr	r1, [r7, #24]
 8007d02:	69fa      	ldr	r2, [r7, #28]
 8007d04:	e841 2300 	strex	r3, r2, [r1]
 8007d08:	617b      	str	r3, [r7, #20]
   return(result);
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d1e5      	bne.n	8007cdc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2220      	movs	r2, #32
 8007d14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d20:	2303      	movs	r3, #3
 8007d22:	e011      	b.n	8007d48 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2220      	movs	r2, #32
 8007d28:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2220      	movs	r2, #32
 8007d2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007d46:	2300      	movs	r3, #0
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3758      	adds	r7, #88	@ 0x58
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	603b      	str	r3, [r7, #0]
 8007d5c:	4613      	mov	r3, r2
 8007d5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d60:	e04f      	b.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d68:	d04b      	beq.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d6a:	f7fb fc3b 	bl	80035e4 <HAL_GetTick>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	1ad3      	subs	r3, r2, r3
 8007d74:	69ba      	ldr	r2, [r7, #24]
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d302      	bcc.n	8007d80 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d80:	2303      	movs	r3, #3
 8007d82:	e04e      	b.n	8007e22 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f003 0304 	and.w	r3, r3, #4
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d037      	beq.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	2b80      	cmp	r3, #128	@ 0x80
 8007d96:	d034      	beq.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	2b40      	cmp	r3, #64	@ 0x40
 8007d9c:	d031      	beq.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	69db      	ldr	r3, [r3, #28]
 8007da4:	f003 0308 	and.w	r3, r3, #8
 8007da8:	2b08      	cmp	r3, #8
 8007daa:	d110      	bne.n	8007dce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2208      	movs	r2, #8
 8007db2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007db4:	68f8      	ldr	r0, [r7, #12]
 8007db6:	f000 f838 	bl	8007e2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2208      	movs	r2, #8
 8007dbe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e029      	b.n	8007e22 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	69db      	ldr	r3, [r3, #28]
 8007dd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007dd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ddc:	d111      	bne.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007de6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f000 f81e 	bl	8007e2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2220      	movs	r2, #32
 8007df2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007dfe:	2303      	movs	r3, #3
 8007e00:	e00f      	b.n	8007e22 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	69da      	ldr	r2, [r3, #28]
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	68ba      	ldr	r2, [r7, #8]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	bf0c      	ite	eq
 8007e12:	2301      	moveq	r3, #1
 8007e14:	2300      	movne	r3, #0
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	461a      	mov	r2, r3
 8007e1a:	79fb      	ldrb	r3, [r7, #7]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d0a0      	beq.n	8007d62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e20:	2300      	movs	r3, #0
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3710      	adds	r7, #16
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}

08007e2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e2a:	b480      	push	{r7}
 8007e2c:	b095      	sub	sp, #84	@ 0x54
 8007e2e:	af00      	add	r7, sp, #0
 8007e30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e3a:	e853 3f00 	ldrex	r3, [r3]
 8007e3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e50:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e52:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e58:	e841 2300 	strex	r3, r2, [r1]
 8007e5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1e6      	bne.n	8007e32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	3308      	adds	r3, #8
 8007e6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
 8007e6e:	e853 3f00 	ldrex	r3, [r3]
 8007e72:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e74:	69fb      	ldr	r3, [r7, #28]
 8007e76:	f023 0301 	bic.w	r3, r3, #1
 8007e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	3308      	adds	r3, #8
 8007e82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e8c:	e841 2300 	strex	r3, r2, [r1]
 8007e90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1e5      	bne.n	8007e64 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d118      	bne.n	8007ed2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	e853 3f00 	ldrex	r3, [r3]
 8007eac:	60bb      	str	r3, [r7, #8]
   return(result);
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	f023 0310 	bic.w	r3, r3, #16
 8007eb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	461a      	mov	r2, r3
 8007ebc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ebe:	61bb      	str	r3, [r7, #24]
 8007ec0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec2:	6979      	ldr	r1, [r7, #20]
 8007ec4:	69ba      	ldr	r2, [r7, #24]
 8007ec6:	e841 2300 	strex	r3, r2, [r1]
 8007eca:	613b      	str	r3, [r7, #16]
   return(result);
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1e6      	bne.n	8007ea0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2220      	movs	r2, #32
 8007ed6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007ee6:	bf00      	nop
 8007ee8:	3754      	adds	r7, #84	@ 0x54
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr

08007ef2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b084      	sub	sp, #16
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	f107 001c 	add.w	r0, r7, #28
 8007f00:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fa69 	bl	80083e8 <USB_CoreReset>
 8007f16:	4603      	mov	r3, r0
 8007f18:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007f1a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d106      	bne.n	8007f30 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f26:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f2e:	e005      	b.n	8007f3c <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f34:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3710      	adds	r7, #16
 8007f42:	46bd      	mov	sp, r7
 8007f44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f48:	b004      	add	sp, #16
 8007f4a:	4770      	bx	lr

08007f4c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	f023 0201 	bic.w	r2, r3, #1
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f60:	2300      	movs	r3, #0
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	370c      	adds	r7, #12
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr

08007f6e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007f6e:	b580      	push	{r7, lr}
 8007f70:	b084      	sub	sp, #16
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
 8007f76:	460b      	mov	r3, r1
 8007f78:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	68db      	ldr	r3, [r3, #12]
 8007f82:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007f8a:	78fb      	ldrb	r3, [r7, #3]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d115      	bne.n	8007fbc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007f9c:	200a      	movs	r0, #10
 8007f9e:	f7fb fb2d 	bl	80035fc <HAL_Delay>
      ms += 10U;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	330a      	adds	r3, #10
 8007fa6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 fa0f 	bl	80083cc <USB_GetMode>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d01e      	beq.n	8007ff2 <USB_SetCurrentMode+0x84>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2bc7      	cmp	r3, #199	@ 0xc7
 8007fb8:	d9f0      	bls.n	8007f9c <USB_SetCurrentMode+0x2e>
 8007fba:	e01a      	b.n	8007ff2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007fbc:	78fb      	ldrb	r3, [r7, #3]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d115      	bne.n	8007fee <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007fce:	200a      	movs	r0, #10
 8007fd0:	f7fb fb14 	bl	80035fc <HAL_Delay>
      ms += 10U;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	330a      	adds	r3, #10
 8007fd8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f000 f9f6 	bl	80083cc <USB_GetMode>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d005      	beq.n	8007ff2 <USB_SetCurrentMode+0x84>
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	2bc7      	cmp	r3, #199	@ 0xc7
 8007fea:	d9f0      	bls.n	8007fce <USB_SetCurrentMode+0x60>
 8007fec:	e001      	b.n	8007ff2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e005      	b.n	8007ffe <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2bc8      	cmp	r3, #200	@ 0xc8
 8007ff6:	d101      	bne.n	8007ffc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e000      	b.n	8007ffe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
	...

08008008 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008008:	b084      	sub	sp, #16
 800800a:	b580      	push	{r7, lr}
 800800c:	b086      	sub	sp, #24
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
 8008012:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008016:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800801a:	2300      	movs	r3, #0
 800801c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008022:	2300      	movs	r3, #0
 8008024:	613b      	str	r3, [r7, #16]
 8008026:	e009      	b.n	800803c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008028:	687a      	ldr	r2, [r7, #4]
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	3340      	adds	r3, #64	@ 0x40
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	4413      	add	r3, r2
 8008032:	2200      	movs	r2, #0
 8008034:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	3301      	adds	r3, #1
 800803a:	613b      	str	r3, [r7, #16]
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	2b0e      	cmp	r3, #14
 8008040:	d9f2      	bls.n	8008028 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008042:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008046:	2b00      	cmp	r3, #0
 8008048:	d11c      	bne.n	8008084 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008058:	f043 0302 	orr.w	r3, r3, #2
 800805c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008062:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	e005      	b.n	8008090 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008088:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008096:	461a      	mov	r2, r3
 8008098:	2300      	movs	r3, #0
 800809a:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800809c:	2103      	movs	r1, #3
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 f95a 	bl	8008358 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80080a4:	2110      	movs	r1, #16
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 f8f6 	bl	8008298 <USB_FlushTxFifo>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d001      	beq.n	80080b6 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 f920 	bl	80082fc <USB_FlushRxFifo>
 80080bc:	4603      	mov	r3, r0
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d001      	beq.n	80080c6 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080cc:	461a      	mov	r2, r3
 80080ce:	2300      	movs	r3, #0
 80080d0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080d8:	461a      	mov	r2, r3
 80080da:	2300      	movs	r3, #0
 80080dc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e4:	461a      	mov	r2, r3
 80080e6:	2300      	movs	r3, #0
 80080e8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080ea:	2300      	movs	r3, #0
 80080ec:	613b      	str	r3, [r7, #16]
 80080ee:	e043      	b.n	8008178 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008102:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008106:	d118      	bne.n	800813a <USB_DevInit+0x132>
    {
      if (i == 0U)
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10a      	bne.n	8008124 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	015a      	lsls	r2, r3, #5
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	4413      	add	r3, r2
 8008116:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800811a:	461a      	mov	r2, r3
 800811c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008120:	6013      	str	r3, [r2, #0]
 8008122:	e013      	b.n	800814c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	015a      	lsls	r2, r3, #5
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	4413      	add	r3, r2
 800812c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008130:	461a      	mov	r2, r3
 8008132:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008136:	6013      	str	r3, [r2, #0]
 8008138:	e008      	b.n	800814c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	015a      	lsls	r2, r3, #5
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	4413      	add	r3, r2
 8008142:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008146:	461a      	mov	r2, r3
 8008148:	2300      	movs	r3, #0
 800814a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	015a      	lsls	r2, r3, #5
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	4413      	add	r3, r2
 8008154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008158:	461a      	mov	r2, r3
 800815a:	2300      	movs	r3, #0
 800815c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	015a      	lsls	r2, r3, #5
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	4413      	add	r3, r2
 8008166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800816a:	461a      	mov	r2, r3
 800816c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008170:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	3301      	adds	r3, #1
 8008176:	613b      	str	r3, [r7, #16]
 8008178:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800817c:	461a      	mov	r2, r3
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	4293      	cmp	r3, r2
 8008182:	d3b5      	bcc.n	80080f0 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008184:	2300      	movs	r3, #0
 8008186:	613b      	str	r3, [r7, #16]
 8008188:	e043      	b.n	8008212 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	015a      	lsls	r2, r3, #5
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	4413      	add	r3, r2
 8008192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800819c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081a0:	d118      	bne.n	80081d4 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d10a      	bne.n	80081be <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	015a      	lsls	r2, r3, #5
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	4413      	add	r3, r2
 80081b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b4:	461a      	mov	r2, r3
 80081b6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80081ba:	6013      	str	r3, [r2, #0]
 80081bc:	e013      	b.n	80081e6 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	015a      	lsls	r2, r3, #5
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	4413      	add	r3, r2
 80081c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081ca:	461a      	mov	r2, r3
 80081cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80081d0:	6013      	str	r3, [r2, #0]
 80081d2:	e008      	b.n	80081e6 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	015a      	lsls	r2, r3, #5
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	4413      	add	r3, r2
 80081dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e0:	461a      	mov	r2, r3
 80081e2:	2300      	movs	r3, #0
 80081e4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	015a      	lsls	r2, r3, #5
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	4413      	add	r3, r2
 80081ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f2:	461a      	mov	r2, r3
 80081f4:	2300      	movs	r3, #0
 80081f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	015a      	lsls	r2, r3, #5
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	4413      	add	r3, r2
 8008200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008204:	461a      	mov	r2, r3
 8008206:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800820a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	3301      	adds	r3, #1
 8008210:	613b      	str	r3, [r7, #16]
 8008212:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008216:	461a      	mov	r2, r3
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	4293      	cmp	r3, r2
 800821c:	d3b5      	bcc.n	800818a <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800822c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008230:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800823e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	699b      	ldr	r3, [r3, #24]
 8008244:	f043 0210 	orr.w	r2, r3, #16
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	699a      	ldr	r2, [r3, #24]
 8008250:	4b10      	ldr	r3, [pc, #64]	@ (8008294 <USB_DevInit+0x28c>)
 8008252:	4313      	orrs	r3, r2
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008258:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800825c:	2b00      	cmp	r3, #0
 800825e:	d005      	beq.n	800826c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	699b      	ldr	r3, [r3, #24]
 8008264:	f043 0208 	orr.w	r2, r3, #8
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800826c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008270:	2b01      	cmp	r3, #1
 8008272:	d107      	bne.n	8008284 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800827c:	f043 0304 	orr.w	r3, r3, #4
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008284:	7dfb      	ldrb	r3, [r7, #23]
}
 8008286:	4618      	mov	r0, r3
 8008288:	3718      	adds	r7, #24
 800828a:	46bd      	mov	sp, r7
 800828c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008290:	b004      	add	sp, #16
 8008292:	4770      	bx	lr
 8008294:	803c3800 	.word	0x803c3800

08008298 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008298:	b480      	push	{r7}
 800829a:	b085      	sub	sp, #20
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
 80082a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80082a2:	2300      	movs	r3, #0
 80082a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	3301      	adds	r3, #1
 80082aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082b2:	d901      	bls.n	80082b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80082b4:	2303      	movs	r3, #3
 80082b6:	e01b      	b.n	80082f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	691b      	ldr	r3, [r3, #16]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	daf2      	bge.n	80082a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80082c0:	2300      	movs	r3, #0
 80082c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	019b      	lsls	r3, r3, #6
 80082c8:	f043 0220 	orr.w	r2, r3, #32
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	3301      	adds	r3, #1
 80082d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082dc:	d901      	bls.n	80082e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e006      	b.n	80082f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	f003 0320 	and.w	r3, r3, #32
 80082ea:	2b20      	cmp	r3, #32
 80082ec:	d0f0      	beq.n	80082d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3714      	adds	r7, #20
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr

080082fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	3301      	adds	r3, #1
 800830c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008314:	d901      	bls.n	800831a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008316:	2303      	movs	r3, #3
 8008318:	e018      	b.n	800834c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	691b      	ldr	r3, [r3, #16]
 800831e:	2b00      	cmp	r3, #0
 8008320:	daf2      	bge.n	8008308 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008322:	2300      	movs	r3, #0
 8008324:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2210      	movs	r2, #16
 800832a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	3301      	adds	r3, #1
 8008330:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008338:	d901      	bls.n	800833e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800833a:	2303      	movs	r3, #3
 800833c:	e006      	b.n	800834c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	f003 0310 	and.w	r3, r3, #16
 8008346:	2b10      	cmp	r3, #16
 8008348:	d0f0      	beq.n	800832c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3714      	adds	r7, #20
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008358:	b480      	push	{r7}
 800835a:	b085      	sub	sp, #20
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
 8008360:	460b      	mov	r3, r1
 8008362:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	78fb      	ldrb	r3, [r7, #3]
 8008372:	68f9      	ldr	r1, [r7, #12]
 8008374:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008378:	4313      	orrs	r3, r2
 800837a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	3714      	adds	r7, #20
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr

0800838a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800838a:	b480      	push	{r7}
 800838c:	b085      	sub	sp, #20
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80083a4:	f023 0303 	bic.w	r3, r3, #3
 80083a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083b8:	f043 0302 	orr.w	r3, r3, #2
 80083bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083be:	2300      	movs	r3, #0
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3714      	adds	r7, #20
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr

080083cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	695b      	ldr	r3, [r3, #20]
 80083d8:	f003 0301 	and.w	r3, r3, #1
}
 80083dc:	4618      	mov	r0, r3
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80083f0:	2300      	movs	r3, #0
 80083f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	3301      	adds	r3, #1
 80083f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008400:	d901      	bls.n	8008406 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008402:	2303      	movs	r3, #3
 8008404:	e01b      	b.n	800843e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	2b00      	cmp	r3, #0
 800840c:	daf2      	bge.n	80083f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800840e:	2300      	movs	r3, #0
 8008410:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	f043 0201 	orr.w	r2, r3, #1
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	3301      	adds	r3, #1
 8008422:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800842a:	d901      	bls.n	8008430 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800842c:	2303      	movs	r3, #3
 800842e:	e006      	b.n	800843e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	691b      	ldr	r3, [r3, #16]
 8008434:	f003 0301 	and.w	r3, r3, #1
 8008438:	2b01      	cmp	r3, #1
 800843a:	d0f0      	beq.n	800841e <USB_CoreReset+0x36>

  return HAL_OK;
 800843c:	2300      	movs	r3, #0
}
 800843e:	4618      	mov	r0, r3
 8008440:	3714      	adds	r7, #20
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr

0800844a <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b08c      	sub	sp, #48	@ 0x30
 800844e:	af00      	add	r7, sp, #0
 8008450:	603b      	str	r3, [r7, #0]
 8008452:	4603      	mov	r3, r0
 8008454:	71fb      	strb	r3, [r7, #7]
 8008456:	460b      	mov	r3, r1
 8008458:	71bb      	strb	r3, [r7, #6]
 800845a:	4613      	mov	r3, r2
 800845c:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 800845e:	79fb      	ldrb	r3, [r7, #7]
 8008460:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 8008462:	79bb      	ldrb	r3, [r7, #6]
 8008464:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 8008466:	797b      	ldrb	r3, [r7, #5]
 8008468:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800846a:	f107 030c 	add.w	r3, r7, #12
 800846e:	2207      	movs	r2, #7
 8008470:	2100      	movs	r1, #0
 8008472:	4618      	mov	r0, r3
 8008474:	f004 fe1a 	bl	800d0ac <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008478:	f107 0318 	add.w	r3, r7, #24
 800847c:	2218      	movs	r2, #24
 800847e:	2100      	movs	r1, #0
 8008480:	4618      	mov	r0, r3
 8008482:	f004 fe13 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008486:	233f      	movs	r3, #63	@ 0x3f
 8008488:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 800848a:	238a      	movs	r3, #138	@ 0x8a
 800848c:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 800848e:	f107 0314 	add.w	r3, r7, #20
 8008492:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8008494:	2303      	movs	r3, #3
 8008496:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 8008498:	f107 030c 	add.w	r3, r7, #12
 800849c:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 800849e:	2307      	movs	r3, #7
 80084a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 80084a2:	f107 0318 	add.w	r3, r7, #24
 80084a6:	2100      	movs	r1, #0
 80084a8:	4618      	mov	r0, r3
 80084aa:	f000 ff41 	bl	8009330 <hci_send_req>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	da01      	bge.n	80084b8 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 80084b4:	23ff      	movs	r3, #255	@ 0xff
 80084b6:	e014      	b.n	80084e2 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 80084b8:	7b3b      	ldrb	r3, [r7, #12]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d001      	beq.n	80084c2 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 80084be:	7b3b      	ldrb	r3, [r7, #12]
 80084c0:	e00f      	b.n	80084e2 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 80084c2:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 80084c6:	b29a      	uxth	r2, r3
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80084cc:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80084d0:	b29a      	uxth	r2, r3
 80084d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084d4:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80084d6:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 80084da:	b29a      	uxth	r2, r3
 80084dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084de:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80084e0:	2300      	movs	r3, #0
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3730      	adds	r7, #48	@ 0x30
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b08e      	sub	sp, #56	@ 0x38
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	607a      	str	r2, [r7, #4]
 80084f4:	603b      	str	r3, [r7, #0]
 80084f6:	4603      	mov	r3, r0
 80084f8:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 80084fa:	7bfb      	ldrb	r3, [r7, #15]
 80084fc:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80084fe:	f107 0314 	add.w	r3, r7, #20
 8008502:	2207      	movs	r2, #7
 8008504:	2100      	movs	r1, #0
 8008506:	4618      	mov	r0, r3
 8008508:	f004 fdd0 	bl	800d0ac <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800850c:	f107 0320 	add.w	r3, r7, #32
 8008510:	2218      	movs	r2, #24
 8008512:	2100      	movs	r1, #0
 8008514:	4618      	mov	r0, r3
 8008516:	f004 fdc9 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800851a:	233f      	movs	r3, #63	@ 0x3f
 800851c:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 800851e:	238a      	movs	r3, #138	@ 0x8a
 8008520:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 8008522:	f107 031c 	add.w	r3, r7, #28
 8008526:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 8008528:	2301      	movs	r3, #1
 800852a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800852c:	f107 0314 	add.w	r3, r7, #20
 8008530:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 8008532:	2307      	movs	r3, #7
 8008534:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008536:	f107 0320 	add.w	r3, r7, #32
 800853a:	2100      	movs	r1, #0
 800853c:	4618      	mov	r0, r3
 800853e:	f000 fef7 	bl	8009330 <hci_send_req>
 8008542:	4603      	mov	r3, r0
 8008544:	2b00      	cmp	r3, #0
 8008546:	da01      	bge.n	800854c <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 8008548:	23ff      	movs	r3, #255	@ 0xff
 800854a:	e014      	b.n	8008576 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 800854c:	7d3b      	ldrb	r3, [r7, #20]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d001      	beq.n	8008556 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 8008552:	7d3b      	ldrb	r3, [r7, #20]
 8008554:	e00f      	b.n	8008576 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 8008556:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 800855a:	b29a      	uxth	r2, r3
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8008560:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 8008564:	b29a      	uxth	r2, r3
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800856a:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800856e:	b29a      	uxth	r2, r3
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8008574:	2300      	movs	r3, #0
}
 8008576:	4618      	mov	r0, r3
 8008578:	3738      	adds	r7, #56	@ 0x38
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}

0800857e <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 800857e:	b590      	push	{r4, r7, lr}
 8008580:	b095      	sub	sp, #84	@ 0x54
 8008582:	af00      	add	r7, sp, #0
 8008584:	4604      	mov	r4, r0
 8008586:	4608      	mov	r0, r1
 8008588:	4611      	mov	r1, r2
 800858a:	461a      	mov	r2, r3
 800858c:	4623      	mov	r3, r4
 800858e:	71fb      	strb	r3, [r7, #7]
 8008590:	4603      	mov	r3, r0
 8008592:	80bb      	strh	r3, [r7, #4]
 8008594:	460b      	mov	r3, r1
 8008596:	807b      	strh	r3, [r7, #2]
 8008598:	4613      	mov	r3, r2
 800859a:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 800859c:	2300      	movs	r3, #0
 800859e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 80085a2:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80085a6:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 80085aa:	4413      	add	r3, r2
 80085ac:	330e      	adds	r3, #14
 80085ae:	2b28      	cmp	r3, #40	@ 0x28
 80085b0:	d901      	bls.n	80085b6 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 80085b2:	2342      	movs	r3, #66	@ 0x42
 80085b4:	e0c9      	b.n	800874a <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 80085b6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80085ba:	3350      	adds	r3, #80	@ 0x50
 80085bc:	443b      	add	r3, r7
 80085be:	79fa      	ldrb	r2, [r7, #7]
 80085c0:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80085c4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80085c8:	3301      	adds	r3, #1
 80085ca:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 80085ce:	88bb      	ldrh	r3, [r7, #4]
 80085d0:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 80085d2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80085d6:	f107 0208 	add.w	r2, r7, #8
 80085da:	4413      	add	r3, r2
 80085dc:	88ba      	ldrh	r2, [r7, #4]
 80085de:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 80085e0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80085e4:	3302      	adds	r3, #2
 80085e6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 80085ea:	887b      	ldrh	r3, [r7, #2]
 80085ec:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 80085ee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80085f2:	f107 0208 	add.w	r2, r7, #8
 80085f6:	4413      	add	r3, r2
 80085f8:	887a      	ldrh	r2, [r7, #2]
 80085fa:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 80085fc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008600:	3302      	adds	r3, #2
 8008602:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 8008606:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800860a:	3350      	adds	r3, #80	@ 0x50
 800860c:	443b      	add	r3, r7
 800860e:	79ba      	ldrb	r2, [r7, #6]
 8008610:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008614:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008618:	3301      	adds	r3, #1
 800861a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 800861e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008622:	3350      	adds	r3, #80	@ 0x50
 8008624:	443b      	add	r3, r7
 8008626:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800862a:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800862e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008632:	3301      	adds	r3, #1
 8008634:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 8008638:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800863c:	3350      	adds	r3, #80	@ 0x50
 800863e:	443b      	add	r3, r7
 8008640:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8008644:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008648:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800864c:	3301      	adds	r3, #1
 800864e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8008652:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008656:	f107 0208 	add.w	r2, r7, #8
 800865a:	4413      	add	r3, r2
 800865c:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8008660:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008662:	4618      	mov	r0, r3
 8008664:	f004 fda1 	bl	800d1aa <memcpy>
  indx +=  LocalNameLen;
 8008668:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800866c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8008670:	4413      	add	r3, r2
 8008672:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 8008676:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800867a:	3350      	adds	r3, #80	@ 0x50
 800867c:	443b      	add	r3, r7
 800867e:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8008682:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008686:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800868a:	3301      	adds	r3, #1
 800868c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8008690:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008694:	f107 0208 	add.w	r2, r7, #8
 8008698:	4413      	add	r3, r2
 800869a:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800869e:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80086a0:	4618      	mov	r0, r3
 80086a2:	f004 fd82 	bl	800d1aa <memcpy>
  indx +=  ServiceUUIDLen;  
 80086a6:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80086aa:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 80086ae:	4413      	add	r3, r2
 80086b0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 80086b4:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80086b8:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 80086bc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80086c0:	f107 0208 	add.w	r2, r7, #8
 80086c4:	4413      	add	r3, r2
 80086c6:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 80086ca:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 80086cc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80086d0:	3302      	adds	r3, #2
 80086d2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 80086d6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80086da:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 80086de:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80086e2:	f107 0208 	add.w	r2, r7, #8
 80086e6:	4413      	add	r3, r2
 80086e8:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 80086ec:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 80086ee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80086f2:	3302      	adds	r3, #2
 80086f4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80086f8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80086fc:	2218      	movs	r2, #24
 80086fe:	2100      	movs	r1, #0
 8008700:	4618      	mov	r0, r3
 8008702:	f004 fcd3 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008706:	233f      	movs	r3, #63	@ 0x3f
 8008708:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800870a:	2383      	movs	r3, #131	@ 0x83
 800870c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 800870e:	f107 0308 	add.w	r3, r7, #8
 8008712:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 8008714:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008718:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 800871a:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800871e:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 8008720:	2301      	movs	r3, #1
 8008722:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 8008724:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008728:	2100      	movs	r1, #0
 800872a:	4618      	mov	r0, r3
 800872c:	f000 fe00 	bl	8009330 <hci_send_req>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	da01      	bge.n	800873a <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 8008736:	23ff      	movs	r3, #255	@ 0xff
 8008738:	e007      	b.n	800874a <aci_gap_set_discoverable+0x1cc>

  if (status) {
 800873a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800873e:	2b00      	cmp	r3, #0
 8008740:	d002      	beq.n	8008748 <aci_gap_set_discoverable+0x1ca>
    return status;
 8008742:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008746:	e000      	b.n	800874a <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3754      	adds	r7, #84	@ 0x54
 800874e:	46bd      	mov	sp, r7
 8008750:	bd90      	pop	{r4, r7, pc}

08008752 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 8008752:	b590      	push	{r4, r7, lr}
 8008754:	b091      	sub	sp, #68	@ 0x44
 8008756:	af00      	add	r7, sp, #0
 8008758:	603a      	str	r2, [r7, #0]
 800875a:	461a      	mov	r2, r3
 800875c:	4603      	mov	r3, r0
 800875e:	71fb      	strb	r3, [r7, #7]
 8008760:	460b      	mov	r3, r1
 8008762:	71bb      	strb	r3, [r7, #6]
 8008764:	4613      	mov	r3, r2
 8008766:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 8008768:	79fb      	ldrb	r3, [r7, #7]
 800876a:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 800876c:	79bb      	ldrb	r3, [r7, #6]
 800876e:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 8008770:	79bb      	ldrb	r3, [r7, #6]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d00a      	beq.n	800878c <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 8008776:	683a      	ldr	r2, [r7, #0]
 8008778:	f107 030e 	add.w	r3, r7, #14
 800877c:	6814      	ldr	r4, [r2, #0]
 800877e:	6850      	ldr	r0, [r2, #4]
 8008780:	6891      	ldr	r1, [r2, #8]
 8008782:	68d2      	ldr	r2, [r2, #12]
 8008784:	601c      	str	r4, [r3, #0]
 8008786:	6058      	str	r0, [r3, #4]
 8008788:	6099      	str	r1, [r3, #8]
 800878a:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 800878c:	797b      	ldrb	r3, [r7, #5]
 800878e:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 8008790:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8008794:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 8008796:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800879a:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 800879e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087a0:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 80087a4:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80087a8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80087ac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80087b0:	2218      	movs	r2, #24
 80087b2:	2100      	movs	r1, #0
 80087b4:	4618      	mov	r0, r3
 80087b6:	f004 fc79 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80087ba:	233f      	movs	r3, #63	@ 0x3f
 80087bc:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 80087be:	2386      	movs	r3, #134	@ 0x86
 80087c0:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 80087c2:	f107 030c 	add.w	r3, r7, #12
 80087c6:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 80087c8:	231a      	movs	r3, #26
 80087ca:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 80087cc:	f107 030b 	add.w	r3, r7, #11
 80087d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 80087d2:	2301      	movs	r3, #1
 80087d4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 80087d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80087da:	2100      	movs	r1, #0
 80087dc:	4618      	mov	r0, r3
 80087de:	f000 fda7 	bl	8009330 <hci_send_req>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	da01      	bge.n	80087ec <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 80087e8:	23ff      	movs	r3, #255	@ 0xff
 80087ea:	e005      	b.n	80087f8 <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 80087ec:	7afb      	ldrb	r3, [r7, #11]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d001      	beq.n	80087f6 <aci_gap_set_auth_requirement+0xa4>
    return status;
 80087f2:	7afb      	ldrb	r3, [r7, #11]
 80087f4:	e000      	b.n	80087f8 <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3744      	adds	r7, #68	@ 0x44
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd90      	pop	{r4, r7, pc}

08008800 <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b092      	sub	sp, #72	@ 0x48
 8008804:	af00      	add	r7, sp, #0
 8008806:	4603      	mov	r3, r0
 8008808:	6039      	str	r1, [r7, #0]
 800880a:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 800880c:	2300      	movs	r3, #0
 800880e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 8008812:	79fb      	ldrb	r3, [r7, #7]
 8008814:	2b1f      	cmp	r3, #31
 8008816:	d901      	bls.n	800881c <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 8008818:	2342      	movs	r3, #66	@ 0x42
 800881a:	e03e      	b.n	800889a <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 800881c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008820:	3348      	adds	r3, #72	@ 0x48
 8008822:	443b      	add	r3, r7
 8008824:	79fa      	ldrb	r2, [r7, #7]
 8008826:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 800882a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800882e:	3301      	adds	r3, #1
 8008830:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 8008834:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008838:	f107 0208 	add.w	r2, r7, #8
 800883c:	4413      	add	r3, r2
 800883e:	79fa      	ldrb	r2, [r7, #7]
 8008840:	6839      	ldr	r1, [r7, #0]
 8008842:	4618      	mov	r0, r3
 8008844:	f004 fcb1 	bl	800d1aa <memcpy>
  indx +=  AdvLen;
 8008848:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800884c:	79fb      	ldrb	r3, [r7, #7]
 800884e:	4413      	add	r3, r2
 8008850:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008854:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008858:	2218      	movs	r2, #24
 800885a:	2100      	movs	r1, #0
 800885c:	4618      	mov	r0, r3
 800885e:	f004 fc25 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008862:	233f      	movs	r3, #63	@ 0x3f
 8008864:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 8008866:	238e      	movs	r3, #142	@ 0x8e
 8008868:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800886a:	f107 0308 	add.w	r3, r7, #8
 800886e:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 8008870:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008874:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 8008876:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800887a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 800887c:	2301      	movs	r3, #1
 800887e:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 8008880:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008884:	2100      	movs	r1, #0
 8008886:	4618      	mov	r0, r3
 8008888:	f000 fd52 	bl	8009330 <hci_send_req>
 800888c:	4603      	mov	r3, r0
 800888e:	2b00      	cmp	r3, #0
 8008890:	da01      	bge.n	8008896 <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 8008892:	23ff      	movs	r3, #255	@ 0xff
 8008894:	e001      	b.n	800889a <aci_gap_update_adv_data+0x9a>
    
  return status;
 8008896:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800889a:	4618      	mov	r0, r3
 800889c:	3748      	adds	r7, #72	@ 0x48
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	b088      	sub	sp, #32
 80088a6:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80088a8:	f107 0308 	add.w	r3, r7, #8
 80088ac:	2218      	movs	r2, #24
 80088ae:	2100      	movs	r1, #0
 80088b0:	4618      	mov	r0, r3
 80088b2:	f004 fbfb 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80088b6:	233f      	movs	r3, #63	@ 0x3f
 80088b8:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 80088ba:	f240 1301 	movw	r3, #257	@ 0x101
 80088be:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80088c0:	1dfb      	adds	r3, r7, #7
 80088c2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80088c4:	2301      	movs	r3, #1
 80088c6:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 80088c8:	f107 0308 	add.w	r3, r7, #8
 80088cc:	2100      	movs	r1, #0
 80088ce:	4618      	mov	r0, r3
 80088d0:	f000 fd2e 	bl	8009330 <hci_send_req>
 80088d4:	4603      	mov	r3, r0
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	da01      	bge.n	80088de <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 80088da:	23ff      	movs	r3, #255	@ 0xff
 80088dc:	e000      	b.n	80088e0 <aci_gatt_init+0x3e>

  return status;
 80088de:	79fb      	ldrb	r3, [r7, #7]
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3720      	adds	r7, #32
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b090      	sub	sp, #64	@ 0x40
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6039      	str	r1, [r7, #0]
 80088f0:	4611      	mov	r1, r2
 80088f2:	461a      	mov	r2, r3
 80088f4:	4603      	mov	r3, r0
 80088f6:	71fb      	strb	r3, [r7, #7]
 80088f8:	460b      	mov	r3, r1
 80088fa:	71bb      	strb	r3, [r7, #6]
 80088fc:	4613      	mov	r3, r2
 80088fe:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008900:	2300      	movs	r3, #0
 8008902:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 8008906:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800890a:	3340      	adds	r3, #64	@ 0x40
 800890c:	443b      	add	r3, r7
 800890e:	79fa      	ldrb	r2, [r7, #7]
 8008910:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008914:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008918:	3301      	adds	r3, #1
 800891a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 800891e:	79fb      	ldrb	r3, [r7, #7]
 8008920:	2b01      	cmp	r3, #1
 8008922:	d103      	bne.n	800892c <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 8008924:	2302      	movs	r3, #2
 8008926:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800892a:	e002      	b.n	8008932 <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 800892c:	2310      	movs	r3, #16
 800892e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8008932:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008936:	f107 020c 	add.w	r2, r7, #12
 800893a:	4413      	add	r3, r2
 800893c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008940:	6839      	ldr	r1, [r7, #0]
 8008942:	4618      	mov	r0, r3
 8008944:	f004 fc31 	bl	800d1aa <memcpy>
  indx +=  uuid_len;
 8008948:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800894c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008950:	4413      	add	r3, r2
 8008952:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 8008956:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800895a:	3340      	adds	r3, #64	@ 0x40
 800895c:	443b      	add	r3, r7
 800895e:	79ba      	ldrb	r2, [r7, #6]
 8008960:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008964:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008968:	3301      	adds	r3, #1
 800896a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 800896e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008972:	3340      	adds	r3, #64	@ 0x40
 8008974:	443b      	add	r3, r7
 8008976:	797a      	ldrb	r2, [r7, #5]
 8008978:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800897c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008980:	3301      	adds	r3, #1
 8008982:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008986:	f107 0320 	add.w	r3, r7, #32
 800898a:	2203      	movs	r2, #3
 800898c:	2100      	movs	r1, #0
 800898e:	4618      	mov	r0, r3
 8008990:	f004 fb8c 	bl	800d0ac <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008994:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008998:	2218      	movs	r2, #24
 800899a:	2100      	movs	r1, #0
 800899c:	4618      	mov	r0, r3
 800899e:	f004 fb85 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80089a2:	233f      	movs	r3, #63	@ 0x3f
 80089a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 80089a6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80089aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 80089ac:	f107 030c 	add.w	r3, r7, #12
 80089b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 80089b2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80089b6:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 80089b8:	f107 0320 	add.w	r3, r7, #32
 80089bc:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 80089be:	2303      	movs	r3, #3
 80089c0:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 80089c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80089c6:	2100      	movs	r1, #0
 80089c8:	4618      	mov	r0, r3
 80089ca:	f000 fcb1 	bl	8009330 <hci_send_req>
 80089ce:	4603      	mov	r3, r0
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	da01      	bge.n	80089d8 <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 80089d4:	23ff      	movs	r3, #255	@ 0xff
 80089d6:	e00c      	b.n	80089f2 <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 80089d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d002      	beq.n	80089e6 <aci_gatt_add_serv+0xfe>
    return resp.status;
 80089e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80089e4:	e005      	b.n	80089f2 <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 80089e6:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089ee:	801a      	strh	r2, [r3, #0]

  return 0;
 80089f0:	2300      	movs	r3, #0
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3740      	adds	r7, #64	@ 0x40
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}

080089fa <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b092      	sub	sp, #72	@ 0x48
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	603a      	str	r2, [r7, #0]
 8008a02:	461a      	mov	r2, r3
 8008a04:	4603      	mov	r3, r0
 8008a06:	80fb      	strh	r3, [r7, #6]
 8008a08:	460b      	mov	r3, r1
 8008a0a:	717b      	strb	r3, [r7, #5]
 8008a0c:	4613      	mov	r3, r2
 8008a0e:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008a10:	2300      	movs	r3, #0
 8008a12:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 8008a16:	88fb      	ldrh	r3, [r7, #6]
 8008a18:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 8008a1a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a1e:	f107 020c 	add.w	r2, r7, #12
 8008a22:	4413      	add	r3, r2
 8008a24:	88fa      	ldrh	r2, [r7, #6]
 8008a26:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008a28:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a2c:	3302      	adds	r3, #2
 8008a2e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 8008a32:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a36:	3348      	adds	r3, #72	@ 0x48
 8008a38:	443b      	add	r3, r7
 8008a3a:	797a      	ldrb	r2, [r7, #5]
 8008a3c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008a40:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a44:	3301      	adds	r3, #1
 8008a46:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 8008a4a:	797b      	ldrb	r3, [r7, #5]
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d103      	bne.n	8008a58 <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 8008a50:	2302      	movs	r3, #2
 8008a52:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008a56:	e002      	b.n	8008a5e <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 8008a58:	2310      	movs	r3, #16
 8008a5a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8008a5e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a62:	f107 020c 	add.w	r2, r7, #12
 8008a66:	4413      	add	r3, r2
 8008a68:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008a6c:	6839      	ldr	r1, [r7, #0]
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f004 fb9b 	bl	800d1aa <memcpy>
  indx +=  uuid_len;
 8008a74:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008a78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008a7c:	4413      	add	r3, r2
 8008a7e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 8008a82:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a86:	3348      	adds	r3, #72	@ 0x48
 8008a88:	443b      	add	r3, r7
 8008a8a:	793a      	ldrb	r2, [r7, #4]
 8008a8c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008a90:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a94:	3301      	adds	r3, #1
 8008a96:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 8008a9a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008a9e:	3348      	adds	r3, #72	@ 0x48
 8008aa0:	443b      	add	r3, r7
 8008aa2:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8008aa6:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008aaa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008aae:	3301      	adds	r3, #1
 8008ab0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 8008ab4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ab8:	3348      	adds	r3, #72	@ 0x48
 8008aba:	443b      	add	r3, r7
 8008abc:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8008ac0:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008ac4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ac8:	3301      	adds	r3, #1
 8008aca:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 8008ace:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ad2:	3348      	adds	r3, #72	@ 0x48
 8008ad4:	443b      	add	r3, r7
 8008ad6:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8008ada:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008ade:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 8008ae8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008aec:	3348      	adds	r3, #72	@ 0x48
 8008aee:	443b      	add	r3, r7
 8008af0:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8008af4:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008af8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008afc:	3301      	adds	r3, #1
 8008afe:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 8008b02:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008b06:	3348      	adds	r3, #72	@ 0x48
 8008b08:	443b      	add	r3, r7
 8008b0a:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8008b0e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008b12:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008b16:	3301      	adds	r3, #1
 8008b18:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008b1c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008b20:	2203      	movs	r2, #3
 8008b22:	2100      	movs	r1, #0
 8008b24:	4618      	mov	r0, r3
 8008b26:	f004 fac1 	bl	800d0ac <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008b2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008b2e:	2218      	movs	r2, #24
 8008b30:	2100      	movs	r1, #0
 8008b32:	4618      	mov	r0, r3
 8008b34:	f004 faba 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008b38:	233f      	movs	r3, #63	@ 0x3f
 8008b3a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8008b3c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8008b40:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 8008b42:	f107 030c 	add.w	r3, r7, #12
 8008b46:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 8008b48:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 8008b4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8008b54:	2303      	movs	r3, #3
 8008b56:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 8008b58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f000 fbe6 	bl	8009330 <hci_send_req>
 8008b64:	4603      	mov	r3, r0
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	da01      	bge.n	8008b6e <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 8008b6a:	23ff      	movs	r3, #255	@ 0xff
 8008b6c:	e00c      	b.n	8008b88 <aci_gatt_add_char+0x18e>

  if (resp.status) {
 8008b6e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d002      	beq.n	8008b7c <aci_gatt_add_char+0x182>
    return resp.status;
 8008b76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008b7a:	e005      	b.n	8008b88 <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 8008b7c:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 8008b80:	b29a      	uxth	r2, r3
 8008b82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b84:	801a      	strh	r2, [r3, #0]

  return 0;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3748      	adds	r7, #72	@ 0x48
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 8008b90:	b590      	push	{r4, r7, lr}
 8008b92:	b0ab      	sub	sp, #172	@ 0xac
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	4604      	mov	r4, r0
 8008b98:	4608      	mov	r0, r1
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	4623      	mov	r3, r4
 8008ba0:	80fb      	strh	r3, [r7, #6]
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	80bb      	strh	r3, [r7, #4]
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	70fb      	strb	r3, [r7, #3]
 8008baa:	4613      	mov	r3, r2
 8008bac:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8008bb4:	78bb      	ldrb	r3, [r7, #2]
 8008bb6:	2b7a      	cmp	r3, #122	@ 0x7a
 8008bb8:	d901      	bls.n	8008bbe <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 8008bba:	2342      	movs	r3, #66	@ 0x42
 8008bbc:	e074      	b.n	8008ca8 <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 8008bbe:	88fb      	ldrh	r3, [r7, #6]
 8008bc0:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8008bc2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008bc6:	f107 0208 	add.w	r2, r7, #8
 8008bca:	4413      	add	r3, r2
 8008bcc:	88fa      	ldrh	r2, [r7, #6]
 8008bce:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008bd0:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008bd4:	3302      	adds	r3, #2
 8008bd6:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 8008bda:	88bb      	ldrh	r3, [r7, #4]
 8008bdc:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 8008bde:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008be2:	f107 0208 	add.w	r2, r7, #8
 8008be6:	4413      	add	r3, r2
 8008be8:	88ba      	ldrh	r2, [r7, #4]
 8008bea:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008bec:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008bf0:	3302      	adds	r3, #2
 8008bf2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 8008bf6:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008bfa:	33a8      	adds	r3, #168	@ 0xa8
 8008bfc:	443b      	add	r3, r7
 8008bfe:	78fa      	ldrb	r2, [r7, #3]
 8008c00:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8008c04:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008c08:	3301      	adds	r3, #1
 8008c0a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 8008c0e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008c12:	33a8      	adds	r3, #168	@ 0xa8
 8008c14:	443b      	add	r3, r7
 8008c16:	78ba      	ldrb	r2, [r7, #2]
 8008c18:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8008c1c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008c20:	3301      	adds	r3, #1
 8008c22:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 8008c26:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008c2a:	f107 0208 	add.w	r2, r7, #8
 8008c2e:	4413      	add	r3, r2
 8008c30:	78ba      	ldrb	r2, [r7, #2]
 8008c32:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8008c36:	4618      	mov	r0, r3
 8008c38:	f004 fab7 	bl	800d1aa <memcpy>
  indx +=  charValueLen;
 8008c3c:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8008c40:	78bb      	ldrb	r3, [r7, #2]
 8008c42:	4413      	add	r3, r2
 8008c44:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008c48:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8008c4c:	2218      	movs	r2, #24
 8008c4e:	2100      	movs	r1, #0
 8008c50:	4618      	mov	r0, r3
 8008c52:	f004 fa2b 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008c56:	233f      	movs	r3, #63	@ 0x3f
 8008c58:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8008c5c:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8008c60:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 8008c64:	f107 0308 	add.w	r3, r7, #8
 8008c68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 8008c6c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008c70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 8008c74:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 8008c78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8008c82:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8008c86:	2100      	movs	r1, #0
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f000 fb51 	bl	8009330 <hci_send_req>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	da01      	bge.n	8008c98 <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 8008c94:	23ff      	movs	r3, #255	@ 0xff
 8008c96:	e007      	b.n	8008ca8 <aci_gatt_update_char_value+0x118>

  if (status) {
 8008c98:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d002      	beq.n	8008ca6 <aci_gatt_update_char_value+0x116>
    return status;
 8008ca0:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008ca4:	e000      	b.n	8008ca8 <aci_gatt_update_char_value+0x118>
  }

  return 0;
 8008ca6:	2300      	movs	r3, #0
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	37ac      	adds	r7, #172	@ 0xac
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd90      	pop	{r4, r7, pc}

08008cb0 <aci_gatt_write_response>:
                                   uint16_t attr_handle,
                                   uint8_t write_status,
                                   uint8_t err_code,
                                   uint8_t att_val_len,
                                   uint8_t *att_val)
{
 8008cb0:	b590      	push	{r4, r7, lr}
 8008cb2:	b0ab      	sub	sp, #172	@ 0xac
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	4604      	mov	r4, r0
 8008cb8:	4608      	mov	r0, r1
 8008cba:	4611      	mov	r1, r2
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	4623      	mov	r3, r4
 8008cc0:	80fb      	strh	r3, [r7, #6]
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	80bb      	strh	r3, [r7, #4]
 8008cc6:	460b      	mov	r3, r1
 8008cc8:	70fb      	strb	r3, [r7, #3]
 8008cca:	4613      	mov	r3, r2
 8008ccc:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  
  if ((att_val_len+7) > HCI_MAX_PAYLOAD_SIZE)
 8008cd4:	f897 30b8 	ldrb.w	r3, [r7, #184]	@ 0xb8
 8008cd8:	2b79      	cmp	r3, #121	@ 0x79
 8008cda:	d901      	bls.n	8008ce0 <aci_gatt_write_response+0x30>
    return BLE_STATUS_INVALID_PARAMS;
 8008cdc:	2342      	movs	r3, #66	@ 0x42
 8008cde:	e083      	b.n	8008de8 <aci_gatt_write_response+0x138>

  conn_handle = htobs(conn_handle);  
 8008ce0:	88fb      	ldrh	r3, [r7, #6]
 8008ce2:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &conn_handle, 2);
 8008ce4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008ce8:	f107 0208 	add.w	r2, r7, #8
 8008cec:	4413      	add	r3, r2
 8008cee:	88fa      	ldrh	r2, [r7, #6]
 8008cf0:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008cf2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008cf6:	3302      	adds	r3, #2
 8008cf8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  attr_handle = htobs(attr_handle);
 8008cfc:	88bb      	ldrh	r3, [r7, #4]
 8008cfe:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &attr_handle, 2);
 8008d00:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d04:	f107 0208 	add.w	r2, r7, #8
 8008d08:	4413      	add	r3, r2
 8008d0a:	88ba      	ldrh	r2, [r7, #4]
 8008d0c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008d0e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d12:	3302      	adds	r3, #2
 8008d14:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = write_status;
 8008d18:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d1c:	33a8      	adds	r3, #168	@ 0xa8
 8008d1e:	443b      	add	r3, r7
 8008d20:	78fa      	ldrb	r2, [r7, #3]
 8008d22:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx += 1;
 8008d26:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = err_code;
 8008d30:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d34:	33a8      	adds	r3, #168	@ 0xa8
 8008d36:	443b      	add	r3, r7
 8008d38:	78ba      	ldrb	r2, [r7, #2]
 8008d3a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx += 1;
 8008d3e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d42:	3301      	adds	r3, #1
 8008d44:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = att_val_len;
 8008d48:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d4c:	33a8      	adds	r3, #168	@ 0xa8
 8008d4e:	443b      	add	r3, r7
 8008d50:	f897 20b8 	ldrb.w	r2, [r7, #184]	@ 0xb8
 8008d54:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx += 1;
 8008d58:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  BLUENRG_memcpy(buffer + indx, att_val, att_val_len);
 8008d62:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d66:	f107 0208 	add.w	r2, r7, #8
 8008d6a:	4413      	add	r3, r2
 8008d6c:	f897 20b8 	ldrb.w	r2, [r7, #184]	@ 0xb8
 8008d70:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 8008d74:	4618      	mov	r0, r3
 8008d76:	f004 fa18 	bl	800d1aa <memcpy>
  indx += att_val_len;
 8008d7a:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8008d7e:	f897 30b8 	ldrb.w	r3, [r7, #184]	@ 0xb8
 8008d82:	4413      	add	r3, r2
 8008d84:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008d88:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8008d8c:	2218      	movs	r2, #24
 8008d8e:	2100      	movs	r1, #0
 8008d90:	4618      	mov	r0, r3
 8008d92:	f004 f98b 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008d96:	233f      	movs	r3, #63	@ 0x3f
 8008d98:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_WRITE_RESPONSE;
 8008d9c:	f44f 7393 	mov.w	r3, #294	@ 0x126
 8008da0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 8008da4:	f107 0308 	add.w	r3, r7, #8
 8008da8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 8008dac:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008db0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 8008db4:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 8008db8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8008dc2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8008dc6:	2100      	movs	r1, #0
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f000 fab1 	bl	8009330 <hci_send_req>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	da01      	bge.n	8008dd8 <aci_gatt_write_response+0x128>
    return BLE_STATUS_TIMEOUT;
 8008dd4:	23ff      	movs	r3, #255	@ 0xff
 8008dd6:	e007      	b.n	8008de8 <aci_gatt_write_response+0x138>

  if (status) {
 8008dd8:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d002      	beq.n	8008de6 <aci_gatt_write_response+0x136>
    return status;
 8008de0:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008de4:	e000      	b.n	8008de8 <aci_gatt_write_response+0x138>
  }

  return 0;
 8008de6:	2300      	movs	r3, #0
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	37ac      	adds	r7, #172	@ 0xac
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd90      	pop	{r4, r7, pc}

08008df0 <aci_gatt_allow_read>:

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b08a      	sub	sp, #40	@ 0x28
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	4603      	mov	r3, r0
 8008df8:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 8008dfa:	88fb      	ldrh	r3, [r7, #6]
 8008dfc:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 8008dfe:	f107 0310 	add.w	r3, r7, #16
 8008e02:	2218      	movs	r2, #24
 8008e04:	2100      	movs	r1, #0
 8008e06:	4618      	mov	r0, r3
 8008e08:	f004 f950 	bl	800d0ac <memset>
    rq.ogf = OGF_VENDOR_CMD;
 8008e0c:	233f      	movs	r3, #63	@ 0x3f
 8008e0e:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 8008e10:	f240 1327 	movw	r3, #295	@ 0x127
 8008e14:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 8008e16:	f107 030c 	add.w	r3, r7, #12
 8008e1a:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 8008e20:	f107 030b 	add.w	r3, r7, #11
 8008e24:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 8008e26:	2301      	movs	r3, #1
 8008e28:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 8008e2a:	f107 0310 	add.w	r3, r7, #16
 8008e2e:	2100      	movs	r1, #0
 8008e30:	4618      	mov	r0, r3
 8008e32:	f000 fa7d 	bl	8009330 <hci_send_req>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	da01      	bge.n	8008e40 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 8008e3c:	23ff      	movs	r3, #255	@ 0xff
 8008e3e:	e000      	b.n	8008e42 <aci_gatt_allow_read+0x52>

    return status;
 8008e40:	7afb      	ldrb	r3, [r7, #11]
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3728      	adds	r7, #40	@ 0x28
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}

08008e4a <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 8008e4a:	b580      	push	{r7, lr}
 8008e4c:	b0ac      	sub	sp, #176	@ 0xb0
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	60ba      	str	r2, [r7, #8]
 8008e52:	607b      	str	r3, [r7, #4]
 8008e54:	4603      	mov	r3, r0
 8008e56:	73fb      	strb	r3, [r7, #15]
 8008e58:	460b      	mov	r3, r1
 8008e5a:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 8008e5c:	7bfb      	ldrb	r3, [r7, #15]
 8008e5e:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008e62:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8008e66:	2218      	movs	r2, #24
 8008e68:	2100      	movs	r1, #0
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f004 f91e 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008e70:	233f      	movs	r3, #63	@ 0x3f
 8008e72:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 8008e76:	230d      	movs	r3, #13
 8008e78:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 8008e7c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008e80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 8008e84:	2301      	movs	r3, #1
 8008e86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 8008e8a:	f107 0314 	add.w	r3, r7, #20
 8008e8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 8008e92:	2380      	movs	r3, #128	@ 0x80
 8008e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008e98:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8008e9c:	2100      	movs	r1, #0
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f000 fa46 	bl	8009330 <hci_send_req>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	da01      	bge.n	8008eae <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 8008eaa:	23ff      	movs	r3, #255	@ 0xff
 8008eac:	e01e      	b.n	8008eec <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 8008eae:	7d3b      	ldrb	r3, [r7, #20]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d001      	beq.n	8008eb8 <aci_hal_read_config_data+0x6e>
    return rp.status;
 8008eb4:	7d3b      	ldrb	r3, [r7, #20]
 8008eb6:	e019      	b.n	8008eec <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 8008eb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	3b01      	subs	r3, #1
 8008ec0:	b2da      	uxtb	r2, r3
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	461a      	mov	r2, r3
 8008ecc:	89bb      	ldrh	r3, [r7, #12]
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d201      	bcs.n	8008ed6 <aci_hal_read_config_data+0x8c>
 8008ed2:	89ba      	ldrh	r2, [r7, #12]
 8008ed4:	e002      	b.n	8008edc <aci_hal_read_config_data+0x92>
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	461a      	mov	r2, r3
 8008edc:	f107 0314 	add.w	r3, r7, #20
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f004 f960 	bl	800d1aa <memcpy>
  
  return 0;
 8008eea:	2300      	movs	r3, #0
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	37b0      	adds	r7, #176	@ 0xb0
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b08a      	sub	sp, #40	@ 0x28
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	4603      	mov	r3, r0
 8008efc:	460a      	mov	r2, r1
 8008efe:	71fb      	strb	r3, [r7, #7]
 8008f00:	4613      	mov	r3, r2
 8008f02:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 8008f04:	79fb      	ldrb	r3, [r7, #7]
 8008f06:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8008f08:	79bb      	ldrb	r3, [r7, #6]
 8008f0a:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008f0c:	f107 0310 	add.w	r3, r7, #16
 8008f10:	2218      	movs	r2, #24
 8008f12:	2100      	movs	r1, #0
 8008f14:	4618      	mov	r0, r3
 8008f16:	f004 f8c9 	bl	800d0ac <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008f1a:	233f      	movs	r3, #63	@ 0x3f
 8008f1c:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8008f1e:	230f      	movs	r3, #15
 8008f20:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8008f22:	f107 030c 	add.w	r3, r7, #12
 8008f26:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8008f28:	2302      	movs	r3, #2
 8008f2a:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8008f2c:	f107 030b 	add.w	r3, r7, #11
 8008f30:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8008f32:	2301      	movs	r3, #1
 8008f34:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 8008f36:	f107 0310 	add.w	r3, r7, #16
 8008f3a:	2100      	movs	r1, #0
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f000 f9f7 	bl	8009330 <hci_send_req>
 8008f42:	4603      	mov	r3, r0
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	da01      	bge.n	8008f4c <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8008f48:	23ff      	movs	r3, #255	@ 0xff
 8008f4a:	e000      	b.n	8008f4e <aci_hal_set_tx_power_level+0x5a>

  return status;
 8008f4c:	7afb      	ldrb	r3, [r7, #11]
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3728      	adds	r7, #40	@ 0x28
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8008f56:	b590      	push	{r4, r7, lr}
 8008f58:	b089      	sub	sp, #36	@ 0x24
 8008f5a:	af02      	add	r7, sp, #8
 8008f5c:	6078      	str	r0, [r7, #4]
 8008f5e:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8008f60:	f107 0410 	add.w	r4, r7, #16
 8008f64:	f107 0215 	add.w	r2, r7, #21
 8008f68:	f107 0112 	add.w	r1, r7, #18
 8008f6c:	f107 0016 	add.w	r0, r7, #22
 8008f70:	f107 030e 	add.w	r3, r7, #14
 8008f74:	9300      	str	r3, [sp, #0]
 8008f76:	4623      	mov	r3, r4
 8008f78:	f000 f853 	bl	8009022 <hci_le_read_local_version>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8008f80:	7dfb      	ldrb	r3, [r7, #23]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d126      	bne.n	8008fd4 <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 8008f86:	8a7b      	ldrh	r3, [r7, #18]
 8008f88:	0a1b      	lsrs	r3, r3, #8
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	b2da      	uxtb	r2, r3
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8008f92:	8a7b      	ldrh	r3, [r7, #18]
 8008f94:	021b      	lsls	r3, r3, #8
 8008f96:	b29a      	uxth	r2, r3
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	881b      	ldrh	r3, [r3, #0]
 8008fa0:	b21a      	sxth	r2, r3
 8008fa2:	89fb      	ldrh	r3, [r7, #14]
 8008fa4:	091b      	lsrs	r3, r3, #4
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	011b      	lsls	r3, r3, #4
 8008faa:	b21b      	sxth	r3, r3
 8008fac:	b2db      	uxtb	r3, r3
 8008fae:	b21b      	sxth	r3, r3
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	b21b      	sxth	r3, r3
 8008fb4:	b29a      	uxth	r2, r3
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	881b      	ldrh	r3, [r3, #0]
 8008fbe:	b21a      	sxth	r2, r3
 8008fc0:	89fb      	ldrh	r3, [r7, #14]
 8008fc2:	b21b      	sxth	r3, r3
 8008fc4:	f003 030f 	and.w	r3, r3, #15
 8008fc8:	b21b      	sxth	r3, r3
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	b21b      	sxth	r3, r3
 8008fce:	b29a      	uxth	r2, r3
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8008fd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	371c      	adds	r7, #28
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd90      	pop	{r4, r7, pc}

08008fde <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8008fde:	b580      	push	{r7, lr}
 8008fe0:	b088      	sub	sp, #32
 8008fe2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008fe4:	f107 0308 	add.w	r3, r7, #8
 8008fe8:	2218      	movs	r2, #24
 8008fea:	2100      	movs	r1, #0
 8008fec:	4618      	mov	r0, r3
 8008fee:	f004 f85d 	bl	800d0ac <memset>
  rq.ogf = OGF_HOST_CTL;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 8008ff6:	2303      	movs	r3, #3
 8008ff8:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008ffa:	1dfb      	adds	r3, r7, #7
 8008ffc:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008ffe:	2301      	movs	r3, #1
 8009000:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009002:	f107 0308 	add.w	r3, r7, #8
 8009006:	2100      	movs	r1, #0
 8009008:	4618      	mov	r0, r3
 800900a:	f000 f991 	bl	8009330 <hci_send_req>
 800900e:	4603      	mov	r3, r0
 8009010:	2b00      	cmp	r3, #0
 8009012:	da01      	bge.n	8009018 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8009014:	23ff      	movs	r3, #255	@ 0xff
 8009016:	e000      	b.n	800901a <hci_reset+0x3c>
  
  return status;  
 8009018:	79fb      	ldrb	r3, [r7, #7]
}
 800901a:	4618      	mov	r0, r3
 800901c:	3720      	adds	r7, #32
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}

08009022 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8009022:	b580      	push	{r7, lr}
 8009024:	b08e      	sub	sp, #56	@ 0x38
 8009026:	af00      	add	r7, sp, #0
 8009028:	60f8      	str	r0, [r7, #12]
 800902a:	60b9      	str	r1, [r7, #8]
 800902c:	607a      	str	r2, [r7, #4]
 800902e:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009030:	f107 0314 	add.w	r3, r7, #20
 8009034:	2209      	movs	r2, #9
 8009036:	2100      	movs	r1, #0
 8009038:	4618      	mov	r0, r3
 800903a:	f004 f837 	bl	800d0ac <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800903e:	f107 0320 	add.w	r3, r7, #32
 8009042:	2218      	movs	r2, #24
 8009044:	2100      	movs	r1, #0
 8009046:	4618      	mov	r0, r3
 8009048:	f004 f830 	bl	800d0ac <memset>
  rq.ogf = OGF_INFO_PARAM;
 800904c:	2304      	movs	r3, #4
 800904e:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8009050:	2301      	movs	r3, #1
 8009052:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 8009054:	2300      	movs	r3, #0
 8009056:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 8009058:	2300      	movs	r3, #0
 800905a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800905c:	f107 0314 	add.w	r3, r7, #20
 8009060:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8009062:	2309      	movs	r3, #9
 8009064:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009066:	f107 0320 	add.w	r3, r7, #32
 800906a:	2100      	movs	r1, #0
 800906c:	4618      	mov	r0, r3
 800906e:	f000 f95f 	bl	8009330 <hci_send_req>
 8009072:	4603      	mov	r3, r0
 8009074:	2b00      	cmp	r3, #0
 8009076:	da01      	bge.n	800907c <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 8009078:	23ff      	movs	r3, #255	@ 0xff
 800907a:	e018      	b.n	80090ae <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800907c:	7d3b      	ldrb	r3, [r7, #20]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d001      	beq.n	8009086 <hci_le_read_local_version+0x64>
    return resp.status;
 8009082:	7d3b      	ldrb	r3, [r7, #20]
 8009084:	e013      	b.n	80090ae <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8009086:	7d7a      	ldrb	r2, [r7, #21]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800908c:	8afa      	ldrh	r2, [r7, #22]
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8009092:	7e3a      	ldrb	r2, [r7, #24]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 8009098:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800909c:	b29a      	uxth	r2, r3
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 80090a2:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 80090a6:	b29a      	uxth	r2, r3
 80090a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090aa:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80090ac:	2300      	movs	r3, #0
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3738      	adds	r7, #56	@ 0x38
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}

080090b6 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 80090b6:	b580      	push	{r7, lr}
 80090b8:	b092      	sub	sp, #72	@ 0x48
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	4603      	mov	r3, r0
 80090be:	6039      	str	r1, [r7, #0]
 80090c0:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 80090c2:	f107 0310 	add.w	r3, r7, #16
 80090c6:	2220      	movs	r2, #32
 80090c8:	2100      	movs	r1, #0
 80090ca:	4618      	mov	r0, r3
 80090cc:	f003 ffee 	bl	800d0ac <memset>
  scan_resp_cp.length = length;
 80090d0:	79fb      	ldrb	r3, [r7, #7]
 80090d2:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 80090d4:	79fb      	ldrb	r3, [r7, #7]
 80090d6:	2b1f      	cmp	r3, #31
 80090d8:	bf28      	it	cs
 80090da:	231f      	movcs	r3, #31
 80090dc:	b2db      	uxtb	r3, r3
 80090de:	461a      	mov	r2, r3
 80090e0:	f107 0310 	add.w	r3, r7, #16
 80090e4:	3301      	adds	r3, #1
 80090e6:	6839      	ldr	r1, [r7, #0]
 80090e8:	4618      	mov	r0, r3
 80090ea:	f004 f85e 	bl	800d1aa <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80090ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80090f2:	2218      	movs	r2, #24
 80090f4:	2100      	movs	r1, #0
 80090f6:	4618      	mov	r0, r3
 80090f8:	f003 ffd8 	bl	800d0ac <memset>
  rq.ogf = OGF_LE_CTL;
 80090fc:	2308      	movs	r3, #8
 80090fe:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8009100:	2309      	movs	r3, #9
 8009102:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 8009104:	f107 0310 	add.w	r3, r7, #16
 8009108:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800910a:	2320      	movs	r3, #32
 800910c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 800910e:	f107 030f 	add.w	r3, r7, #15
 8009112:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 8009114:	2301      	movs	r3, #1
 8009116:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009118:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800911c:	2100      	movs	r1, #0
 800911e:	4618      	mov	r0, r3
 8009120:	f000 f906 	bl	8009330 <hci_send_req>
 8009124:	4603      	mov	r3, r0
 8009126:	2b00      	cmp	r3, #0
 8009128:	da01      	bge.n	800912e <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800912a:	23ff      	movs	r3, #255	@ 0xff
 800912c:	e000      	b.n	8009130 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800912e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009130:	4618      	mov	r0, r3
 8009132:	3748      	adds	r7, #72	@ 0x48
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8009138:	b480      	push	{r7}
 800913a:	b085      	sub	sp, #20
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	3308      	adds	r3, #8
 8009144:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	2b04      	cmp	r3, #4
 800914c:	d001      	beq.n	8009152 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800914e:	2301      	movs	r3, #1
 8009150:	e00c      	b.n	800916c <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	3302      	adds	r3, #2
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	461a      	mov	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009160:	3b03      	subs	r3, #3
 8009162:	429a      	cmp	r2, r3
 8009164:	d001      	beq.n	800916a <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8009166:	2302      	movs	r3, #2
 8009168:	e000      	b.n	800916c <verify_packet+0x34>
  
  return 0;      
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	3714      	adds	r7, #20
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b0a6      	sub	sp, #152	@ 0x98
 800917c:	af00      	add	r7, sp, #0
 800917e:	607b      	str	r3, [r7, #4]
 8009180:	4603      	mov	r3, r0
 8009182:	81fb      	strh	r3, [r7, #14]
 8009184:	460b      	mov	r3, r1
 8009186:	81bb      	strh	r3, [r7, #12]
 8009188:	4613      	mov	r3, r2
 800918a:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800918c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009190:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009194:	b21a      	sxth	r2, r3
 8009196:	89fb      	ldrh	r3, [r7, #14]
 8009198:	029b      	lsls	r3, r3, #10
 800919a:	b21b      	sxth	r3, r3
 800919c:	4313      	orrs	r3, r2
 800919e:	b21b      	sxth	r3, r3
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 80091a4:	7afb      	ldrb	r3, [r7, #11]
 80091a6:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 80091a8:	2301      	movs	r3, #1
 80091aa:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 80091ac:	f107 0318 	add.w	r3, r7, #24
 80091b0:	3301      	adds	r3, #1
 80091b2:	461a      	mov	r2, r3
 80091b4:	f107 0314 	add.w	r3, r7, #20
 80091b8:	8819      	ldrh	r1, [r3, #0]
 80091ba:	789b      	ldrb	r3, [r3, #2]
 80091bc:	8011      	strh	r1, [r2, #0]
 80091be:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 80091c0:	f107 0318 	add.w	r3, r7, #24
 80091c4:	3304      	adds	r3, #4
 80091c6:	7afa      	ldrb	r2, [r7, #11]
 80091c8:	6879      	ldr	r1, [r7, #4]
 80091ca:	4618      	mov	r0, r3
 80091cc:	f003 ffed 	bl	800d1aa <memcpy>
  
  if (hciContext.io.Send)
 80091d0:	4b08      	ldr	r3, [pc, #32]	@ (80091f4 <send_cmd+0x7c>)
 80091d2:	691b      	ldr	r3, [r3, #16]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d009      	beq.n	80091ec <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 80091d8:	4b06      	ldr	r3, [pc, #24]	@ (80091f4 <send_cmd+0x7c>)
 80091da:	691b      	ldr	r3, [r3, #16]
 80091dc:	7afa      	ldrb	r2, [r7, #11]
 80091de:	b292      	uxth	r2, r2
 80091e0:	3204      	adds	r2, #4
 80091e2:	b291      	uxth	r1, r2
 80091e4:	f107 0218 	add.w	r2, r7, #24
 80091e8:	4610      	mov	r0, r2
 80091ea:	4798      	blx	r3
  }
}
 80091ec:	bf00      	nop
 80091ee:	3798      	adds	r7, #152	@ 0x98
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	200018f0 	.word	0x200018f0

080091f8 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8009202:	e00a      	b.n	800921a <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8009204:	f107 030c 	add.w	r3, r7, #12
 8009208:	4619      	mov	r1, r3
 800920a:	6838      	ldr	r0, [r7, #0]
 800920c:	f000 fae8 	bl	80097e0 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	4619      	mov	r1, r3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 fa4f 	bl	80096b8 <list_insert_head>
  while (!list_is_empty(src_list))
 800921a:	6838      	ldr	r0, [r7, #0]
 800921c:	f000 fa2a 	bl	8009674 <list_is_empty>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d0ee      	beq.n	8009204 <move_list+0xc>
  }
}
 8009226:	bf00      	nop
 8009228:	bf00      	nop
 800922a:	3710      	adds	r7, #16
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}

08009230 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8009236:	e009      	b.n	800924c <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8009238:	1d3b      	adds	r3, r7, #4
 800923a:	4619      	mov	r1, r3
 800923c:	4809      	ldr	r0, [pc, #36]	@ (8009264 <free_event_list+0x34>)
 800923e:	f000 faa8 	bl	8009792 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4619      	mov	r1, r3
 8009246:	4808      	ldr	r0, [pc, #32]	@ (8009268 <free_event_list+0x38>)
 8009248:	f000 fa5c 	bl	8009704 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800924c:	4806      	ldr	r0, [pc, #24]	@ (8009268 <free_event_list+0x38>)
 800924e:	f000 faee 	bl	800982e <list_get_size>
 8009252:	4603      	mov	r3, r0
 8009254:	2b01      	cmp	r3, #1
 8009256:	ddef      	ble.n	8009238 <free_event_list+0x8>
  }
}
 8009258:	bf00      	nop
 800925a:	bf00      	nop
 800925c:	3708      	adds	r7, #8
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}
 8009262:	bf00      	nop
 8009264:	2000162c 	.word	0x2000162c
 8009268:	20001624 	.word	0x20001624

0800926c <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d002      	beq.n	8009282 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800927c:	4a18      	ldr	r2, [pc, #96]	@ (80092e0 <hci_init+0x74>)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8009282:	4818      	ldr	r0, [pc, #96]	@ (80092e4 <hci_init+0x78>)
 8009284:	f000 f9e6 	bl	8009654 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8009288:	4817      	ldr	r0, [pc, #92]	@ (80092e8 <hci_init+0x7c>)
 800928a:	f000 f9e3 	bl	8009654 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800928e:	f7f8 fbd7 	bl	8001a40 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8009292:	2300      	movs	r3, #0
 8009294:	73fb      	strb	r3, [r7, #15]
 8009296:	e00c      	b.n	80092b2 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8009298:	7bfb      	ldrb	r3, [r7, #15]
 800929a:	228c      	movs	r2, #140	@ 0x8c
 800929c:	fb02 f303 	mul.w	r3, r2, r3
 80092a0:	4a12      	ldr	r2, [pc, #72]	@ (80092ec <hci_init+0x80>)
 80092a2:	4413      	add	r3, r2
 80092a4:	4619      	mov	r1, r3
 80092a6:	480f      	ldr	r0, [pc, #60]	@ (80092e4 <hci_init+0x78>)
 80092a8:	f000 fa2c 	bl	8009704 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80092ac:	7bfb      	ldrb	r3, [r7, #15]
 80092ae:	3301      	adds	r3, #1
 80092b0:	73fb      	strb	r3, [r7, #15]
 80092b2:	7bfb      	ldrb	r3, [r7, #15]
 80092b4:	2b04      	cmp	r3, #4
 80092b6:	d9ef      	bls.n	8009298 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 80092b8:	4b09      	ldr	r3, [pc, #36]	@ (80092e0 <hci_init+0x74>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d003      	beq.n	80092c8 <hci_init+0x5c>
 80092c0:	4b07      	ldr	r3, [pc, #28]	@ (80092e0 <hci_init+0x74>)
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2000      	movs	r0, #0
 80092c6:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 80092c8:	4b05      	ldr	r3, [pc, #20]	@ (80092e0 <hci_init+0x74>)
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d002      	beq.n	80092d6 <hci_init+0x6a>
 80092d0:	4b03      	ldr	r3, [pc, #12]	@ (80092e0 <hci_init+0x74>)
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	4798      	blx	r3
}
 80092d6:	bf00      	nop
 80092d8:	3710      	adds	r7, #16
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
 80092de:	bf00      	nop
 80092e0:	200018f0 	.word	0x200018f0
 80092e4:	20001624 	.word	0x20001624
 80092e8:	2000162c 	.word	0x2000162c
 80092ec:	20001634 	.word	0x20001634

080092f0 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	4a0b      	ldr	r2, [pc, #44]	@ (800932c <hci_register_io_bus+0x3c>)
 80092fe:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	4a09      	ldr	r2, [pc, #36]	@ (800932c <hci_register_io_bus+0x3c>)
 8009306:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	691b      	ldr	r3, [r3, #16]
 800930c:	4a07      	ldr	r2, [pc, #28]	@ (800932c <hci_register_io_bus+0x3c>)
 800930e:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	4a05      	ldr	r2, [pc, #20]	@ (800932c <hci_register_io_bus+0x3c>)
 8009316:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	4a03      	ldr	r2, [pc, #12]	@ (800932c <hci_register_io_bus+0x3c>)
 800931e:	6093      	str	r3, [r2, #8]
}
 8009320:	bf00      	nop
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr
 800932c:	200018f0 	.word	0x200018f0

08009330 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b08e      	sub	sp, #56	@ 0x38
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	460b      	mov	r3, r1
 800933a:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	885b      	ldrh	r3, [r3, #2]
 8009340:	b21b      	sxth	r3, r3
 8009342:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009346:	b21a      	sxth	r2, r3
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	881b      	ldrh	r3, [r3, #0]
 800934c:	029b      	lsls	r3, r3, #10
 800934e:	b21b      	sxth	r3, r3
 8009350:	4313      	orrs	r3, r2
 8009352:	b21b      	sxth	r3, r3
 8009354:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8009356:	2300      	movs	r3, #0
 8009358:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800935a:	f107 0308 	add.w	r3, r7, #8
 800935e:	4618      	mov	r0, r3
 8009360:	f000 f978 	bl	8009654 <list_init_head>

  free_event_list();
 8009364:	f7ff ff64 	bl	8009230 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	8818      	ldrh	r0, [r3, #0]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	8859      	ldrh	r1, [r3, #2]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	b2da      	uxtb	r2, r3
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	f7ff fefd 	bl	8009178 <send_cmd>
  
  if (async)
 800937e:	78fb      	ldrb	r3, [r7, #3]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d001      	beq.n	8009388 <hci_send_req+0x58>
  {
    return 0;
 8009384:	2300      	movs	r3, #0
 8009386:	e0e2      	b.n	800954e <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8009388:	f7fa f92c 	bl	80035e4 <HAL_GetTick>
 800938c:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800938e:	f7fa f929 	bl	80035e4 <HAL_GetTick>
 8009392:	4602      	mov	r2, r0
 8009394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009396:	1ad3      	subs	r3, r2, r3
 8009398:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800939c:	f200 80b3 	bhi.w	8009506 <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80093a0:	486d      	ldr	r0, [pc, #436]	@ (8009558 <hci_send_req+0x228>)
 80093a2:	f000 f967 	bl	8009674 <list_is_empty>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d000      	beq.n	80093ae <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80093ac:	e7ef      	b.n	800938e <hci_send_req+0x5e>
      {
        break;
 80093ae:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 80093b0:	f107 0310 	add.w	r3, r7, #16
 80093b4:	4619      	mov	r1, r3
 80093b6:	4868      	ldr	r0, [pc, #416]	@ (8009558 <hci_send_req+0x228>)
 80093b8:	f000 f9eb 	bl	8009792 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	3308      	adds	r3, #8
 80093c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 80093c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	2b04      	cmp	r3, #4
 80093c8:	d17f      	bne.n	80094ca <hci_send_req+0x19a>
    {
      event_pckt = (void *)(hci_hdr->data);
 80093ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093cc:	3301      	adds	r3, #1
 80093ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	3308      	adds	r3, #8
 80093d4:	3303      	adds	r3, #3
 80093d6:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80093de:	3b03      	subs	r3, #3
 80093e0:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 80093e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80093e8:	d04c      	beq.n	8009484 <hci_send_req+0x154>
 80093ea:	2b3e      	cmp	r3, #62	@ 0x3e
 80093ec:	dc68      	bgt.n	80094c0 <hci_send_req+0x190>
 80093ee:	2b10      	cmp	r3, #16
 80093f0:	f000 808b 	beq.w	800950a <hci_send_req+0x1da>
 80093f4:	2b10      	cmp	r3, #16
 80093f6:	dc63      	bgt.n	80094c0 <hci_send_req+0x190>
 80093f8:	2b0e      	cmp	r3, #14
 80093fa:	d023      	beq.n	8009444 <hci_send_req+0x114>
 80093fc:	2b0f      	cmp	r3, #15
 80093fe:	d15f      	bne.n	80094c0 <hci_send_req+0x190>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8009400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009402:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8009404:	69bb      	ldr	r3, [r7, #24]
 8009406:	885b      	ldrh	r3, [r3, #2]
 8009408:	b29b      	uxth	r3, r3
 800940a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800940c:	429a      	cmp	r2, r3
 800940e:	d17e      	bne.n	800950e <hci_send_req+0x1de>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	2b0f      	cmp	r3, #15
 8009416:	d004      	beq.n	8009422 <hci_send_req+0xf2>
          if (cs->status) {
 8009418:	69bb      	ldr	r3, [r7, #24]
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d051      	beq.n	80094c4 <hci_send_req+0x194>
            goto failed;
 8009420:	e078      	b.n	8009514 <hci_send_req+0x1e4>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	695a      	ldr	r2, [r3, #20]
 8009426:	6a3b      	ldr	r3, [r7, #32]
 8009428:	429a      	cmp	r2, r3
 800942a:	bf28      	it	cs
 800942c:	461a      	movcs	r2, r3
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6918      	ldr	r0, [r3, #16]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	695b      	ldr	r3, [r3, #20]
 800943a:	461a      	mov	r2, r3
 800943c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800943e:	f003 feb4 	bl	800d1aa <memcpy>
        goto done;
 8009442:	e078      	b.n	8009536 <hci_send_req+0x206>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8009444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009446:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800944e:	b29b      	uxth	r3, r3
 8009450:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009452:	429a      	cmp	r2, r3
 8009454:	d15d      	bne.n	8009512 <hci_send_req+0x1e2>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8009456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009458:	3303      	adds	r3, #3
 800945a:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800945c:	6a3b      	ldr	r3, [r7, #32]
 800945e:	3b03      	subs	r3, #3
 8009460:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	695a      	ldr	r2, [r3, #20]
 8009466:	6a3b      	ldr	r3, [r7, #32]
 8009468:	429a      	cmp	r2, r3
 800946a:	bf28      	it	cs
 800946c:	461a      	movcs	r2, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6918      	ldr	r0, [r3, #16]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	695b      	ldr	r3, [r3, #20]
 800947a:	461a      	mov	r2, r3
 800947c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800947e:	f003 fe94 	bl	800d1aa <memcpy>
        goto done;
 8009482:	e058      	b.n	8009536 <hci_send_req+0x206>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8009484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009486:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8009488:	69fb      	ldr	r3, [r7, #28]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	461a      	mov	r2, r3
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	429a      	cmp	r2, r3
 8009494:	d118      	bne.n	80094c8 <hci_send_req+0x198>
          break;
      
        len -= 1;
 8009496:	6a3b      	ldr	r3, [r7, #32]
 8009498:	3b01      	subs	r3, #1
 800949a:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	695a      	ldr	r2, [r3, #20]
 80094a0:	6a3b      	ldr	r3, [r7, #32]
 80094a2:	429a      	cmp	r2, r3
 80094a4:	bf28      	it	cs
 80094a6:	461a      	movcs	r2, r3
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6918      	ldr	r0, [r3, #16]
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	1c59      	adds	r1, r3, #1
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	695b      	ldr	r3, [r3, #20]
 80094b8:	461a      	mov	r2, r3
 80094ba:	f003 fe76 	bl	800d1aa <memcpy>
        goto done;
 80094be:	e03a      	b.n	8009536 <hci_send_req+0x206>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 80094c0:	bf00      	nop
 80094c2:	e002      	b.n	80094ca <hci_send_req+0x19a>
          break;
 80094c4:	bf00      	nop
 80094c6:	e000      	b.n	80094ca <hci_send_req+0x19a>
          break;
 80094c8:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80094ca:	4824      	ldr	r0, [pc, #144]	@ (800955c <hci_send_req+0x22c>)
 80094cc:	f000 f8d2 	bl	8009674 <list_is_empty>
 80094d0:	4603      	mov	r3, r0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d00d      	beq.n	80094f2 <hci_send_req+0x1c2>
 80094d6:	4820      	ldr	r0, [pc, #128]	@ (8009558 <hci_send_req+0x228>)
 80094d8:	f000 f8cc 	bl	8009674 <list_is_empty>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d007      	beq.n	80094f2 <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	4619      	mov	r1, r3
 80094e6:	481d      	ldr	r0, [pc, #116]	@ (800955c <hci_send_req+0x22c>)
 80094e8:	f000 f90c 	bl	8009704 <list_insert_tail>
      hciReadPacket=NULL;
 80094ec:	2300      	movs	r3, #0
 80094ee:	613b      	str	r3, [r7, #16]
 80094f0:	e008      	b.n	8009504 <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 80094f2:	693a      	ldr	r2, [r7, #16]
 80094f4:	f107 0308 	add.w	r3, r7, #8
 80094f8:	4611      	mov	r1, r2
 80094fa:	4618      	mov	r0, r3
 80094fc:	f000 f902 	bl	8009704 <list_insert_tail>
      hciReadPacket=NULL;
 8009500:	2300      	movs	r3, #0
 8009502:	613b      	str	r3, [r7, #16]
  {
 8009504:	e740      	b.n	8009388 <hci_send_req+0x58>
        goto failed;
 8009506:	bf00      	nop
 8009508:	e004      	b.n	8009514 <hci_send_req+0x1e4>
        goto failed;
 800950a:	bf00      	nop
 800950c:	e002      	b.n	8009514 <hci_send_req+0x1e4>
          goto failed;
 800950e:	bf00      	nop
 8009510:	e000      	b.n	8009514 <hci_send_req+0x1e4>
          goto failed;
 8009512:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d004      	beq.n	8009524 <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	4619      	mov	r1, r3
 800951e:	480f      	ldr	r0, [pc, #60]	@ (800955c <hci_send_req+0x22c>)
 8009520:	f000 f8ca 	bl	80096b8 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8009524:	f107 0308 	add.w	r3, r7, #8
 8009528:	4619      	mov	r1, r3
 800952a:	480b      	ldr	r0, [pc, #44]	@ (8009558 <hci_send_req+0x228>)
 800952c:	f7ff fe64 	bl	80091f8 <move_list>

  return -1;
 8009530:	f04f 33ff 	mov.w	r3, #4294967295
 8009534:	e00b      	b.n	800954e <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	4619      	mov	r1, r3
 800953a:	4808      	ldr	r0, [pc, #32]	@ (800955c <hci_send_req+0x22c>)
 800953c:	f000 f8bc 	bl	80096b8 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8009540:	f107 0308 	add.w	r3, r7, #8
 8009544:	4619      	mov	r1, r3
 8009546:	4804      	ldr	r0, [pc, #16]	@ (8009558 <hci_send_req+0x228>)
 8009548:	f7ff fe56 	bl	80091f8 <move_list>

  return 0;
 800954c:	2300      	movs	r3, #0
}
 800954e:	4618      	mov	r0, r3
 8009550:	3738      	adds	r7, #56	@ 0x38
 8009552:	46bd      	mov	sp, r7
 8009554:	bd80      	pop	{r7, pc}
 8009556:	bf00      	nop
 8009558:	2000162c 	.word	0x2000162c
 800955c:	20001624 	.word	0x20001624

08009560 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b082      	sub	sp, #8
 8009564:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8009566:	2300      	movs	r3, #0
 8009568:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800956a:	e013      	b.n	8009594 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800956c:	1d3b      	adds	r3, r7, #4
 800956e:	4619      	mov	r1, r3
 8009570:	480e      	ldr	r0, [pc, #56]	@ (80095ac <hci_user_evt_proc+0x4c>)
 8009572:	f000 f90e 	bl	8009792 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8009576:	4b0e      	ldr	r3, [pc, #56]	@ (80095b0 <hci_user_evt_proc+0x50>)
 8009578:	69db      	ldr	r3, [r3, #28]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d005      	beq.n	800958a <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800957e:	4b0c      	ldr	r3, [pc, #48]	@ (80095b0 <hci_user_evt_proc+0x50>)
 8009580:	69db      	ldr	r3, [r3, #28]
 8009582:	687a      	ldr	r2, [r7, #4]
 8009584:	3208      	adds	r2, #8
 8009586:	4610      	mov	r0, r2
 8009588:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4619      	mov	r1, r3
 800958e:	4809      	ldr	r0, [pc, #36]	@ (80095b4 <hci_user_evt_proc+0x54>)
 8009590:	f000 f8b8 	bl	8009704 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8009594:	4805      	ldr	r0, [pc, #20]	@ (80095ac <hci_user_evt_proc+0x4c>)
 8009596:	f000 f86d 	bl	8009674 <list_is_empty>
 800959a:	4603      	mov	r3, r0
 800959c:	2b00      	cmp	r3, #0
 800959e:	d0e5      	beq.n	800956c <hci_user_evt_proc+0xc>
  }
}
 80095a0:	bf00      	nop
 80095a2:	bf00      	nop
 80095a4:	3708      	adds	r7, #8
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	2000162c 	.word	0x2000162c
 80095b0:	200018f0 	.word	0x200018f0
 80095b4:	20001624 	.word	0x20001624

080095b8 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b086      	sub	sp, #24
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80095c0:	2300      	movs	r3, #0
 80095c2:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80095c4:	2300      	movs	r3, #0
 80095c6:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80095c8:	481f      	ldr	r0, [pc, #124]	@ (8009648 <hci_notify_asynch_evt+0x90>)
 80095ca:	f000 f853 	bl	8009674 <list_is_empty>
 80095ce:	4603      	mov	r3, r0
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d132      	bne.n	800963a <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80095d4:	f107 030c 	add.w	r3, r7, #12
 80095d8:	4619      	mov	r1, r3
 80095da:	481b      	ldr	r0, [pc, #108]	@ (8009648 <hci_notify_asynch_evt+0x90>)
 80095dc:	f000 f8d9 	bl	8009792 <list_remove_head>
    
    if (hciContext.io.Receive)
 80095e0:	4b1a      	ldr	r3, [pc, #104]	@ (800964c <hci_notify_asynch_evt+0x94>)
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d02a      	beq.n	800963e <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80095e8:	4b18      	ldr	r3, [pc, #96]	@ (800964c <hci_notify_asynch_evt+0x94>)
 80095ea:	68db      	ldr	r3, [r3, #12]
 80095ec:	68fa      	ldr	r2, [r7, #12]
 80095ee:	3208      	adds	r2, #8
 80095f0:	2180      	movs	r1, #128	@ 0x80
 80095f2:	4610      	mov	r0, r2
 80095f4:	4798      	blx	r3
 80095f6:	4603      	mov	r3, r0
 80095f8:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 80095fa:	7cfb      	ldrb	r3, [r7, #19]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d016      	beq.n	800962e <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	7cfa      	ldrb	r2, [r7, #19]
 8009604:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	4618      	mov	r0, r3
 800960c:	f7ff fd94 	bl	8009138 <verify_packet>
 8009610:	4603      	mov	r3, r0
 8009612:	2b00      	cmp	r3, #0
 8009614:	d105      	bne.n	8009622 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	4619      	mov	r1, r3
 800961a:	480d      	ldr	r0, [pc, #52]	@ (8009650 <hci_notify_asynch_evt+0x98>)
 800961c:	f000 f872 	bl	8009704 <list_insert_tail>
 8009620:	e00d      	b.n	800963e <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	4619      	mov	r1, r3
 8009626:	4808      	ldr	r0, [pc, #32]	@ (8009648 <hci_notify_asynch_evt+0x90>)
 8009628:	f000 f846 	bl	80096b8 <list_insert_head>
 800962c:	e007      	b.n	800963e <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	4619      	mov	r1, r3
 8009632:	4805      	ldr	r0, [pc, #20]	@ (8009648 <hci_notify_asynch_evt+0x90>)
 8009634:	f000 f840 	bl	80096b8 <list_insert_head>
 8009638:	e001      	b.n	800963e <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800963a:	2301      	movs	r3, #1
 800963c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800963e:	697b      	ldr	r3, [r7, #20]

}
 8009640:	4618      	mov	r0, r3
 8009642:	3718      	adds	r7, #24
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}
 8009648:	20001624 	.word	0x20001624
 800964c:	200018f0 	.word	0x200018f0
 8009650:	2000162c 	.word	0x2000162c

08009654 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8009654:	b480      	push	{r7}
 8009656:	b083      	sub	sp, #12
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	687a      	ldr	r2, [r7, #4]
 8009666:	605a      	str	r2, [r3, #4]
}
 8009668:	bf00      	nop
 800966a:	370c      	adds	r7, #12
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr

08009674 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8009674:	b480      	push	{r7}
 8009676:	b087      	sub	sp, #28
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800967c:	f3ef 8310 	mrs	r3, PRIMASK
 8009680:	60fb      	str	r3, [r7, #12]
  return(result);
 8009682:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009684:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8009686:	b672      	cpsid	i
}
 8009688:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	429a      	cmp	r2, r3
 8009692:	d102      	bne.n	800969a <list_is_empty+0x26>
  {
    return_value = 1;
 8009694:	2301      	movs	r3, #1
 8009696:	75fb      	strb	r3, [r7, #23]
 8009698:	e001      	b.n	800969e <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800969a:	2300      	movs	r3, #0
 800969c:	75fb      	strb	r3, [r7, #23]
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	f383 8810 	msr	PRIMASK, r3
}
 80096a8:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 80096aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	371c      	adds	r7, #28
 80096b0:	46bd      	mov	sp, r7
 80096b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b6:	4770      	bx	lr

080096b8 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 80096b8:	b480      	push	{r7}
 80096ba:	b087      	sub	sp, #28
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80096c2:	f3ef 8310 	mrs	r3, PRIMASK
 80096c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80096c8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80096ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80096cc:	b672      	cpsid	i
}
 80096ce:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	683a      	ldr	r2, [r7, #0]
 80096e2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	683a      	ldr	r2, [r7, #0]
 80096ea:	605a      	str	r2, [r3, #4]
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	f383 8810 	msr	PRIMASK, r3
}
 80096f6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80096f8:	bf00      	nop
 80096fa:	371c      	adds	r7, #28
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8009704:	b480      	push	{r7}
 8009706:	b087      	sub	sp, #28
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800970e:	f3ef 8310 	mrs	r3, PRIMASK
 8009712:	60fb      	str	r3, [r7, #12]
  return(result);
 8009714:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009716:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009718:	b672      	cpsid	i
}
 800971a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	687a      	ldr	r2, [r7, #4]
 8009720:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	685a      	ldr	r2, [r3, #4]
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	683a      	ldr	r2, [r7, #0]
 800972e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	683a      	ldr	r2, [r7, #0]
 8009736:	601a      	str	r2, [r3, #0]
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	f383 8810 	msr	PRIMASK, r3
}
 8009742:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009744:	bf00      	nop
 8009746:	371c      	adds	r7, #28
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8009750:	b480      	push	{r7}
 8009752:	b087      	sub	sp, #28
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009758:	f3ef 8310 	mrs	r3, PRIMASK
 800975c:	60fb      	str	r3, [r7, #12]
  return(result);
 800975e:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009760:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009762:	b672      	cpsid	i
}
 8009764:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	6812      	ldr	r2, [r2, #0]
 800976e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	6852      	ldr	r2, [r2, #4]
 8009778:	605a      	str	r2, [r3, #4]
 800977a:	697b      	ldr	r3, [r7, #20]
 800977c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	f383 8810 	msr	PRIMASK, r3
}
 8009784:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009786:	bf00      	nop
 8009788:	371c      	adds	r7, #28
 800978a:	46bd      	mov	sp, r7
 800978c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009790:	4770      	bx	lr

08009792 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8009792:	b580      	push	{r7, lr}
 8009794:	b086      	sub	sp, #24
 8009796:	af00      	add	r7, sp, #0
 8009798:	6078      	str	r0, [r7, #4]
 800979a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800979c:	f3ef 8310 	mrs	r3, PRIMASK
 80097a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80097a2:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80097a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80097a6:	b672      	cpsid	i
}
 80097a8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681a      	ldr	r2, [r3, #0]
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7ff ffca 	bl	8009750 <list_remove_node>
  (*node)->next = NULL;
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2200      	movs	r2, #0
 80097c2:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	2200      	movs	r2, #0
 80097ca:	605a      	str	r2, [r3, #4]
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	f383 8810 	msr	PRIMASK, r3
}
 80097d6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80097d8:	bf00      	nop
 80097da:	3718      	adds	r7, #24
 80097dc:	46bd      	mov	sp, r7
 80097de:	bd80      	pop	{r7, pc}

080097e0 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b086      	sub	sp, #24
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097ea:	f3ef 8310 	mrs	r3, PRIMASK
 80097ee:	60fb      	str	r3, [r7, #12]
  return(result);
 80097f0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80097f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80097f4:	b672      	cpsid	i
}
 80097f6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	685a      	ldr	r2, [r3, #4]
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	4618      	mov	r0, r3
 8009806:	f7ff ffa3 	bl	8009750 <list_remove_node>
  (*node)->next = NULL;
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	2200      	movs	r2, #0
 8009810:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2200      	movs	r2, #0
 8009818:	605a      	str	r2, [r3, #4]
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	f383 8810 	msr	PRIMASK, r3
}
 8009824:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009826:	bf00      	nop
 8009828:	3718      	adds	r7, #24
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800982e:	b480      	push	{r7}
 8009830:	b089      	sub	sp, #36	@ 0x24
 8009832:	af00      	add	r7, sp, #0
 8009834:	6078      	str	r0, [r7, #4]
  int size = 0;
 8009836:	2300      	movs	r3, #0
 8009838:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800983a:	f3ef 8310 	mrs	r3, PRIMASK
 800983e:	613b      	str	r3, [r7, #16]
  return(result);
 8009840:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009842:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009844:	b672      	cpsid	i
}
 8009846:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800984e:	e005      	b.n	800985c <list_get_size+0x2e>
  {
    size++;
 8009850:	69fb      	ldr	r3, [r7, #28]
 8009852:	3301      	adds	r3, #1
 8009854:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 8009856:	69bb      	ldr	r3, [r7, #24]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800985c:	69ba      	ldr	r2, [r7, #24]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	429a      	cmp	r2, r3
 8009862:	d1f5      	bne.n	8009850 <list_get_size+0x22>
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f383 8810 	msr	PRIMASK, r3
}
 800986e:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8009870:	69fb      	ldr	r3, [r7, #28]
}
 8009872:	4618      	mov	r0, r3
 8009874:	3724      	adds	r7, #36	@ 0x24
 8009876:	46bd      	mov	sp, r7
 8009878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987c:	4770      	bx	lr
	...

08009880 <__NVIC_SetPriority>:
{
 8009880:	b480      	push	{r7}
 8009882:	b083      	sub	sp, #12
 8009884:	af00      	add	r7, sp, #0
 8009886:	4603      	mov	r3, r0
 8009888:	6039      	str	r1, [r7, #0]
 800988a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800988c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009890:	2b00      	cmp	r3, #0
 8009892:	db0a      	blt.n	80098aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	b2da      	uxtb	r2, r3
 8009898:	490c      	ldr	r1, [pc, #48]	@ (80098cc <__NVIC_SetPriority+0x4c>)
 800989a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800989e:	0112      	lsls	r2, r2, #4
 80098a0:	b2d2      	uxtb	r2, r2
 80098a2:	440b      	add	r3, r1
 80098a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80098a8:	e00a      	b.n	80098c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	b2da      	uxtb	r2, r3
 80098ae:	4908      	ldr	r1, [pc, #32]	@ (80098d0 <__NVIC_SetPriority+0x50>)
 80098b0:	79fb      	ldrb	r3, [r7, #7]
 80098b2:	f003 030f 	and.w	r3, r3, #15
 80098b6:	3b04      	subs	r3, #4
 80098b8:	0112      	lsls	r2, r2, #4
 80098ba:	b2d2      	uxtb	r2, r2
 80098bc:	440b      	add	r3, r1
 80098be:	761a      	strb	r2, [r3, #24]
}
 80098c0:	bf00      	nop
 80098c2:	370c      	adds	r7, #12
 80098c4:	46bd      	mov	sp, r7
 80098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ca:	4770      	bx	lr
 80098cc:	e000e100 	.word	0xe000e100
 80098d0:	e000ed00 	.word	0xe000ed00

080098d4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80098d4:	b580      	push	{r7, lr}
 80098d6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80098d8:	2100      	movs	r1, #0
 80098da:	f06f 0004 	mvn.w	r0, #4
 80098de:	f7ff ffcf 	bl	8009880 <__NVIC_SetPriority>
#endif
}
 80098e2:	bf00      	nop
 80098e4:	bd80      	pop	{r7, pc}
	...

080098e8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80098e8:	b480      	push	{r7}
 80098ea:	b083      	sub	sp, #12
 80098ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098ee:	f3ef 8305 	mrs	r3, IPSR
 80098f2:	603b      	str	r3, [r7, #0]
  return(result);
 80098f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d003      	beq.n	8009902 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80098fa:	f06f 0305 	mvn.w	r3, #5
 80098fe:	607b      	str	r3, [r7, #4]
 8009900:	e00c      	b.n	800991c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009902:	4b0a      	ldr	r3, [pc, #40]	@ (800992c <osKernelInitialize+0x44>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d105      	bne.n	8009916 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800990a:	4b08      	ldr	r3, [pc, #32]	@ (800992c <osKernelInitialize+0x44>)
 800990c:	2201      	movs	r2, #1
 800990e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009910:	2300      	movs	r3, #0
 8009912:	607b      	str	r3, [r7, #4]
 8009914:	e002      	b.n	800991c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009916:	f04f 33ff 	mov.w	r3, #4294967295
 800991a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800991c:	687b      	ldr	r3, [r7, #4]
}
 800991e:	4618      	mov	r0, r3
 8009920:	370c      	adds	r7, #12
 8009922:	46bd      	mov	sp, r7
 8009924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009928:	4770      	bx	lr
 800992a:	bf00      	nop
 800992c:	20001910 	.word	0x20001910

08009930 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009930:	b580      	push	{r7, lr}
 8009932:	b082      	sub	sp, #8
 8009934:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009936:	f3ef 8305 	mrs	r3, IPSR
 800993a:	603b      	str	r3, [r7, #0]
  return(result);
 800993c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800993e:	2b00      	cmp	r3, #0
 8009940:	d003      	beq.n	800994a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009942:	f06f 0305 	mvn.w	r3, #5
 8009946:	607b      	str	r3, [r7, #4]
 8009948:	e010      	b.n	800996c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800994a:	4b0b      	ldr	r3, [pc, #44]	@ (8009978 <osKernelStart+0x48>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	2b01      	cmp	r3, #1
 8009950:	d109      	bne.n	8009966 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009952:	f7ff ffbf 	bl	80098d4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009956:	4b08      	ldr	r3, [pc, #32]	@ (8009978 <osKernelStart+0x48>)
 8009958:	2202      	movs	r2, #2
 800995a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800995c:	f001 f87a 	bl	800aa54 <vTaskStartScheduler>
      stat = osOK;
 8009960:	2300      	movs	r3, #0
 8009962:	607b      	str	r3, [r7, #4]
 8009964:	e002      	b.n	800996c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009966:	f04f 33ff 	mov.w	r3, #4294967295
 800996a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800996c:	687b      	ldr	r3, [r7, #4]
}
 800996e:	4618      	mov	r0, r3
 8009970:	3708      	adds	r7, #8
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	20001910 	.word	0x20001910

0800997c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800997c:	b580      	push	{r7, lr}
 800997e:	b08e      	sub	sp, #56	@ 0x38
 8009980:	af04      	add	r7, sp, #16
 8009982:	60f8      	str	r0, [r7, #12]
 8009984:	60b9      	str	r1, [r7, #8]
 8009986:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009988:	2300      	movs	r3, #0
 800998a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800998c:	f3ef 8305 	mrs	r3, IPSR
 8009990:	617b      	str	r3, [r7, #20]
  return(result);
 8009992:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009994:	2b00      	cmp	r3, #0
 8009996:	d17e      	bne.n	8009a96 <osThreadNew+0x11a>
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d07b      	beq.n	8009a96 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800999e:	2380      	movs	r3, #128	@ 0x80
 80099a0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80099a2:	2318      	movs	r3, #24
 80099a4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80099a6:	2300      	movs	r3, #0
 80099a8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80099aa:	f04f 33ff 	mov.w	r3, #4294967295
 80099ae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d045      	beq.n	8009a42 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d002      	beq.n	80099c4 <osThreadNew+0x48>
        name = attr->name;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	699b      	ldr	r3, [r3, #24]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d002      	beq.n	80099d2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	699b      	ldr	r3, [r3, #24]
 80099d0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d008      	beq.n	80099ea <osThreadNew+0x6e>
 80099d8:	69fb      	ldr	r3, [r7, #28]
 80099da:	2b38      	cmp	r3, #56	@ 0x38
 80099dc:	d805      	bhi.n	80099ea <osThreadNew+0x6e>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	f003 0301 	and.w	r3, r3, #1
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d001      	beq.n	80099ee <osThreadNew+0x72>
        return (NULL);
 80099ea:	2300      	movs	r3, #0
 80099ec:	e054      	b.n	8009a98 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	695b      	ldr	r3, [r3, #20]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d003      	beq.n	80099fe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	695b      	ldr	r3, [r3, #20]
 80099fa:	089b      	lsrs	r3, r3, #2
 80099fc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	689b      	ldr	r3, [r3, #8]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d00e      	beq.n	8009a24 <osThreadNew+0xa8>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	68db      	ldr	r3, [r3, #12]
 8009a0a:	2b5b      	cmp	r3, #91	@ 0x5b
 8009a0c:	d90a      	bls.n	8009a24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d006      	beq.n	8009a24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	695b      	ldr	r3, [r3, #20]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d002      	beq.n	8009a24 <osThreadNew+0xa8>
        mem = 1;
 8009a1e:	2301      	movs	r3, #1
 8009a20:	61bb      	str	r3, [r7, #24]
 8009a22:	e010      	b.n	8009a46 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d10c      	bne.n	8009a46 <osThreadNew+0xca>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	68db      	ldr	r3, [r3, #12]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d108      	bne.n	8009a46 <osThreadNew+0xca>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	691b      	ldr	r3, [r3, #16]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d104      	bne.n	8009a46 <osThreadNew+0xca>
          mem = 0;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	61bb      	str	r3, [r7, #24]
 8009a40:	e001      	b.n	8009a46 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009a42:	2300      	movs	r3, #0
 8009a44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d110      	bne.n	8009a6e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009a50:	687a      	ldr	r2, [r7, #4]
 8009a52:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009a54:	9202      	str	r2, [sp, #8]
 8009a56:	9301      	str	r3, [sp, #4]
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	9300      	str	r3, [sp, #0]
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	6a3a      	ldr	r2, [r7, #32]
 8009a60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a62:	68f8      	ldr	r0, [r7, #12]
 8009a64:	f000 fe1a 	bl	800a69c <xTaskCreateStatic>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	613b      	str	r3, [r7, #16]
 8009a6c:	e013      	b.n	8009a96 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009a6e:	69bb      	ldr	r3, [r7, #24]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d110      	bne.n	8009a96 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009a74:	6a3b      	ldr	r3, [r7, #32]
 8009a76:	b29a      	uxth	r2, r3
 8009a78:	f107 0310 	add.w	r3, r7, #16
 8009a7c:	9301      	str	r3, [sp, #4]
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	9300      	str	r3, [sp, #0]
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a86:	68f8      	ldr	r0, [r7, #12]
 8009a88:	f000 fe68 	bl	800a75c <xTaskCreate>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d001      	beq.n	8009a96 <osThreadNew+0x11a>
            hTask = NULL;
 8009a92:	2300      	movs	r3, #0
 8009a94:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009a96:	693b      	ldr	r3, [r7, #16]
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3728      	adds	r7, #40	@ 0x28
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009aa8:	f3ef 8305 	mrs	r3, IPSR
 8009aac:	60bb      	str	r3, [r7, #8]
  return(result);
 8009aae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d003      	beq.n	8009abc <osDelay+0x1c>
    stat = osErrorISR;
 8009ab4:	f06f 0305 	mvn.w	r3, #5
 8009ab8:	60fb      	str	r3, [r7, #12]
 8009aba:	e007      	b.n	8009acc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009abc:	2300      	movs	r3, #0
 8009abe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d002      	beq.n	8009acc <osDelay+0x2c>
      vTaskDelay(ticks);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 ff8e 	bl	800a9e8 <vTaskDelay>
    }
  }

  return (stat);
 8009acc:	68fb      	ldr	r3, [r7, #12]
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3710      	adds	r7, #16
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}
	...

08009ad8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009ad8:	b480      	push	{r7}
 8009ada:	b085      	sub	sp, #20
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	4a07      	ldr	r2, [pc, #28]	@ (8009b04 <vApplicationGetIdleTaskMemory+0x2c>)
 8009ae8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	4a06      	ldr	r2, [pc, #24]	@ (8009b08 <vApplicationGetIdleTaskMemory+0x30>)
 8009aee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2280      	movs	r2, #128	@ 0x80
 8009af4:	601a      	str	r2, [r3, #0]
}
 8009af6:	bf00      	nop
 8009af8:	3714      	adds	r7, #20
 8009afa:	46bd      	mov	sp, r7
 8009afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b00:	4770      	bx	lr
 8009b02:	bf00      	nop
 8009b04:	20001914 	.word	0x20001914
 8009b08:	20001970 	.word	0x20001970

08009b0c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009b0c:	b480      	push	{r7}
 8009b0e:	b085      	sub	sp, #20
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	60f8      	str	r0, [r7, #12]
 8009b14:	60b9      	str	r1, [r7, #8]
 8009b16:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	4a07      	ldr	r2, [pc, #28]	@ (8009b38 <vApplicationGetTimerTaskMemory+0x2c>)
 8009b1c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	4a06      	ldr	r2, [pc, #24]	@ (8009b3c <vApplicationGetTimerTaskMemory+0x30>)
 8009b22:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009b2a:	601a      	str	r2, [r3, #0]
}
 8009b2c:	bf00      	nop
 8009b2e:	3714      	adds	r7, #20
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr
 8009b38:	20001b70 	.word	0x20001b70
 8009b3c:	20001bcc 	.word	0x20001bcc

08009b40 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f103 0208 	add.w	r2, r3, #8
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f04f 32ff 	mov.w	r2, #4294967295
 8009b58:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f103 0208 	add.w	r2, r3, #8
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f103 0208 	add.w	r2, r3, #8
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2200      	movs	r2, #0
 8009b72:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009b74:	bf00      	nop
 8009b76:	370c      	adds	r7, #12
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7e:	4770      	bx	lr

08009b80 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009b80:	b480      	push	{r7}
 8009b82:	b083      	sub	sp, #12
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009b8e:	bf00      	nop
 8009b90:	370c      	adds	r7, #12
 8009b92:	46bd      	mov	sp, r7
 8009b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b98:	4770      	bx	lr

08009b9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	b085      	sub	sp, #20
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	689a      	ldr	r2, [r3, #8]
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	689b      	ldr	r3, [r3, #8]
 8009bbc:	683a      	ldr	r2, [r7, #0]
 8009bbe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	683a      	ldr	r2, [r7, #0]
 8009bc4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	1c5a      	adds	r2, r3, #1
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	601a      	str	r2, [r3, #0]
}
 8009bd6:	bf00      	nop
 8009bd8:	3714      	adds	r7, #20
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be0:	4770      	bx	lr

08009be2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009be2:	b480      	push	{r7}
 8009be4:	b085      	sub	sp, #20
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
 8009bea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bf8:	d103      	bne.n	8009c02 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	691b      	ldr	r3, [r3, #16]
 8009bfe:	60fb      	str	r3, [r7, #12]
 8009c00:	e00c      	b.n	8009c1c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	3308      	adds	r3, #8
 8009c06:	60fb      	str	r3, [r7, #12]
 8009c08:	e002      	b.n	8009c10 <vListInsert+0x2e>
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	685b      	ldr	r3, [r3, #4]
 8009c0e:	60fb      	str	r3, [r7, #12]
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	68ba      	ldr	r2, [r7, #8]
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	d2f6      	bcs.n	8009c0a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	685a      	ldr	r2, [r3, #4]
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	685b      	ldr	r3, [r3, #4]
 8009c28:	683a      	ldr	r2, [r7, #0]
 8009c2a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	68fa      	ldr	r2, [r7, #12]
 8009c30:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	683a      	ldr	r2, [r7, #0]
 8009c36:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	1c5a      	adds	r2, r3, #1
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	601a      	str	r2, [r3, #0]
}
 8009c48:	bf00      	nop
 8009c4a:	3714      	adds	r7, #20
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr

08009c54 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009c54:	b480      	push	{r7}
 8009c56:	b085      	sub	sp, #20
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	691b      	ldr	r3, [r3, #16]
 8009c60:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	687a      	ldr	r2, [r7, #4]
 8009c68:	6892      	ldr	r2, [r2, #8]
 8009c6a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	689b      	ldr	r3, [r3, #8]
 8009c70:	687a      	ldr	r2, [r7, #4]
 8009c72:	6852      	ldr	r2, [r2, #4]
 8009c74:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	687a      	ldr	r2, [r7, #4]
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d103      	bne.n	8009c88 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	689a      	ldr	r2, [r3, #8]
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	1e5a      	subs	r2, r3, #1
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3714      	adds	r7, #20
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr

08009ca8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b084      	sub	sp, #16
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d10b      	bne.n	8009cd4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc0:	f383 8811 	msr	BASEPRI, r3
 8009cc4:	f3bf 8f6f 	isb	sy
 8009cc8:	f3bf 8f4f 	dsb	sy
 8009ccc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009cce:	bf00      	nop
 8009cd0:	bf00      	nop
 8009cd2:	e7fd      	b.n	8009cd0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009cd4:	f002 f878 	bl	800bdc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ce0:	68f9      	ldr	r1, [r7, #12]
 8009ce2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009ce4:	fb01 f303 	mul.w	r3, r1, r3
 8009ce8:	441a      	add	r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681a      	ldr	r2, [r3, #0]
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681a      	ldr	r2, [r3, #0]
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d04:	3b01      	subs	r3, #1
 8009d06:	68f9      	ldr	r1, [r7, #12]
 8009d08:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009d0a:	fb01 f303 	mul.w	r3, r1, r3
 8009d0e:	441a      	add	r2, r3
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	22ff      	movs	r2, #255	@ 0xff
 8009d18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	22ff      	movs	r2, #255	@ 0xff
 8009d20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d114      	bne.n	8009d54 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	691b      	ldr	r3, [r3, #16]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d01a      	beq.n	8009d68 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	3310      	adds	r3, #16
 8009d36:	4618      	mov	r0, r3
 8009d38:	f001 f91a 	bl	800af70 <xTaskRemoveFromEventList>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d012      	beq.n	8009d68 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009d42:	4b0d      	ldr	r3, [pc, #52]	@ (8009d78 <xQueueGenericReset+0xd0>)
 8009d44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d48:	601a      	str	r2, [r3, #0]
 8009d4a:	f3bf 8f4f 	dsb	sy
 8009d4e:	f3bf 8f6f 	isb	sy
 8009d52:	e009      	b.n	8009d68 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	3310      	adds	r3, #16
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f7ff fef1 	bl	8009b40 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	3324      	adds	r3, #36	@ 0x24
 8009d62:	4618      	mov	r0, r3
 8009d64:	f7ff feec 	bl	8009b40 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009d68:	f002 f860 	bl	800be2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009d6c:	2301      	movs	r3, #1
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3710      	adds	r7, #16
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
 8009d76:	bf00      	nop
 8009d78:	e000ed04 	.word	0xe000ed04

08009d7c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b08e      	sub	sp, #56	@ 0x38
 8009d80:	af02      	add	r7, sp, #8
 8009d82:	60f8      	str	r0, [r7, #12]
 8009d84:	60b9      	str	r1, [r7, #8]
 8009d86:	607a      	str	r2, [r7, #4]
 8009d88:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d10b      	bne.n	8009da8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d94:	f383 8811 	msr	BASEPRI, r3
 8009d98:	f3bf 8f6f 	isb	sy
 8009d9c:	f3bf 8f4f 	dsb	sy
 8009da0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009da2:	bf00      	nop
 8009da4:	bf00      	nop
 8009da6:	e7fd      	b.n	8009da4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d10b      	bne.n	8009dc6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009db2:	f383 8811 	msr	BASEPRI, r3
 8009db6:	f3bf 8f6f 	isb	sy
 8009dba:	f3bf 8f4f 	dsb	sy
 8009dbe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009dc0:	bf00      	nop
 8009dc2:	bf00      	nop
 8009dc4:	e7fd      	b.n	8009dc2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d002      	beq.n	8009dd2 <xQueueGenericCreateStatic+0x56>
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d001      	beq.n	8009dd6 <xQueueGenericCreateStatic+0x5a>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	e000      	b.n	8009dd8 <xQueueGenericCreateStatic+0x5c>
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d10b      	bne.n	8009df4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009de0:	f383 8811 	msr	BASEPRI, r3
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	623b      	str	r3, [r7, #32]
}
 8009dee:	bf00      	nop
 8009df0:	bf00      	nop
 8009df2:	e7fd      	b.n	8009df0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d102      	bne.n	8009e00 <xQueueGenericCreateStatic+0x84>
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d101      	bne.n	8009e04 <xQueueGenericCreateStatic+0x88>
 8009e00:	2301      	movs	r3, #1
 8009e02:	e000      	b.n	8009e06 <xQueueGenericCreateStatic+0x8a>
 8009e04:	2300      	movs	r3, #0
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d10b      	bne.n	8009e22 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0e:	f383 8811 	msr	BASEPRI, r3
 8009e12:	f3bf 8f6f 	isb	sy
 8009e16:	f3bf 8f4f 	dsb	sy
 8009e1a:	61fb      	str	r3, [r7, #28]
}
 8009e1c:	bf00      	nop
 8009e1e:	bf00      	nop
 8009e20:	e7fd      	b.n	8009e1e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009e22:	2350      	movs	r3, #80	@ 0x50
 8009e24:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	2b50      	cmp	r3, #80	@ 0x50
 8009e2a:	d00b      	beq.n	8009e44 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e30:	f383 8811 	msr	BASEPRI, r3
 8009e34:	f3bf 8f6f 	isb	sy
 8009e38:	f3bf 8f4f 	dsb	sy
 8009e3c:	61bb      	str	r3, [r7, #24]
}
 8009e3e:	bf00      	nop
 8009e40:	bf00      	nop
 8009e42:	e7fd      	b.n	8009e40 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009e44:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d00d      	beq.n	8009e6c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e52:	2201      	movs	r2, #1
 8009e54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009e58:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e5e:	9300      	str	r3, [sp, #0]
 8009e60:	4613      	mov	r3, r2
 8009e62:	687a      	ldr	r2, [r7, #4]
 8009e64:	68b9      	ldr	r1, [r7, #8]
 8009e66:	68f8      	ldr	r0, [r7, #12]
 8009e68:	f000 f805 	bl	8009e76 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3730      	adds	r7, #48	@ 0x30
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}

08009e76 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009e76:	b580      	push	{r7, lr}
 8009e78:	b084      	sub	sp, #16
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	60f8      	str	r0, [r7, #12]
 8009e7e:	60b9      	str	r1, [r7, #8]
 8009e80:	607a      	str	r2, [r7, #4]
 8009e82:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d103      	bne.n	8009e92 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009e8a:	69bb      	ldr	r3, [r7, #24]
 8009e8c:	69ba      	ldr	r2, [r7, #24]
 8009e8e:	601a      	str	r2, [r3, #0]
 8009e90:	e002      	b.n	8009e98 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009e92:	69bb      	ldr	r3, [r7, #24]
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009e98:	69bb      	ldr	r3, [r7, #24]
 8009e9a:	68fa      	ldr	r2, [r7, #12]
 8009e9c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009e9e:	69bb      	ldr	r3, [r7, #24]
 8009ea0:	68ba      	ldr	r2, [r7, #8]
 8009ea2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009ea4:	2101      	movs	r1, #1
 8009ea6:	69b8      	ldr	r0, [r7, #24]
 8009ea8:	f7ff fefe 	bl	8009ca8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009eac:	69bb      	ldr	r3, [r7, #24]
 8009eae:	78fa      	ldrb	r2, [r7, #3]
 8009eb0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009eb4:	bf00      	nop
 8009eb6:	3710      	adds	r7, #16
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b08e      	sub	sp, #56	@ 0x38
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	60f8      	str	r0, [r7, #12]
 8009ec4:	60b9      	str	r1, [r7, #8]
 8009ec6:	607a      	str	r2, [r7, #4]
 8009ec8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d10b      	bne.n	8009ef0 <xQueueGenericSend+0x34>
	__asm volatile
 8009ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009edc:	f383 8811 	msr	BASEPRI, r3
 8009ee0:	f3bf 8f6f 	isb	sy
 8009ee4:	f3bf 8f4f 	dsb	sy
 8009ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009eea:	bf00      	nop
 8009eec:	bf00      	nop
 8009eee:	e7fd      	b.n	8009eec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d103      	bne.n	8009efe <xQueueGenericSend+0x42>
 8009ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d101      	bne.n	8009f02 <xQueueGenericSend+0x46>
 8009efe:	2301      	movs	r3, #1
 8009f00:	e000      	b.n	8009f04 <xQueueGenericSend+0x48>
 8009f02:	2300      	movs	r3, #0
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d10b      	bne.n	8009f20 <xQueueGenericSend+0x64>
	__asm volatile
 8009f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f0c:	f383 8811 	msr	BASEPRI, r3
 8009f10:	f3bf 8f6f 	isb	sy
 8009f14:	f3bf 8f4f 	dsb	sy
 8009f18:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009f1a:	bf00      	nop
 8009f1c:	bf00      	nop
 8009f1e:	e7fd      	b.n	8009f1c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	2b02      	cmp	r3, #2
 8009f24:	d103      	bne.n	8009f2e <xQueueGenericSend+0x72>
 8009f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	d101      	bne.n	8009f32 <xQueueGenericSend+0x76>
 8009f2e:	2301      	movs	r3, #1
 8009f30:	e000      	b.n	8009f34 <xQueueGenericSend+0x78>
 8009f32:	2300      	movs	r3, #0
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d10b      	bne.n	8009f50 <xQueueGenericSend+0x94>
	__asm volatile
 8009f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f3c:	f383 8811 	msr	BASEPRI, r3
 8009f40:	f3bf 8f6f 	isb	sy
 8009f44:	f3bf 8f4f 	dsb	sy
 8009f48:	623b      	str	r3, [r7, #32]
}
 8009f4a:	bf00      	nop
 8009f4c:	bf00      	nop
 8009f4e:	e7fd      	b.n	8009f4c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f50:	f001 f9ce 	bl	800b2f0 <xTaskGetSchedulerState>
 8009f54:	4603      	mov	r3, r0
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d102      	bne.n	8009f60 <xQueueGenericSend+0xa4>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d101      	bne.n	8009f64 <xQueueGenericSend+0xa8>
 8009f60:	2301      	movs	r3, #1
 8009f62:	e000      	b.n	8009f66 <xQueueGenericSend+0xaa>
 8009f64:	2300      	movs	r3, #0
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d10b      	bne.n	8009f82 <xQueueGenericSend+0xc6>
	__asm volatile
 8009f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f6e:	f383 8811 	msr	BASEPRI, r3
 8009f72:	f3bf 8f6f 	isb	sy
 8009f76:	f3bf 8f4f 	dsb	sy
 8009f7a:	61fb      	str	r3, [r7, #28]
}
 8009f7c:	bf00      	nop
 8009f7e:	bf00      	nop
 8009f80:	e7fd      	b.n	8009f7e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009f82:	f001 ff21 	bl	800bdc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d302      	bcc.n	8009f98 <xQueueGenericSend+0xdc>
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	2b02      	cmp	r3, #2
 8009f96:	d129      	bne.n	8009fec <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009f98:	683a      	ldr	r2, [r7, #0]
 8009f9a:	68b9      	ldr	r1, [r7, #8]
 8009f9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009f9e:	f000 fa0f 	bl	800a3c0 <prvCopyDataToQueue>
 8009fa2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d010      	beq.n	8009fce <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fae:	3324      	adds	r3, #36	@ 0x24
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	f000 ffdd 	bl	800af70 <xTaskRemoveFromEventList>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d013      	beq.n	8009fe4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009fbc:	4b3f      	ldr	r3, [pc, #252]	@ (800a0bc <xQueueGenericSend+0x200>)
 8009fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fc2:	601a      	str	r2, [r3, #0]
 8009fc4:	f3bf 8f4f 	dsb	sy
 8009fc8:	f3bf 8f6f 	isb	sy
 8009fcc:	e00a      	b.n	8009fe4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d007      	beq.n	8009fe4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009fd4:	4b39      	ldr	r3, [pc, #228]	@ (800a0bc <xQueueGenericSend+0x200>)
 8009fd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fda:	601a      	str	r2, [r3, #0]
 8009fdc:	f3bf 8f4f 	dsb	sy
 8009fe0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009fe4:	f001 ff22 	bl	800be2c <vPortExitCritical>
				return pdPASS;
 8009fe8:	2301      	movs	r3, #1
 8009fea:	e063      	b.n	800a0b4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d103      	bne.n	8009ffa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ff2:	f001 ff1b 	bl	800be2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	e05c      	b.n	800a0b4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d106      	bne.n	800a00e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a000:	f107 0314 	add.w	r3, r7, #20
 800a004:	4618      	mov	r0, r3
 800a006:	f001 f817 	bl	800b038 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a00a:	2301      	movs	r3, #1
 800a00c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a00e:	f001 ff0d 	bl	800be2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a012:	f000 fd87 	bl	800ab24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a016:	f001 fed7 	bl	800bdc8 <vPortEnterCritical>
 800a01a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a01c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a020:	b25b      	sxtb	r3, r3
 800a022:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a026:	d103      	bne.n	800a030 <xQueueGenericSend+0x174>
 800a028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a02a:	2200      	movs	r2, #0
 800a02c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a032:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a036:	b25b      	sxtb	r3, r3
 800a038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a03c:	d103      	bne.n	800a046 <xQueueGenericSend+0x18a>
 800a03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a040:	2200      	movs	r2, #0
 800a042:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a046:	f001 fef1 	bl	800be2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a04a:	1d3a      	adds	r2, r7, #4
 800a04c:	f107 0314 	add.w	r3, r7, #20
 800a050:	4611      	mov	r1, r2
 800a052:	4618      	mov	r0, r3
 800a054:	f001 f806 	bl	800b064 <xTaskCheckForTimeOut>
 800a058:	4603      	mov	r3, r0
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d124      	bne.n	800a0a8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a05e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a060:	f000 faa6 	bl	800a5b0 <prvIsQueueFull>
 800a064:	4603      	mov	r3, r0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d018      	beq.n	800a09c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a06a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a06c:	3310      	adds	r3, #16
 800a06e:	687a      	ldr	r2, [r7, #4]
 800a070:	4611      	mov	r1, r2
 800a072:	4618      	mov	r0, r3
 800a074:	f000 ff2a 	bl	800aecc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a078:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a07a:	f000 fa31 	bl	800a4e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a07e:	f000 fd5f 	bl	800ab40 <xTaskResumeAll>
 800a082:	4603      	mov	r3, r0
 800a084:	2b00      	cmp	r3, #0
 800a086:	f47f af7c 	bne.w	8009f82 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a08a:	4b0c      	ldr	r3, [pc, #48]	@ (800a0bc <xQueueGenericSend+0x200>)
 800a08c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a090:	601a      	str	r2, [r3, #0]
 800a092:	f3bf 8f4f 	dsb	sy
 800a096:	f3bf 8f6f 	isb	sy
 800a09a:	e772      	b.n	8009f82 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a09c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a09e:	f000 fa1f 	bl	800a4e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a0a2:	f000 fd4d 	bl	800ab40 <xTaskResumeAll>
 800a0a6:	e76c      	b.n	8009f82 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a0a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a0aa:	f000 fa19 	bl	800a4e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a0ae:	f000 fd47 	bl	800ab40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a0b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3738      	adds	r7, #56	@ 0x38
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	e000ed04 	.word	0xe000ed04

0800a0c0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b090      	sub	sp, #64	@ 0x40
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	607a      	str	r2, [r7, #4]
 800a0cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a0d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d10b      	bne.n	800a0f0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a0d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0dc:	f383 8811 	msr	BASEPRI, r3
 800a0e0:	f3bf 8f6f 	isb	sy
 800a0e4:	f3bf 8f4f 	dsb	sy
 800a0e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a0ea:	bf00      	nop
 800a0ec:	bf00      	nop
 800a0ee:	e7fd      	b.n	800a0ec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d103      	bne.n	800a0fe <xQueueGenericSendFromISR+0x3e>
 800a0f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d101      	bne.n	800a102 <xQueueGenericSendFromISR+0x42>
 800a0fe:	2301      	movs	r3, #1
 800a100:	e000      	b.n	800a104 <xQueueGenericSendFromISR+0x44>
 800a102:	2300      	movs	r3, #0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d10b      	bne.n	800a120 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a10c:	f383 8811 	msr	BASEPRI, r3
 800a110:	f3bf 8f6f 	isb	sy
 800a114:	f3bf 8f4f 	dsb	sy
 800a118:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a11a:	bf00      	nop
 800a11c:	bf00      	nop
 800a11e:	e7fd      	b.n	800a11c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	2b02      	cmp	r3, #2
 800a124:	d103      	bne.n	800a12e <xQueueGenericSendFromISR+0x6e>
 800a126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d101      	bne.n	800a132 <xQueueGenericSendFromISR+0x72>
 800a12e:	2301      	movs	r3, #1
 800a130:	e000      	b.n	800a134 <xQueueGenericSendFromISR+0x74>
 800a132:	2300      	movs	r3, #0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d10b      	bne.n	800a150 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13c:	f383 8811 	msr	BASEPRI, r3
 800a140:	f3bf 8f6f 	isb	sy
 800a144:	f3bf 8f4f 	dsb	sy
 800a148:	623b      	str	r3, [r7, #32]
}
 800a14a:	bf00      	nop
 800a14c:	bf00      	nop
 800a14e:	e7fd      	b.n	800a14c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a150:	f001 ff1a 	bl	800bf88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a154:	f3ef 8211 	mrs	r2, BASEPRI
 800a158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15c:	f383 8811 	msr	BASEPRI, r3
 800a160:	f3bf 8f6f 	isb	sy
 800a164:	f3bf 8f4f 	dsb	sy
 800a168:	61fa      	str	r2, [r7, #28]
 800a16a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a16c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a16e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a172:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a178:	429a      	cmp	r2, r3
 800a17a:	d302      	bcc.n	800a182 <xQueueGenericSendFromISR+0xc2>
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	2b02      	cmp	r3, #2
 800a180:	d12f      	bne.n	800a1e2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a184:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a188:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a18c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a18e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a190:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a192:	683a      	ldr	r2, [r7, #0]
 800a194:	68b9      	ldr	r1, [r7, #8]
 800a196:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a198:	f000 f912 	bl	800a3c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a19c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a1a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a4:	d112      	bne.n	800a1cc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d016      	beq.n	800a1dc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a1ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1b0:	3324      	adds	r3, #36	@ 0x24
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f000 fedc 	bl	800af70 <xTaskRemoveFromEventList>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d00e      	beq.n	800a1dc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d00b      	beq.n	800a1dc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	601a      	str	r2, [r3, #0]
 800a1ca:	e007      	b.n	800a1dc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a1cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	b2db      	uxtb	r3, r3
 800a1d4:	b25a      	sxtb	r2, r3
 800a1d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a1dc:	2301      	movs	r3, #1
 800a1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a1e0:	e001      	b.n	800a1e6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1e8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a1f0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a1f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3740      	adds	r7, #64	@ 0x40
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b08c      	sub	sp, #48	@ 0x30
 800a200:	af00      	add	r7, sp, #0
 800a202:	60f8      	str	r0, [r7, #12]
 800a204:	60b9      	str	r1, [r7, #8]
 800a206:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a208:	2300      	movs	r3, #0
 800a20a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a212:	2b00      	cmp	r3, #0
 800a214:	d10b      	bne.n	800a22e <xQueueReceive+0x32>
	__asm volatile
 800a216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a21a:	f383 8811 	msr	BASEPRI, r3
 800a21e:	f3bf 8f6f 	isb	sy
 800a222:	f3bf 8f4f 	dsb	sy
 800a226:	623b      	str	r3, [r7, #32]
}
 800a228:	bf00      	nop
 800a22a:	bf00      	nop
 800a22c:	e7fd      	b.n	800a22a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d103      	bne.n	800a23c <xQueueReceive+0x40>
 800a234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d101      	bne.n	800a240 <xQueueReceive+0x44>
 800a23c:	2301      	movs	r3, #1
 800a23e:	e000      	b.n	800a242 <xQueueReceive+0x46>
 800a240:	2300      	movs	r3, #0
 800a242:	2b00      	cmp	r3, #0
 800a244:	d10b      	bne.n	800a25e <xQueueReceive+0x62>
	__asm volatile
 800a246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a24a:	f383 8811 	msr	BASEPRI, r3
 800a24e:	f3bf 8f6f 	isb	sy
 800a252:	f3bf 8f4f 	dsb	sy
 800a256:	61fb      	str	r3, [r7, #28]
}
 800a258:	bf00      	nop
 800a25a:	bf00      	nop
 800a25c:	e7fd      	b.n	800a25a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a25e:	f001 f847 	bl	800b2f0 <xTaskGetSchedulerState>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d102      	bne.n	800a26e <xQueueReceive+0x72>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d101      	bne.n	800a272 <xQueueReceive+0x76>
 800a26e:	2301      	movs	r3, #1
 800a270:	e000      	b.n	800a274 <xQueueReceive+0x78>
 800a272:	2300      	movs	r3, #0
 800a274:	2b00      	cmp	r3, #0
 800a276:	d10b      	bne.n	800a290 <xQueueReceive+0x94>
	__asm volatile
 800a278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a27c:	f383 8811 	msr	BASEPRI, r3
 800a280:	f3bf 8f6f 	isb	sy
 800a284:	f3bf 8f4f 	dsb	sy
 800a288:	61bb      	str	r3, [r7, #24]
}
 800a28a:	bf00      	nop
 800a28c:	bf00      	nop
 800a28e:	e7fd      	b.n	800a28c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a290:	f001 fd9a 	bl	800bdc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a298:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d01f      	beq.n	800a2e0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a2a0:	68b9      	ldr	r1, [r7, #8]
 800a2a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2a4:	f000 f8f6 	bl	800a494 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a2a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2aa:	1e5a      	subs	r2, r3, #1
 800a2ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ae:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2b2:	691b      	ldr	r3, [r3, #16]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d00f      	beq.n	800a2d8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ba:	3310      	adds	r3, #16
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f000 fe57 	bl	800af70 <xTaskRemoveFromEventList>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d007      	beq.n	800a2d8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a2c8:	4b3c      	ldr	r3, [pc, #240]	@ (800a3bc <xQueueReceive+0x1c0>)
 800a2ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2ce:	601a      	str	r2, [r3, #0]
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a2d8:	f001 fda8 	bl	800be2c <vPortExitCritical>
				return pdPASS;
 800a2dc:	2301      	movs	r3, #1
 800a2de:	e069      	b.n	800a3b4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d103      	bne.n	800a2ee <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a2e6:	f001 fda1 	bl	800be2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	e062      	b.n	800a3b4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a2ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d106      	bne.n	800a302 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a2f4:	f107 0310 	add.w	r3, r7, #16
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f000 fe9d 	bl	800b038 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a2fe:	2301      	movs	r3, #1
 800a300:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a302:	f001 fd93 	bl	800be2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a306:	f000 fc0d 	bl	800ab24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a30a:	f001 fd5d 	bl	800bdc8 <vPortEnterCritical>
 800a30e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a310:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a314:	b25b      	sxtb	r3, r3
 800a316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a31a:	d103      	bne.n	800a324 <xQueueReceive+0x128>
 800a31c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a31e:	2200      	movs	r2, #0
 800a320:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a326:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a32a:	b25b      	sxtb	r3, r3
 800a32c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a330:	d103      	bne.n	800a33a <xQueueReceive+0x13e>
 800a332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a334:	2200      	movs	r2, #0
 800a336:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a33a:	f001 fd77 	bl	800be2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a33e:	1d3a      	adds	r2, r7, #4
 800a340:	f107 0310 	add.w	r3, r7, #16
 800a344:	4611      	mov	r1, r2
 800a346:	4618      	mov	r0, r3
 800a348:	f000 fe8c 	bl	800b064 <xTaskCheckForTimeOut>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d123      	bne.n	800a39a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a352:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a354:	f000 f916 	bl	800a584 <prvIsQueueEmpty>
 800a358:	4603      	mov	r3, r0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d017      	beq.n	800a38e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a35e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a360:	3324      	adds	r3, #36	@ 0x24
 800a362:	687a      	ldr	r2, [r7, #4]
 800a364:	4611      	mov	r1, r2
 800a366:	4618      	mov	r0, r3
 800a368:	f000 fdb0 	bl	800aecc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a36c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a36e:	f000 f8b7 	bl	800a4e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a372:	f000 fbe5 	bl	800ab40 <xTaskResumeAll>
 800a376:	4603      	mov	r3, r0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d189      	bne.n	800a290 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a37c:	4b0f      	ldr	r3, [pc, #60]	@ (800a3bc <xQueueReceive+0x1c0>)
 800a37e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a382:	601a      	str	r2, [r3, #0]
 800a384:	f3bf 8f4f 	dsb	sy
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	e780      	b.n	800a290 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a38e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a390:	f000 f8a6 	bl	800a4e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a394:	f000 fbd4 	bl	800ab40 <xTaskResumeAll>
 800a398:	e77a      	b.n	800a290 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a39a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a39c:	f000 f8a0 	bl	800a4e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a3a0:	f000 fbce 	bl	800ab40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3a6:	f000 f8ed 	bl	800a584 <prvIsQueueEmpty>
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	f43f af6f 	beq.w	800a290 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a3b2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3730      	adds	r7, #48	@ 0x30
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}
 800a3bc:	e000ed04 	.word	0xe000ed04

0800a3c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b086      	sub	sp, #24
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	60b9      	str	r1, [r7, #8]
 800a3ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d10d      	bne.n	800a3fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d14d      	bne.n	800a482 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f000 ff9e 	bl	800b32c <xTaskPriorityDisinherit>
 800a3f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	609a      	str	r2, [r3, #8]
 800a3f8:	e043      	b.n	800a482 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d119      	bne.n	800a434 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	6858      	ldr	r0, [r3, #4]
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a408:	461a      	mov	r2, r3
 800a40a:	68b9      	ldr	r1, [r7, #8]
 800a40c:	f002 fecd 	bl	800d1aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	685a      	ldr	r2, [r3, #4]
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a418:	441a      	add	r2, r3
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	685a      	ldr	r2, [r3, #4]
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	429a      	cmp	r2, r3
 800a428:	d32b      	bcc.n	800a482 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681a      	ldr	r2, [r3, #0]
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	605a      	str	r2, [r3, #4]
 800a432:	e026      	b.n	800a482 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	68d8      	ldr	r0, [r3, #12]
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a43c:	461a      	mov	r2, r3
 800a43e:	68b9      	ldr	r1, [r7, #8]
 800a440:	f002 feb3 	bl	800d1aa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	68da      	ldr	r2, [r3, #12]
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a44c:	425b      	negs	r3, r3
 800a44e:	441a      	add	r2, r3
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	68da      	ldr	r2, [r3, #12]
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d207      	bcs.n	800a470 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	689a      	ldr	r2, [r3, #8]
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a468:	425b      	negs	r3, r3
 800a46a:	441a      	add	r2, r3
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2b02      	cmp	r3, #2
 800a474:	d105      	bne.n	800a482 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d002      	beq.n	800a482 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	3b01      	subs	r3, #1
 800a480:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a482:	693b      	ldr	r3, [r7, #16]
 800a484:	1c5a      	adds	r2, r3, #1
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a48a:	697b      	ldr	r3, [r7, #20]
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3718      	adds	r7, #24
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b082      	sub	sp, #8
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d018      	beq.n	800a4d8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	68da      	ldr	r2, [r3, #12]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4ae:	441a      	add	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	68da      	ldr	r2, [r3, #12]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	689b      	ldr	r3, [r3, #8]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d303      	bcc.n	800a4c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681a      	ldr	r2, [r3, #0]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	68d9      	ldr	r1, [r3, #12]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	6838      	ldr	r0, [r7, #0]
 800a4d4:	f002 fe69 	bl	800d1aa <memcpy>
	}
}
 800a4d8:	bf00      	nop
 800a4da:	3708      	adds	r7, #8
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a4e8:	f001 fc6e 	bl	800bdc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4f2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a4f4:	e011      	b.n	800a51a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d012      	beq.n	800a524 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	3324      	adds	r3, #36	@ 0x24
 800a502:	4618      	mov	r0, r3
 800a504:	f000 fd34 	bl	800af70 <xTaskRemoveFromEventList>
 800a508:	4603      	mov	r3, r0
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d001      	beq.n	800a512 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a50e:	f000 fe0d 	bl	800b12c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a512:	7bfb      	ldrb	r3, [r7, #15]
 800a514:	3b01      	subs	r3, #1
 800a516:	b2db      	uxtb	r3, r3
 800a518:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a51a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	dce9      	bgt.n	800a4f6 <prvUnlockQueue+0x16>
 800a522:	e000      	b.n	800a526 <prvUnlockQueue+0x46>
					break;
 800a524:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	22ff      	movs	r2, #255	@ 0xff
 800a52a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a52e:	f001 fc7d 	bl	800be2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a532:	f001 fc49 	bl	800bdc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a53c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a53e:	e011      	b.n	800a564 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	691b      	ldr	r3, [r3, #16]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d012      	beq.n	800a56e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	3310      	adds	r3, #16
 800a54c:	4618      	mov	r0, r3
 800a54e:	f000 fd0f 	bl	800af70 <xTaskRemoveFromEventList>
 800a552:	4603      	mov	r3, r0
 800a554:	2b00      	cmp	r3, #0
 800a556:	d001      	beq.n	800a55c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a558:	f000 fde8 	bl	800b12c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a55c:	7bbb      	ldrb	r3, [r7, #14]
 800a55e:	3b01      	subs	r3, #1
 800a560:	b2db      	uxtb	r3, r3
 800a562:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a564:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	dce9      	bgt.n	800a540 <prvUnlockQueue+0x60>
 800a56c:	e000      	b.n	800a570 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a56e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	22ff      	movs	r2, #255	@ 0xff
 800a574:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a578:	f001 fc58 	bl	800be2c <vPortExitCritical>
}
 800a57c:	bf00      	nop
 800a57e:	3710      	adds	r7, #16
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b084      	sub	sp, #16
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a58c:	f001 fc1c 	bl	800bdc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a594:	2b00      	cmp	r3, #0
 800a596:	d102      	bne.n	800a59e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a598:	2301      	movs	r3, #1
 800a59a:	60fb      	str	r3, [r7, #12]
 800a59c:	e001      	b.n	800a5a2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a5a2:	f001 fc43 	bl	800be2c <vPortExitCritical>

	return xReturn;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3710      	adds	r7, #16
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a5b8:	f001 fc06 	bl	800bdc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d102      	bne.n	800a5ce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	60fb      	str	r3, [r7, #12]
 800a5cc:	e001      	b.n	800a5d2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a5d2:	f001 fc2b 	bl	800be2c <vPortExitCritical>

	return xReturn;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3710      	adds	r7, #16
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
 800a5e8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	60fb      	str	r3, [r7, #12]
 800a5ee:	e014      	b.n	800a61a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a5f0:	4a0f      	ldr	r2, [pc, #60]	@ (800a630 <vQueueAddToRegistry+0x50>)
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d10b      	bne.n	800a614 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a5fc:	490c      	ldr	r1, [pc, #48]	@ (800a630 <vQueueAddToRegistry+0x50>)
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	683a      	ldr	r2, [r7, #0]
 800a602:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a606:	4a0a      	ldr	r2, [pc, #40]	@ (800a630 <vQueueAddToRegistry+0x50>)
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	00db      	lsls	r3, r3, #3
 800a60c:	4413      	add	r3, r2
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a612:	e006      	b.n	800a622 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	3301      	adds	r3, #1
 800a618:	60fb      	str	r3, [r7, #12]
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	2b07      	cmp	r3, #7
 800a61e:	d9e7      	bls.n	800a5f0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a620:	bf00      	nop
 800a622:	bf00      	nop
 800a624:	3714      	adds	r7, #20
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr
 800a62e:	bf00      	nop
 800a630:	20001fcc 	.word	0x20001fcc

0800a634 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a634:	b580      	push	{r7, lr}
 800a636:	b086      	sub	sp, #24
 800a638:	af00      	add	r7, sp, #0
 800a63a:	60f8      	str	r0, [r7, #12]
 800a63c:	60b9      	str	r1, [r7, #8]
 800a63e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a644:	f001 fbc0 	bl	800bdc8 <vPortEnterCritical>
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a64e:	b25b      	sxtb	r3, r3
 800a650:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a654:	d103      	bne.n	800a65e <vQueueWaitForMessageRestricted+0x2a>
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	2200      	movs	r2, #0
 800a65a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a65e:	697b      	ldr	r3, [r7, #20]
 800a660:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a664:	b25b      	sxtb	r3, r3
 800a666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a66a:	d103      	bne.n	800a674 <vQueueWaitForMessageRestricted+0x40>
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	2200      	movs	r2, #0
 800a670:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a674:	f001 fbda 	bl	800be2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d106      	bne.n	800a68e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	3324      	adds	r3, #36	@ 0x24
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	68b9      	ldr	r1, [r7, #8]
 800a688:	4618      	mov	r0, r3
 800a68a:	f000 fc45 	bl	800af18 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a68e:	6978      	ldr	r0, [r7, #20]
 800a690:	f7ff ff26 	bl	800a4e0 <prvUnlockQueue>
	}
 800a694:	bf00      	nop
 800a696:	3718      	adds	r7, #24
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b08e      	sub	sp, #56	@ 0x38
 800a6a0:	af04      	add	r7, sp, #16
 800a6a2:	60f8      	str	r0, [r7, #12]
 800a6a4:	60b9      	str	r1, [r7, #8]
 800a6a6:	607a      	str	r2, [r7, #4]
 800a6a8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a6aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d10b      	bne.n	800a6c8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a6b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6b4:	f383 8811 	msr	BASEPRI, r3
 800a6b8:	f3bf 8f6f 	isb	sy
 800a6bc:	f3bf 8f4f 	dsb	sy
 800a6c0:	623b      	str	r3, [r7, #32]
}
 800a6c2:	bf00      	nop
 800a6c4:	bf00      	nop
 800a6c6:	e7fd      	b.n	800a6c4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d10b      	bne.n	800a6e6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d2:	f383 8811 	msr	BASEPRI, r3
 800a6d6:	f3bf 8f6f 	isb	sy
 800a6da:	f3bf 8f4f 	dsb	sy
 800a6de:	61fb      	str	r3, [r7, #28]
}
 800a6e0:	bf00      	nop
 800a6e2:	bf00      	nop
 800a6e4:	e7fd      	b.n	800a6e2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a6e6:	235c      	movs	r3, #92	@ 0x5c
 800a6e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	2b5c      	cmp	r3, #92	@ 0x5c
 800a6ee:	d00b      	beq.n	800a708 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a6f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6f4:	f383 8811 	msr	BASEPRI, r3
 800a6f8:	f3bf 8f6f 	isb	sy
 800a6fc:	f3bf 8f4f 	dsb	sy
 800a700:	61bb      	str	r3, [r7, #24]
}
 800a702:	bf00      	nop
 800a704:	bf00      	nop
 800a706:	e7fd      	b.n	800a704 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a708:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a70a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d01e      	beq.n	800a74e <xTaskCreateStatic+0xb2>
 800a710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a712:	2b00      	cmp	r3, #0
 800a714:	d01b      	beq.n	800a74e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a718:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a71c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a71e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a722:	2202      	movs	r2, #2
 800a724:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a728:	2300      	movs	r3, #0
 800a72a:	9303      	str	r3, [sp, #12]
 800a72c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72e:	9302      	str	r3, [sp, #8]
 800a730:	f107 0314 	add.w	r3, r7, #20
 800a734:	9301      	str	r3, [sp, #4]
 800a736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a738:	9300      	str	r3, [sp, #0]
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	68b9      	ldr	r1, [r7, #8]
 800a740:	68f8      	ldr	r0, [r7, #12]
 800a742:	f000 f850 	bl	800a7e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a746:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a748:	f000 f8de 	bl	800a908 <prvAddNewTaskToReadyList>
 800a74c:	e001      	b.n	800a752 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a74e:	2300      	movs	r3, #0
 800a750:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a752:	697b      	ldr	r3, [r7, #20]
	}
 800a754:	4618      	mov	r0, r3
 800a756:	3728      	adds	r7, #40	@ 0x28
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b08c      	sub	sp, #48	@ 0x30
 800a760:	af04      	add	r7, sp, #16
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	603b      	str	r3, [r7, #0]
 800a768:	4613      	mov	r3, r2
 800a76a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a76c:	88fb      	ldrh	r3, [r7, #6]
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	4618      	mov	r0, r3
 800a772:	f001 fc4b 	bl	800c00c <pvPortMalloc>
 800a776:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d00e      	beq.n	800a79c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a77e:	205c      	movs	r0, #92	@ 0x5c
 800a780:	f001 fc44 	bl	800c00c <pvPortMalloc>
 800a784:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a786:	69fb      	ldr	r3, [r7, #28]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d003      	beq.n	800a794 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a78c:	69fb      	ldr	r3, [r7, #28]
 800a78e:	697a      	ldr	r2, [r7, #20]
 800a790:	631a      	str	r2, [r3, #48]	@ 0x30
 800a792:	e005      	b.n	800a7a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a794:	6978      	ldr	r0, [r7, #20]
 800a796:	f001 fd07 	bl	800c1a8 <vPortFree>
 800a79a:	e001      	b.n	800a7a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a79c:	2300      	movs	r3, #0
 800a79e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a7a0:	69fb      	ldr	r3, [r7, #28]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d017      	beq.n	800a7d6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a7a6:	69fb      	ldr	r3, [r7, #28]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a7ae:	88fa      	ldrh	r2, [r7, #6]
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	9303      	str	r3, [sp, #12]
 800a7b4:	69fb      	ldr	r3, [r7, #28]
 800a7b6:	9302      	str	r3, [sp, #8]
 800a7b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7ba:	9301      	str	r3, [sp, #4]
 800a7bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7be:	9300      	str	r3, [sp, #0]
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	68b9      	ldr	r1, [r7, #8]
 800a7c4:	68f8      	ldr	r0, [r7, #12]
 800a7c6:	f000 f80e 	bl	800a7e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7ca:	69f8      	ldr	r0, [r7, #28]
 800a7cc:	f000 f89c 	bl	800a908 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	61bb      	str	r3, [r7, #24]
 800a7d4:	e002      	b.n	800a7dc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a7d6:	f04f 33ff 	mov.w	r3, #4294967295
 800a7da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a7dc:	69bb      	ldr	r3, [r7, #24]
	}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3720      	adds	r7, #32
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}

0800a7e6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a7e6:	b580      	push	{r7, lr}
 800a7e8:	b088      	sub	sp, #32
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	60f8      	str	r0, [r7, #12]
 800a7ee:	60b9      	str	r1, [r7, #8]
 800a7f0:	607a      	str	r2, [r7, #4]
 800a7f2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a7f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	461a      	mov	r2, r3
 800a7fe:	21a5      	movs	r1, #165	@ 0xa5
 800a800:	f002 fc54 	bl	800d0ac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a806:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a80e:	3b01      	subs	r3, #1
 800a810:	009b      	lsls	r3, r3, #2
 800a812:	4413      	add	r3, r2
 800a814:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a816:	69bb      	ldr	r3, [r7, #24]
 800a818:	f023 0307 	bic.w	r3, r3, #7
 800a81c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	f003 0307 	and.w	r3, r3, #7
 800a824:	2b00      	cmp	r3, #0
 800a826:	d00b      	beq.n	800a840 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a82c:	f383 8811 	msr	BASEPRI, r3
 800a830:	f3bf 8f6f 	isb	sy
 800a834:	f3bf 8f4f 	dsb	sy
 800a838:	617b      	str	r3, [r7, #20]
}
 800a83a:	bf00      	nop
 800a83c:	bf00      	nop
 800a83e:	e7fd      	b.n	800a83c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d01f      	beq.n	800a886 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a846:	2300      	movs	r3, #0
 800a848:	61fb      	str	r3, [r7, #28]
 800a84a:	e012      	b.n	800a872 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a84c:	68ba      	ldr	r2, [r7, #8]
 800a84e:	69fb      	ldr	r3, [r7, #28]
 800a850:	4413      	add	r3, r2
 800a852:	7819      	ldrb	r1, [r3, #0]
 800a854:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a856:	69fb      	ldr	r3, [r7, #28]
 800a858:	4413      	add	r3, r2
 800a85a:	3334      	adds	r3, #52	@ 0x34
 800a85c:	460a      	mov	r2, r1
 800a85e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a860:	68ba      	ldr	r2, [r7, #8]
 800a862:	69fb      	ldr	r3, [r7, #28]
 800a864:	4413      	add	r3, r2
 800a866:	781b      	ldrb	r3, [r3, #0]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d006      	beq.n	800a87a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a86c:	69fb      	ldr	r3, [r7, #28]
 800a86e:	3301      	adds	r3, #1
 800a870:	61fb      	str	r3, [r7, #28]
 800a872:	69fb      	ldr	r3, [r7, #28]
 800a874:	2b0f      	cmp	r3, #15
 800a876:	d9e9      	bls.n	800a84c <prvInitialiseNewTask+0x66>
 800a878:	e000      	b.n	800a87c <prvInitialiseNewTask+0x96>
			{
				break;
 800a87a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a87c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a87e:	2200      	movs	r2, #0
 800a880:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a884:	e003      	b.n	800a88e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a888:	2200      	movs	r2, #0
 800a88a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a88e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a890:	2b37      	cmp	r3, #55	@ 0x37
 800a892:	d901      	bls.n	800a898 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a894:	2337      	movs	r3, #55	@ 0x37
 800a896:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a89a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a89c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a8a2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a8a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ac:	3304      	adds	r3, #4
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7ff f966 	bl	8009b80 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b6:	3318      	adds	r3, #24
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f7ff f961 	bl	8009b80 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a8be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8c2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8c6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8cc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8d2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a8d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a8da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8dc:	2200      	movs	r2, #0
 800a8de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a8e2:	683a      	ldr	r2, [r7, #0]
 800a8e4:	68f9      	ldr	r1, [r7, #12]
 800a8e6:	69b8      	ldr	r0, [r7, #24]
 800a8e8:	f001 f93e 	bl	800bb68 <pxPortInitialiseStack>
 800a8ec:	4602      	mov	r2, r0
 800a8ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a8f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d002      	beq.n	800a8fe <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a8f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a8fe:	bf00      	nop
 800a900:	3720      	adds	r7, #32
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}
	...

0800a908 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b082      	sub	sp, #8
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a910:	f001 fa5a 	bl	800bdc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a914:	4b2d      	ldr	r3, [pc, #180]	@ (800a9cc <prvAddNewTaskToReadyList+0xc4>)
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	3301      	adds	r3, #1
 800a91a:	4a2c      	ldr	r2, [pc, #176]	@ (800a9cc <prvAddNewTaskToReadyList+0xc4>)
 800a91c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a91e:	4b2c      	ldr	r3, [pc, #176]	@ (800a9d0 <prvAddNewTaskToReadyList+0xc8>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d109      	bne.n	800a93a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a926:	4a2a      	ldr	r2, [pc, #168]	@ (800a9d0 <prvAddNewTaskToReadyList+0xc8>)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a92c:	4b27      	ldr	r3, [pc, #156]	@ (800a9cc <prvAddNewTaskToReadyList+0xc4>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	2b01      	cmp	r3, #1
 800a932:	d110      	bne.n	800a956 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a934:	f000 fc1e 	bl	800b174 <prvInitialiseTaskLists>
 800a938:	e00d      	b.n	800a956 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a93a:	4b26      	ldr	r3, [pc, #152]	@ (800a9d4 <prvAddNewTaskToReadyList+0xcc>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d109      	bne.n	800a956 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a942:	4b23      	ldr	r3, [pc, #140]	@ (800a9d0 <prvAddNewTaskToReadyList+0xc8>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d802      	bhi.n	800a956 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a950:	4a1f      	ldr	r2, [pc, #124]	@ (800a9d0 <prvAddNewTaskToReadyList+0xc8>)
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a956:	4b20      	ldr	r3, [pc, #128]	@ (800a9d8 <prvAddNewTaskToReadyList+0xd0>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	3301      	adds	r3, #1
 800a95c:	4a1e      	ldr	r2, [pc, #120]	@ (800a9d8 <prvAddNewTaskToReadyList+0xd0>)
 800a95e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a960:	4b1d      	ldr	r3, [pc, #116]	@ (800a9d8 <prvAddNewTaskToReadyList+0xd0>)
 800a962:	681a      	ldr	r2, [r3, #0]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a96c:	4b1b      	ldr	r3, [pc, #108]	@ (800a9dc <prvAddNewTaskToReadyList+0xd4>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	429a      	cmp	r2, r3
 800a972:	d903      	bls.n	800a97c <prvAddNewTaskToReadyList+0x74>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a978:	4a18      	ldr	r2, [pc, #96]	@ (800a9dc <prvAddNewTaskToReadyList+0xd4>)
 800a97a:	6013      	str	r3, [r2, #0]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a980:	4613      	mov	r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	4413      	add	r3, r2
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	4a15      	ldr	r2, [pc, #84]	@ (800a9e0 <prvAddNewTaskToReadyList+0xd8>)
 800a98a:	441a      	add	r2, r3
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	3304      	adds	r3, #4
 800a990:	4619      	mov	r1, r3
 800a992:	4610      	mov	r0, r2
 800a994:	f7ff f901 	bl	8009b9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a998:	f001 fa48 	bl	800be2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a99c:	4b0d      	ldr	r3, [pc, #52]	@ (800a9d4 <prvAddNewTaskToReadyList+0xcc>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d00e      	beq.n	800a9c2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a9a4:	4b0a      	ldr	r3, [pc, #40]	@ (800a9d0 <prvAddNewTaskToReadyList+0xc8>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d207      	bcs.n	800a9c2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a9b2:	4b0c      	ldr	r3, [pc, #48]	@ (800a9e4 <prvAddNewTaskToReadyList+0xdc>)
 800a9b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9b8:	601a      	str	r2, [r3, #0]
 800a9ba:	f3bf 8f4f 	dsb	sy
 800a9be:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a9c2:	bf00      	nop
 800a9c4:	3708      	adds	r7, #8
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	bd80      	pop	{r7, pc}
 800a9ca:	bf00      	nop
 800a9cc:	200024e0 	.word	0x200024e0
 800a9d0:	2000200c 	.word	0x2000200c
 800a9d4:	200024ec 	.word	0x200024ec
 800a9d8:	200024fc 	.word	0x200024fc
 800a9dc:	200024e8 	.word	0x200024e8
 800a9e0:	20002010 	.word	0x20002010
 800a9e4:	e000ed04 	.word	0xe000ed04

0800a9e8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d018      	beq.n	800aa2c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a9fa:	4b14      	ldr	r3, [pc, #80]	@ (800aa4c <vTaskDelay+0x64>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d00b      	beq.n	800aa1a <vTaskDelay+0x32>
	__asm volatile
 800aa02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa06:	f383 8811 	msr	BASEPRI, r3
 800aa0a:	f3bf 8f6f 	isb	sy
 800aa0e:	f3bf 8f4f 	dsb	sy
 800aa12:	60bb      	str	r3, [r7, #8]
}
 800aa14:	bf00      	nop
 800aa16:	bf00      	nop
 800aa18:	e7fd      	b.n	800aa16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800aa1a:	f000 f883 	bl	800ab24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aa1e:	2100      	movs	r1, #0
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f000 fcf3 	bl	800b40c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aa26:	f000 f88b 	bl	800ab40 <xTaskResumeAll>
 800aa2a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d107      	bne.n	800aa42 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800aa32:	4b07      	ldr	r3, [pc, #28]	@ (800aa50 <vTaskDelay+0x68>)
 800aa34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa38:	601a      	str	r2, [r3, #0]
 800aa3a:	f3bf 8f4f 	dsb	sy
 800aa3e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aa42:	bf00      	nop
 800aa44:	3710      	adds	r7, #16
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}
 800aa4a:	bf00      	nop
 800aa4c:	20002508 	.word	0x20002508
 800aa50:	e000ed04 	.word	0xe000ed04

0800aa54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b08a      	sub	sp, #40	@ 0x28
 800aa58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aa62:	463a      	mov	r2, r7
 800aa64:	1d39      	adds	r1, r7, #4
 800aa66:	f107 0308 	add.w	r3, r7, #8
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f7ff f834 	bl	8009ad8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800aa70:	6839      	ldr	r1, [r7, #0]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	68ba      	ldr	r2, [r7, #8]
 800aa76:	9202      	str	r2, [sp, #8]
 800aa78:	9301      	str	r3, [sp, #4]
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	9300      	str	r3, [sp, #0]
 800aa7e:	2300      	movs	r3, #0
 800aa80:	460a      	mov	r2, r1
 800aa82:	4922      	ldr	r1, [pc, #136]	@ (800ab0c <vTaskStartScheduler+0xb8>)
 800aa84:	4822      	ldr	r0, [pc, #136]	@ (800ab10 <vTaskStartScheduler+0xbc>)
 800aa86:	f7ff fe09 	bl	800a69c <xTaskCreateStatic>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	4a21      	ldr	r2, [pc, #132]	@ (800ab14 <vTaskStartScheduler+0xc0>)
 800aa8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aa90:	4b20      	ldr	r3, [pc, #128]	@ (800ab14 <vTaskStartScheduler+0xc0>)
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d002      	beq.n	800aa9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	617b      	str	r3, [r7, #20]
 800aa9c:	e001      	b.n	800aaa2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d102      	bne.n	800aaae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800aaa8:	f000 fd04 	bl	800b4b4 <xTimerCreateTimerTask>
 800aaac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d116      	bne.n	800aae2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800aab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aab8:	f383 8811 	msr	BASEPRI, r3
 800aabc:	f3bf 8f6f 	isb	sy
 800aac0:	f3bf 8f4f 	dsb	sy
 800aac4:	613b      	str	r3, [r7, #16]
}
 800aac6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aac8:	4b13      	ldr	r3, [pc, #76]	@ (800ab18 <vTaskStartScheduler+0xc4>)
 800aaca:	f04f 32ff 	mov.w	r2, #4294967295
 800aace:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aad0:	4b12      	ldr	r3, [pc, #72]	@ (800ab1c <vTaskStartScheduler+0xc8>)
 800aad2:	2201      	movs	r2, #1
 800aad4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aad6:	4b12      	ldr	r3, [pc, #72]	@ (800ab20 <vTaskStartScheduler+0xcc>)
 800aad8:	2200      	movs	r2, #0
 800aada:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aadc:	f001 f8d0 	bl	800bc80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aae0:	e00f      	b.n	800ab02 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aae2:	697b      	ldr	r3, [r7, #20]
 800aae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aae8:	d10b      	bne.n	800ab02 <vTaskStartScheduler+0xae>
	__asm volatile
 800aaea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaee:	f383 8811 	msr	BASEPRI, r3
 800aaf2:	f3bf 8f6f 	isb	sy
 800aaf6:	f3bf 8f4f 	dsb	sy
 800aafa:	60fb      	str	r3, [r7, #12]
}
 800aafc:	bf00      	nop
 800aafe:	bf00      	nop
 800ab00:	e7fd      	b.n	800aafe <vTaskStartScheduler+0xaa>
}
 800ab02:	bf00      	nop
 800ab04:	3718      	adds	r7, #24
 800ab06:	46bd      	mov	sp, r7
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	bf00      	nop
 800ab0c:	0800f098 	.word	0x0800f098
 800ab10:	0800b145 	.word	0x0800b145
 800ab14:	20002504 	.word	0x20002504
 800ab18:	20002500 	.word	0x20002500
 800ab1c:	200024ec 	.word	0x200024ec
 800ab20:	200024e4 	.word	0x200024e4

0800ab24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ab24:	b480      	push	{r7}
 800ab26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ab28:	4b04      	ldr	r3, [pc, #16]	@ (800ab3c <vTaskSuspendAll+0x18>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	3301      	adds	r3, #1
 800ab2e:	4a03      	ldr	r2, [pc, #12]	@ (800ab3c <vTaskSuspendAll+0x18>)
 800ab30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ab32:	bf00      	nop
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr
 800ab3c:	20002508 	.word	0x20002508

0800ab40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b084      	sub	sp, #16
 800ab44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ab46:	2300      	movs	r3, #0
 800ab48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ab4e:	4b42      	ldr	r3, [pc, #264]	@ (800ac58 <xTaskResumeAll+0x118>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d10b      	bne.n	800ab6e <xTaskResumeAll+0x2e>
	__asm volatile
 800ab56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab5a:	f383 8811 	msr	BASEPRI, r3
 800ab5e:	f3bf 8f6f 	isb	sy
 800ab62:	f3bf 8f4f 	dsb	sy
 800ab66:	603b      	str	r3, [r7, #0]
}
 800ab68:	bf00      	nop
 800ab6a:	bf00      	nop
 800ab6c:	e7fd      	b.n	800ab6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ab6e:	f001 f92b 	bl	800bdc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ab72:	4b39      	ldr	r3, [pc, #228]	@ (800ac58 <xTaskResumeAll+0x118>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	3b01      	subs	r3, #1
 800ab78:	4a37      	ldr	r2, [pc, #220]	@ (800ac58 <xTaskResumeAll+0x118>)
 800ab7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab7c:	4b36      	ldr	r3, [pc, #216]	@ (800ac58 <xTaskResumeAll+0x118>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d162      	bne.n	800ac4a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ab84:	4b35      	ldr	r3, [pc, #212]	@ (800ac5c <xTaskResumeAll+0x11c>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d05e      	beq.n	800ac4a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab8c:	e02f      	b.n	800abee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab8e:	4b34      	ldr	r3, [pc, #208]	@ (800ac60 <xTaskResumeAll+0x120>)
 800ab90:	68db      	ldr	r3, [r3, #12]
 800ab92:	68db      	ldr	r3, [r3, #12]
 800ab94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	3318      	adds	r3, #24
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7ff f85a 	bl	8009c54 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	3304      	adds	r3, #4
 800aba4:	4618      	mov	r0, r3
 800aba6:	f7ff f855 	bl	8009c54 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abae:	4b2d      	ldr	r3, [pc, #180]	@ (800ac64 <xTaskResumeAll+0x124>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d903      	bls.n	800abbe <xTaskResumeAll+0x7e>
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abba:	4a2a      	ldr	r2, [pc, #168]	@ (800ac64 <xTaskResumeAll+0x124>)
 800abbc:	6013      	str	r3, [r2, #0]
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abc2:	4613      	mov	r3, r2
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4413      	add	r3, r2
 800abc8:	009b      	lsls	r3, r3, #2
 800abca:	4a27      	ldr	r2, [pc, #156]	@ (800ac68 <xTaskResumeAll+0x128>)
 800abcc:	441a      	add	r2, r3
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	3304      	adds	r3, #4
 800abd2:	4619      	mov	r1, r3
 800abd4:	4610      	mov	r0, r2
 800abd6:	f7fe ffe0 	bl	8009b9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abde:	4b23      	ldr	r3, [pc, #140]	@ (800ac6c <xTaskResumeAll+0x12c>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abe4:	429a      	cmp	r2, r3
 800abe6:	d302      	bcc.n	800abee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800abe8:	4b21      	ldr	r3, [pc, #132]	@ (800ac70 <xTaskResumeAll+0x130>)
 800abea:	2201      	movs	r2, #1
 800abec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800abee:	4b1c      	ldr	r3, [pc, #112]	@ (800ac60 <xTaskResumeAll+0x120>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d1cb      	bne.n	800ab8e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d001      	beq.n	800ac00 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800abfc:	f000 fb58 	bl	800b2b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ac00:	4b1c      	ldr	r3, [pc, #112]	@ (800ac74 <xTaskResumeAll+0x134>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d010      	beq.n	800ac2e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ac0c:	f000 f846 	bl	800ac9c <xTaskIncrementTick>
 800ac10:	4603      	mov	r3, r0
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d002      	beq.n	800ac1c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800ac16:	4b16      	ldr	r3, [pc, #88]	@ (800ac70 <xTaskResumeAll+0x130>)
 800ac18:	2201      	movs	r2, #1
 800ac1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	3b01      	subs	r3, #1
 800ac20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d1f1      	bne.n	800ac0c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800ac28:	4b12      	ldr	r3, [pc, #72]	@ (800ac74 <xTaskResumeAll+0x134>)
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ac2e:	4b10      	ldr	r3, [pc, #64]	@ (800ac70 <xTaskResumeAll+0x130>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d009      	beq.n	800ac4a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ac36:	2301      	movs	r3, #1
 800ac38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ac3a:	4b0f      	ldr	r3, [pc, #60]	@ (800ac78 <xTaskResumeAll+0x138>)
 800ac3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac40:	601a      	str	r2, [r3, #0]
 800ac42:	f3bf 8f4f 	dsb	sy
 800ac46:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac4a:	f001 f8ef 	bl	800be2c <vPortExitCritical>

	return xAlreadyYielded;
 800ac4e:	68bb      	ldr	r3, [r7, #8]
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3710      	adds	r7, #16
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}
 800ac58:	20002508 	.word	0x20002508
 800ac5c:	200024e0 	.word	0x200024e0
 800ac60:	200024a0 	.word	0x200024a0
 800ac64:	200024e8 	.word	0x200024e8
 800ac68:	20002010 	.word	0x20002010
 800ac6c:	2000200c 	.word	0x2000200c
 800ac70:	200024f4 	.word	0x200024f4
 800ac74:	200024f0 	.word	0x200024f0
 800ac78:	e000ed04 	.word	0xe000ed04

0800ac7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b083      	sub	sp, #12
 800ac80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ac82:	4b05      	ldr	r3, [pc, #20]	@ (800ac98 <xTaskGetTickCount+0x1c>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ac88:	687b      	ldr	r3, [r7, #4]
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	370c      	adds	r7, #12
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac94:	4770      	bx	lr
 800ac96:	bf00      	nop
 800ac98:	200024e4 	.word	0x200024e4

0800ac9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b086      	sub	sp, #24
 800aca0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aca2:	2300      	movs	r3, #0
 800aca4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aca6:	4b4f      	ldr	r3, [pc, #316]	@ (800ade4 <xTaskIncrementTick+0x148>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f040 8090 	bne.w	800add0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800acb0:	4b4d      	ldr	r3, [pc, #308]	@ (800ade8 <xTaskIncrementTick+0x14c>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	3301      	adds	r3, #1
 800acb6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800acb8:	4a4b      	ldr	r2, [pc, #300]	@ (800ade8 <xTaskIncrementTick+0x14c>)
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800acbe:	693b      	ldr	r3, [r7, #16]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d121      	bne.n	800ad08 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800acc4:	4b49      	ldr	r3, [pc, #292]	@ (800adec <xTaskIncrementTick+0x150>)
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d00b      	beq.n	800ace6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800acce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acd2:	f383 8811 	msr	BASEPRI, r3
 800acd6:	f3bf 8f6f 	isb	sy
 800acda:	f3bf 8f4f 	dsb	sy
 800acde:	603b      	str	r3, [r7, #0]
}
 800ace0:	bf00      	nop
 800ace2:	bf00      	nop
 800ace4:	e7fd      	b.n	800ace2 <xTaskIncrementTick+0x46>
 800ace6:	4b41      	ldr	r3, [pc, #260]	@ (800adec <xTaskIncrementTick+0x150>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	60fb      	str	r3, [r7, #12]
 800acec:	4b40      	ldr	r3, [pc, #256]	@ (800adf0 <xTaskIncrementTick+0x154>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	4a3e      	ldr	r2, [pc, #248]	@ (800adec <xTaskIncrementTick+0x150>)
 800acf2:	6013      	str	r3, [r2, #0]
 800acf4:	4a3e      	ldr	r2, [pc, #248]	@ (800adf0 <xTaskIncrementTick+0x154>)
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	6013      	str	r3, [r2, #0]
 800acfa:	4b3e      	ldr	r3, [pc, #248]	@ (800adf4 <xTaskIncrementTick+0x158>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3301      	adds	r3, #1
 800ad00:	4a3c      	ldr	r2, [pc, #240]	@ (800adf4 <xTaskIncrementTick+0x158>)
 800ad02:	6013      	str	r3, [r2, #0]
 800ad04:	f000 fad4 	bl	800b2b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ad08:	4b3b      	ldr	r3, [pc, #236]	@ (800adf8 <xTaskIncrementTick+0x15c>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	693a      	ldr	r2, [r7, #16]
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	d349      	bcc.n	800ada6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad12:	4b36      	ldr	r3, [pc, #216]	@ (800adec <xTaskIncrementTick+0x150>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d104      	bne.n	800ad26 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad1c:	4b36      	ldr	r3, [pc, #216]	@ (800adf8 <xTaskIncrementTick+0x15c>)
 800ad1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ad22:	601a      	str	r2, [r3, #0]
					break;
 800ad24:	e03f      	b.n	800ada6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad26:	4b31      	ldr	r3, [pc, #196]	@ (800adec <xTaskIncrementTick+0x150>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	68db      	ldr	r3, [r3, #12]
 800ad2c:	68db      	ldr	r3, [r3, #12]
 800ad2e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ad36:	693a      	ldr	r2, [r7, #16]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d203      	bcs.n	800ad46 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ad3e:	4a2e      	ldr	r2, [pc, #184]	@ (800adf8 <xTaskIncrementTick+0x15c>)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ad44:	e02f      	b.n	800ada6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	3304      	adds	r3, #4
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	f7fe ff82 	bl	8009c54 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d004      	beq.n	800ad62 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	3318      	adds	r3, #24
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f7fe ff79 	bl	8009c54 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad66:	4b25      	ldr	r3, [pc, #148]	@ (800adfc <xTaskIncrementTick+0x160>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d903      	bls.n	800ad76 <xTaskIncrementTick+0xda>
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad72:	4a22      	ldr	r2, [pc, #136]	@ (800adfc <xTaskIncrementTick+0x160>)
 800ad74:	6013      	str	r3, [r2, #0]
 800ad76:	68bb      	ldr	r3, [r7, #8]
 800ad78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad7a:	4613      	mov	r3, r2
 800ad7c:	009b      	lsls	r3, r3, #2
 800ad7e:	4413      	add	r3, r2
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	4a1f      	ldr	r2, [pc, #124]	@ (800ae00 <xTaskIncrementTick+0x164>)
 800ad84:	441a      	add	r2, r3
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	3304      	adds	r3, #4
 800ad8a:	4619      	mov	r1, r3
 800ad8c:	4610      	mov	r0, r2
 800ad8e:	f7fe ff04 	bl	8009b9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad96:	4b1b      	ldr	r3, [pc, #108]	@ (800ae04 <xTaskIncrementTick+0x168>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	d3b8      	bcc.n	800ad12 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ada0:	2301      	movs	r3, #1
 800ada2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ada4:	e7b5      	b.n	800ad12 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ada6:	4b17      	ldr	r3, [pc, #92]	@ (800ae04 <xTaskIncrementTick+0x168>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adac:	4914      	ldr	r1, [pc, #80]	@ (800ae00 <xTaskIncrementTick+0x164>)
 800adae:	4613      	mov	r3, r2
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	4413      	add	r3, r2
 800adb4:	009b      	lsls	r3, r3, #2
 800adb6:	440b      	add	r3, r1
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	2b01      	cmp	r3, #1
 800adbc:	d901      	bls.n	800adc2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800adbe:	2301      	movs	r3, #1
 800adc0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800adc2:	4b11      	ldr	r3, [pc, #68]	@ (800ae08 <xTaskIncrementTick+0x16c>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d007      	beq.n	800adda <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800adca:	2301      	movs	r3, #1
 800adcc:	617b      	str	r3, [r7, #20]
 800adce:	e004      	b.n	800adda <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800add0:	4b0e      	ldr	r3, [pc, #56]	@ (800ae0c <xTaskIncrementTick+0x170>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	3301      	adds	r3, #1
 800add6:	4a0d      	ldr	r2, [pc, #52]	@ (800ae0c <xTaskIncrementTick+0x170>)
 800add8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800adda:	697b      	ldr	r3, [r7, #20]
}
 800addc:	4618      	mov	r0, r3
 800adde:	3718      	adds	r7, #24
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}
 800ade4:	20002508 	.word	0x20002508
 800ade8:	200024e4 	.word	0x200024e4
 800adec:	20002498 	.word	0x20002498
 800adf0:	2000249c 	.word	0x2000249c
 800adf4:	200024f8 	.word	0x200024f8
 800adf8:	20002500 	.word	0x20002500
 800adfc:	200024e8 	.word	0x200024e8
 800ae00:	20002010 	.word	0x20002010
 800ae04:	2000200c 	.word	0x2000200c
 800ae08:	200024f4 	.word	0x200024f4
 800ae0c:	200024f0 	.word	0x200024f0

0800ae10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ae10:	b480      	push	{r7}
 800ae12:	b085      	sub	sp, #20
 800ae14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ae16:	4b28      	ldr	r3, [pc, #160]	@ (800aeb8 <vTaskSwitchContext+0xa8>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d003      	beq.n	800ae26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ae1e:	4b27      	ldr	r3, [pc, #156]	@ (800aebc <vTaskSwitchContext+0xac>)
 800ae20:	2201      	movs	r2, #1
 800ae22:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ae24:	e042      	b.n	800aeac <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800ae26:	4b25      	ldr	r3, [pc, #148]	@ (800aebc <vTaskSwitchContext+0xac>)
 800ae28:	2200      	movs	r2, #0
 800ae2a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae2c:	4b24      	ldr	r3, [pc, #144]	@ (800aec0 <vTaskSwitchContext+0xb0>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	60fb      	str	r3, [r7, #12]
 800ae32:	e011      	b.n	800ae58 <vTaskSwitchContext+0x48>
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d10b      	bne.n	800ae52 <vTaskSwitchContext+0x42>
	__asm volatile
 800ae3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae3e:	f383 8811 	msr	BASEPRI, r3
 800ae42:	f3bf 8f6f 	isb	sy
 800ae46:	f3bf 8f4f 	dsb	sy
 800ae4a:	607b      	str	r3, [r7, #4]
}
 800ae4c:	bf00      	nop
 800ae4e:	bf00      	nop
 800ae50:	e7fd      	b.n	800ae4e <vTaskSwitchContext+0x3e>
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	3b01      	subs	r3, #1
 800ae56:	60fb      	str	r3, [r7, #12]
 800ae58:	491a      	ldr	r1, [pc, #104]	@ (800aec4 <vTaskSwitchContext+0xb4>)
 800ae5a:	68fa      	ldr	r2, [r7, #12]
 800ae5c:	4613      	mov	r3, r2
 800ae5e:	009b      	lsls	r3, r3, #2
 800ae60:	4413      	add	r3, r2
 800ae62:	009b      	lsls	r3, r3, #2
 800ae64:	440b      	add	r3, r1
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d0e3      	beq.n	800ae34 <vTaskSwitchContext+0x24>
 800ae6c:	68fa      	ldr	r2, [r7, #12]
 800ae6e:	4613      	mov	r3, r2
 800ae70:	009b      	lsls	r3, r3, #2
 800ae72:	4413      	add	r3, r2
 800ae74:	009b      	lsls	r3, r3, #2
 800ae76:	4a13      	ldr	r2, [pc, #76]	@ (800aec4 <vTaskSwitchContext+0xb4>)
 800ae78:	4413      	add	r3, r2
 800ae7a:	60bb      	str	r3, [r7, #8]
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	685b      	ldr	r3, [r3, #4]
 800ae80:	685a      	ldr	r2, [r3, #4]
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	605a      	str	r2, [r3, #4]
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	685a      	ldr	r2, [r3, #4]
 800ae8a:	68bb      	ldr	r3, [r7, #8]
 800ae8c:	3308      	adds	r3, #8
 800ae8e:	429a      	cmp	r2, r3
 800ae90:	d104      	bne.n	800ae9c <vTaskSwitchContext+0x8c>
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	685b      	ldr	r3, [r3, #4]
 800ae96:	685a      	ldr	r2, [r3, #4]
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	605a      	str	r2, [r3, #4]
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	685b      	ldr	r3, [r3, #4]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	4a09      	ldr	r2, [pc, #36]	@ (800aec8 <vTaskSwitchContext+0xb8>)
 800aea4:	6013      	str	r3, [r2, #0]
 800aea6:	4a06      	ldr	r2, [pc, #24]	@ (800aec0 <vTaskSwitchContext+0xb0>)
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	6013      	str	r3, [r2, #0]
}
 800aeac:	bf00      	nop
 800aeae:	3714      	adds	r7, #20
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb6:	4770      	bx	lr
 800aeb8:	20002508 	.word	0x20002508
 800aebc:	200024f4 	.word	0x200024f4
 800aec0:	200024e8 	.word	0x200024e8
 800aec4:	20002010 	.word	0x20002010
 800aec8:	2000200c 	.word	0x2000200c

0800aecc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b084      	sub	sp, #16
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d10b      	bne.n	800aef4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800aedc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aee0:	f383 8811 	msr	BASEPRI, r3
 800aee4:	f3bf 8f6f 	isb	sy
 800aee8:	f3bf 8f4f 	dsb	sy
 800aeec:	60fb      	str	r3, [r7, #12]
}
 800aeee:	bf00      	nop
 800aef0:	bf00      	nop
 800aef2:	e7fd      	b.n	800aef0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aef4:	4b07      	ldr	r3, [pc, #28]	@ (800af14 <vTaskPlaceOnEventList+0x48>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	3318      	adds	r3, #24
 800aefa:	4619      	mov	r1, r3
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f7fe fe70 	bl	8009be2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800af02:	2101      	movs	r1, #1
 800af04:	6838      	ldr	r0, [r7, #0]
 800af06:	f000 fa81 	bl	800b40c <prvAddCurrentTaskToDelayedList>
}
 800af0a:	bf00      	nop
 800af0c:	3710      	adds	r7, #16
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop
 800af14:	2000200c 	.word	0x2000200c

0800af18 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b086      	sub	sp, #24
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d10b      	bne.n	800af42 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800af2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af2e:	f383 8811 	msr	BASEPRI, r3
 800af32:	f3bf 8f6f 	isb	sy
 800af36:	f3bf 8f4f 	dsb	sy
 800af3a:	617b      	str	r3, [r7, #20]
}
 800af3c:	bf00      	nop
 800af3e:	bf00      	nop
 800af40:	e7fd      	b.n	800af3e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800af42:	4b0a      	ldr	r3, [pc, #40]	@ (800af6c <vTaskPlaceOnEventListRestricted+0x54>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	3318      	adds	r3, #24
 800af48:	4619      	mov	r1, r3
 800af4a:	68f8      	ldr	r0, [r7, #12]
 800af4c:	f7fe fe25 	bl	8009b9a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d002      	beq.n	800af5c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800af56:	f04f 33ff 	mov.w	r3, #4294967295
 800af5a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800af5c:	6879      	ldr	r1, [r7, #4]
 800af5e:	68b8      	ldr	r0, [r7, #8]
 800af60:	f000 fa54 	bl	800b40c <prvAddCurrentTaskToDelayedList>
	}
 800af64:	bf00      	nop
 800af66:	3718      	adds	r7, #24
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}
 800af6c:	2000200c 	.word	0x2000200c

0800af70 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b086      	sub	sp, #24
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	68db      	ldr	r3, [r3, #12]
 800af7c:	68db      	ldr	r3, [r3, #12]
 800af7e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800af80:	693b      	ldr	r3, [r7, #16]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d10b      	bne.n	800af9e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800af86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af8a:	f383 8811 	msr	BASEPRI, r3
 800af8e:	f3bf 8f6f 	isb	sy
 800af92:	f3bf 8f4f 	dsb	sy
 800af96:	60fb      	str	r3, [r7, #12]
}
 800af98:	bf00      	nop
 800af9a:	bf00      	nop
 800af9c:	e7fd      	b.n	800af9a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	3318      	adds	r3, #24
 800afa2:	4618      	mov	r0, r3
 800afa4:	f7fe fe56 	bl	8009c54 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800afa8:	4b1d      	ldr	r3, [pc, #116]	@ (800b020 <xTaskRemoveFromEventList+0xb0>)
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d11d      	bne.n	800afec <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800afb0:	693b      	ldr	r3, [r7, #16]
 800afb2:	3304      	adds	r3, #4
 800afb4:	4618      	mov	r0, r3
 800afb6:	f7fe fe4d 	bl	8009c54 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afbe:	4b19      	ldr	r3, [pc, #100]	@ (800b024 <xTaskRemoveFromEventList+0xb4>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d903      	bls.n	800afce <xTaskRemoveFromEventList+0x5e>
 800afc6:	693b      	ldr	r3, [r7, #16]
 800afc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afca:	4a16      	ldr	r2, [pc, #88]	@ (800b024 <xTaskRemoveFromEventList+0xb4>)
 800afcc:	6013      	str	r3, [r2, #0]
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afd2:	4613      	mov	r3, r2
 800afd4:	009b      	lsls	r3, r3, #2
 800afd6:	4413      	add	r3, r2
 800afd8:	009b      	lsls	r3, r3, #2
 800afda:	4a13      	ldr	r2, [pc, #76]	@ (800b028 <xTaskRemoveFromEventList+0xb8>)
 800afdc:	441a      	add	r2, r3
 800afde:	693b      	ldr	r3, [r7, #16]
 800afe0:	3304      	adds	r3, #4
 800afe2:	4619      	mov	r1, r3
 800afe4:	4610      	mov	r0, r2
 800afe6:	f7fe fdd8 	bl	8009b9a <vListInsertEnd>
 800afea:	e005      	b.n	800aff8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800afec:	693b      	ldr	r3, [r7, #16]
 800afee:	3318      	adds	r3, #24
 800aff0:	4619      	mov	r1, r3
 800aff2:	480e      	ldr	r0, [pc, #56]	@ (800b02c <xTaskRemoveFromEventList+0xbc>)
 800aff4:	f7fe fdd1 	bl	8009b9a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aff8:	693b      	ldr	r3, [r7, #16]
 800affa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800affc:	4b0c      	ldr	r3, [pc, #48]	@ (800b030 <xTaskRemoveFromEventList+0xc0>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b002:	429a      	cmp	r2, r3
 800b004:	d905      	bls.n	800b012 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b006:	2301      	movs	r3, #1
 800b008:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b00a:	4b0a      	ldr	r3, [pc, #40]	@ (800b034 <xTaskRemoveFromEventList+0xc4>)
 800b00c:	2201      	movs	r2, #1
 800b00e:	601a      	str	r2, [r3, #0]
 800b010:	e001      	b.n	800b016 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b012:	2300      	movs	r3, #0
 800b014:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b016:	697b      	ldr	r3, [r7, #20]
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3718      	adds	r7, #24
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}
 800b020:	20002508 	.word	0x20002508
 800b024:	200024e8 	.word	0x200024e8
 800b028:	20002010 	.word	0x20002010
 800b02c:	200024a0 	.word	0x200024a0
 800b030:	2000200c 	.word	0x2000200c
 800b034:	200024f4 	.word	0x200024f4

0800b038 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b038:	b480      	push	{r7}
 800b03a:	b083      	sub	sp, #12
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b040:	4b06      	ldr	r3, [pc, #24]	@ (800b05c <vTaskInternalSetTimeOutState+0x24>)
 800b042:	681a      	ldr	r2, [r3, #0]
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b048:	4b05      	ldr	r3, [pc, #20]	@ (800b060 <vTaskInternalSetTimeOutState+0x28>)
 800b04a:	681a      	ldr	r2, [r3, #0]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	605a      	str	r2, [r3, #4]
}
 800b050:	bf00      	nop
 800b052:	370c      	adds	r7, #12
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr
 800b05c:	200024f8 	.word	0x200024f8
 800b060:	200024e4 	.word	0x200024e4

0800b064 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b088      	sub	sp, #32
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d10b      	bne.n	800b08c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b078:	f383 8811 	msr	BASEPRI, r3
 800b07c:	f3bf 8f6f 	isb	sy
 800b080:	f3bf 8f4f 	dsb	sy
 800b084:	613b      	str	r3, [r7, #16]
}
 800b086:	bf00      	nop
 800b088:	bf00      	nop
 800b08a:	e7fd      	b.n	800b088 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d10b      	bne.n	800b0aa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b096:	f383 8811 	msr	BASEPRI, r3
 800b09a:	f3bf 8f6f 	isb	sy
 800b09e:	f3bf 8f4f 	dsb	sy
 800b0a2:	60fb      	str	r3, [r7, #12]
}
 800b0a4:	bf00      	nop
 800b0a6:	bf00      	nop
 800b0a8:	e7fd      	b.n	800b0a6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b0aa:	f000 fe8d 	bl	800bdc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b0ae:	4b1d      	ldr	r3, [pc, #116]	@ (800b124 <xTaskCheckForTimeOut+0xc0>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	69ba      	ldr	r2, [r7, #24]
 800b0ba:	1ad3      	subs	r3, r2, r3
 800b0bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0c6:	d102      	bne.n	800b0ce <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	61fb      	str	r3, [r7, #28]
 800b0cc:	e023      	b.n	800b116 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681a      	ldr	r2, [r3, #0]
 800b0d2:	4b15      	ldr	r3, [pc, #84]	@ (800b128 <xTaskCheckForTimeOut+0xc4>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d007      	beq.n	800b0ea <xTaskCheckForTimeOut+0x86>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	69ba      	ldr	r2, [r7, #24]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d302      	bcc.n	800b0ea <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	61fb      	str	r3, [r7, #28]
 800b0e8:	e015      	b.n	800b116 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	697a      	ldr	r2, [r7, #20]
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d20b      	bcs.n	800b10c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	681a      	ldr	r2, [r3, #0]
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	1ad2      	subs	r2, r2, r3
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f7ff ff99 	bl	800b038 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b106:	2300      	movs	r3, #0
 800b108:	61fb      	str	r3, [r7, #28]
 800b10a:	e004      	b.n	800b116 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	2200      	movs	r2, #0
 800b110:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b112:	2301      	movs	r3, #1
 800b114:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b116:	f000 fe89 	bl	800be2c <vPortExitCritical>

	return xReturn;
 800b11a:	69fb      	ldr	r3, [r7, #28]
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3720      	adds	r7, #32
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}
 800b124:	200024e4 	.word	0x200024e4
 800b128:	200024f8 	.word	0x200024f8

0800b12c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b12c:	b480      	push	{r7}
 800b12e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b130:	4b03      	ldr	r3, [pc, #12]	@ (800b140 <vTaskMissedYield+0x14>)
 800b132:	2201      	movs	r2, #1
 800b134:	601a      	str	r2, [r3, #0]
}
 800b136:	bf00      	nop
 800b138:	46bd      	mov	sp, r7
 800b13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13e:	4770      	bx	lr
 800b140:	200024f4 	.word	0x200024f4

0800b144 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b082      	sub	sp, #8
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b14c:	f000 f852 	bl	800b1f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b150:	4b06      	ldr	r3, [pc, #24]	@ (800b16c <prvIdleTask+0x28>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	2b01      	cmp	r3, #1
 800b156:	d9f9      	bls.n	800b14c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b158:	4b05      	ldr	r3, [pc, #20]	@ (800b170 <prvIdleTask+0x2c>)
 800b15a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b15e:	601a      	str	r2, [r3, #0]
 800b160:	f3bf 8f4f 	dsb	sy
 800b164:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b168:	e7f0      	b.n	800b14c <prvIdleTask+0x8>
 800b16a:	bf00      	nop
 800b16c:	20002010 	.word	0x20002010
 800b170:	e000ed04 	.word	0xe000ed04

0800b174 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b082      	sub	sp, #8
 800b178:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b17a:	2300      	movs	r3, #0
 800b17c:	607b      	str	r3, [r7, #4]
 800b17e:	e00c      	b.n	800b19a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	4613      	mov	r3, r2
 800b184:	009b      	lsls	r3, r3, #2
 800b186:	4413      	add	r3, r2
 800b188:	009b      	lsls	r3, r3, #2
 800b18a:	4a12      	ldr	r2, [pc, #72]	@ (800b1d4 <prvInitialiseTaskLists+0x60>)
 800b18c:	4413      	add	r3, r2
 800b18e:	4618      	mov	r0, r3
 800b190:	f7fe fcd6 	bl	8009b40 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	3301      	adds	r3, #1
 800b198:	607b      	str	r3, [r7, #4]
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2b37      	cmp	r3, #55	@ 0x37
 800b19e:	d9ef      	bls.n	800b180 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b1a0:	480d      	ldr	r0, [pc, #52]	@ (800b1d8 <prvInitialiseTaskLists+0x64>)
 800b1a2:	f7fe fccd 	bl	8009b40 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b1a6:	480d      	ldr	r0, [pc, #52]	@ (800b1dc <prvInitialiseTaskLists+0x68>)
 800b1a8:	f7fe fcca 	bl	8009b40 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b1ac:	480c      	ldr	r0, [pc, #48]	@ (800b1e0 <prvInitialiseTaskLists+0x6c>)
 800b1ae:	f7fe fcc7 	bl	8009b40 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b1b2:	480c      	ldr	r0, [pc, #48]	@ (800b1e4 <prvInitialiseTaskLists+0x70>)
 800b1b4:	f7fe fcc4 	bl	8009b40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b1b8:	480b      	ldr	r0, [pc, #44]	@ (800b1e8 <prvInitialiseTaskLists+0x74>)
 800b1ba:	f7fe fcc1 	bl	8009b40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b1be:	4b0b      	ldr	r3, [pc, #44]	@ (800b1ec <prvInitialiseTaskLists+0x78>)
 800b1c0:	4a05      	ldr	r2, [pc, #20]	@ (800b1d8 <prvInitialiseTaskLists+0x64>)
 800b1c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b1c4:	4b0a      	ldr	r3, [pc, #40]	@ (800b1f0 <prvInitialiseTaskLists+0x7c>)
 800b1c6:	4a05      	ldr	r2, [pc, #20]	@ (800b1dc <prvInitialiseTaskLists+0x68>)
 800b1c8:	601a      	str	r2, [r3, #0]
}
 800b1ca:	bf00      	nop
 800b1cc:	3708      	adds	r7, #8
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	20002010 	.word	0x20002010
 800b1d8:	20002470 	.word	0x20002470
 800b1dc:	20002484 	.word	0x20002484
 800b1e0:	200024a0 	.word	0x200024a0
 800b1e4:	200024b4 	.word	0x200024b4
 800b1e8:	200024cc 	.word	0x200024cc
 800b1ec:	20002498 	.word	0x20002498
 800b1f0:	2000249c 	.word	0x2000249c

0800b1f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b082      	sub	sp, #8
 800b1f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b1fa:	e019      	b.n	800b230 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b1fc:	f000 fde4 	bl	800bdc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b200:	4b10      	ldr	r3, [pc, #64]	@ (800b244 <prvCheckTasksWaitingTermination+0x50>)
 800b202:	68db      	ldr	r3, [r3, #12]
 800b204:	68db      	ldr	r3, [r3, #12]
 800b206:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	3304      	adds	r3, #4
 800b20c:	4618      	mov	r0, r3
 800b20e:	f7fe fd21 	bl	8009c54 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b212:	4b0d      	ldr	r3, [pc, #52]	@ (800b248 <prvCheckTasksWaitingTermination+0x54>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	3b01      	subs	r3, #1
 800b218:	4a0b      	ldr	r2, [pc, #44]	@ (800b248 <prvCheckTasksWaitingTermination+0x54>)
 800b21a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b21c:	4b0b      	ldr	r3, [pc, #44]	@ (800b24c <prvCheckTasksWaitingTermination+0x58>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	3b01      	subs	r3, #1
 800b222:	4a0a      	ldr	r2, [pc, #40]	@ (800b24c <prvCheckTasksWaitingTermination+0x58>)
 800b224:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b226:	f000 fe01 	bl	800be2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 f810 	bl	800b250 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b230:	4b06      	ldr	r3, [pc, #24]	@ (800b24c <prvCheckTasksWaitingTermination+0x58>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d1e1      	bne.n	800b1fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b238:	bf00      	nop
 800b23a:	bf00      	nop
 800b23c:	3708      	adds	r7, #8
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}
 800b242:	bf00      	nop
 800b244:	200024b4 	.word	0x200024b4
 800b248:	200024e0 	.word	0x200024e0
 800b24c:	200024c8 	.word	0x200024c8

0800b250 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d108      	bne.n	800b274 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b266:	4618      	mov	r0, r3
 800b268:	f000 ff9e 	bl	800c1a8 <vPortFree>
				vPortFree( pxTCB );
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f000 ff9b 	bl	800c1a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b272:	e019      	b.n	800b2a8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b27a:	2b01      	cmp	r3, #1
 800b27c:	d103      	bne.n	800b286 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b27e:	6878      	ldr	r0, [r7, #4]
 800b280:	f000 ff92 	bl	800c1a8 <vPortFree>
	}
 800b284:	e010      	b.n	800b2a8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b28c:	2b02      	cmp	r3, #2
 800b28e:	d00b      	beq.n	800b2a8 <prvDeleteTCB+0x58>
	__asm volatile
 800b290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b294:	f383 8811 	msr	BASEPRI, r3
 800b298:	f3bf 8f6f 	isb	sy
 800b29c:	f3bf 8f4f 	dsb	sy
 800b2a0:	60fb      	str	r3, [r7, #12]
}
 800b2a2:	bf00      	nop
 800b2a4:	bf00      	nop
 800b2a6:	e7fd      	b.n	800b2a4 <prvDeleteTCB+0x54>
	}
 800b2a8:	bf00      	nop
 800b2aa:	3710      	adds	r7, #16
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}

0800b2b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b083      	sub	sp, #12
 800b2b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2b6:	4b0c      	ldr	r3, [pc, #48]	@ (800b2e8 <prvResetNextTaskUnblockTime+0x38>)
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d104      	bne.n	800b2ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b2c0:	4b0a      	ldr	r3, [pc, #40]	@ (800b2ec <prvResetNextTaskUnblockTime+0x3c>)
 800b2c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b2c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b2c8:	e008      	b.n	800b2dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2ca:	4b07      	ldr	r3, [pc, #28]	@ (800b2e8 <prvResetNextTaskUnblockTime+0x38>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	68db      	ldr	r3, [r3, #12]
 800b2d0:	68db      	ldr	r3, [r3, #12]
 800b2d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	685b      	ldr	r3, [r3, #4]
 800b2d8:	4a04      	ldr	r2, [pc, #16]	@ (800b2ec <prvResetNextTaskUnblockTime+0x3c>)
 800b2da:	6013      	str	r3, [r2, #0]
}
 800b2dc:	bf00      	nop
 800b2de:	370c      	adds	r7, #12
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr
 800b2e8:	20002498 	.word	0x20002498
 800b2ec:	20002500 	.word	0x20002500

0800b2f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b2f0:	b480      	push	{r7}
 800b2f2:	b083      	sub	sp, #12
 800b2f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b2f6:	4b0b      	ldr	r3, [pc, #44]	@ (800b324 <xTaskGetSchedulerState+0x34>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d102      	bne.n	800b304 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b2fe:	2301      	movs	r3, #1
 800b300:	607b      	str	r3, [r7, #4]
 800b302:	e008      	b.n	800b316 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b304:	4b08      	ldr	r3, [pc, #32]	@ (800b328 <xTaskGetSchedulerState+0x38>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d102      	bne.n	800b312 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b30c:	2302      	movs	r3, #2
 800b30e:	607b      	str	r3, [r7, #4]
 800b310:	e001      	b.n	800b316 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b312:	2300      	movs	r3, #0
 800b314:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b316:	687b      	ldr	r3, [r7, #4]
	}
 800b318:	4618      	mov	r0, r3
 800b31a:	370c      	adds	r7, #12
 800b31c:	46bd      	mov	sp, r7
 800b31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b322:	4770      	bx	lr
 800b324:	200024ec 	.word	0x200024ec
 800b328:	20002508 	.word	0x20002508

0800b32c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b086      	sub	sp, #24
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b338:	2300      	movs	r3, #0
 800b33a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d058      	beq.n	800b3f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b342:	4b2f      	ldr	r3, [pc, #188]	@ (800b400 <xTaskPriorityDisinherit+0xd4>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	693a      	ldr	r2, [r7, #16]
 800b348:	429a      	cmp	r2, r3
 800b34a:	d00b      	beq.n	800b364 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b350:	f383 8811 	msr	BASEPRI, r3
 800b354:	f3bf 8f6f 	isb	sy
 800b358:	f3bf 8f4f 	dsb	sy
 800b35c:	60fb      	str	r3, [r7, #12]
}
 800b35e:	bf00      	nop
 800b360:	bf00      	nop
 800b362:	e7fd      	b.n	800b360 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d10b      	bne.n	800b384 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b36c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b370:	f383 8811 	msr	BASEPRI, r3
 800b374:	f3bf 8f6f 	isb	sy
 800b378:	f3bf 8f4f 	dsb	sy
 800b37c:	60bb      	str	r3, [r7, #8]
}
 800b37e:	bf00      	nop
 800b380:	bf00      	nop
 800b382:	e7fd      	b.n	800b380 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b388:	1e5a      	subs	r2, r3, #1
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b38e:	693b      	ldr	r3, [r7, #16]
 800b390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b396:	429a      	cmp	r2, r3
 800b398:	d02c      	beq.n	800b3f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d128      	bne.n	800b3f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3a2:	693b      	ldr	r3, [r7, #16]
 800b3a4:	3304      	adds	r3, #4
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f7fe fc54 	bl	8009c54 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b3ac:	693b      	ldr	r3, [r7, #16]
 800b3ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b3b0:	693b      	ldr	r3, [r7, #16]
 800b3b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b3bc:	693b      	ldr	r3, [r7, #16]
 800b3be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3c4:	4b0f      	ldr	r3, [pc, #60]	@ (800b404 <xTaskPriorityDisinherit+0xd8>)
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	429a      	cmp	r2, r3
 800b3ca:	d903      	bls.n	800b3d4 <xTaskPriorityDisinherit+0xa8>
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3d0:	4a0c      	ldr	r2, [pc, #48]	@ (800b404 <xTaskPriorityDisinherit+0xd8>)
 800b3d2:	6013      	str	r3, [r2, #0]
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3d8:	4613      	mov	r3, r2
 800b3da:	009b      	lsls	r3, r3, #2
 800b3dc:	4413      	add	r3, r2
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	4a09      	ldr	r2, [pc, #36]	@ (800b408 <xTaskPriorityDisinherit+0xdc>)
 800b3e2:	441a      	add	r2, r3
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	3304      	adds	r3, #4
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	4610      	mov	r0, r2
 800b3ec:	f7fe fbd5 	bl	8009b9a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b3f4:	697b      	ldr	r3, [r7, #20]
	}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3718      	adds	r7, #24
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}
 800b3fe:	bf00      	nop
 800b400:	2000200c 	.word	0x2000200c
 800b404:	200024e8 	.word	0x200024e8
 800b408:	20002010 	.word	0x20002010

0800b40c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b416:	4b21      	ldr	r3, [pc, #132]	@ (800b49c <prvAddCurrentTaskToDelayedList+0x90>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b41c:	4b20      	ldr	r3, [pc, #128]	@ (800b4a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	3304      	adds	r3, #4
 800b422:	4618      	mov	r0, r3
 800b424:	f7fe fc16 	bl	8009c54 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b42e:	d10a      	bne.n	800b446 <prvAddCurrentTaskToDelayedList+0x3a>
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d007      	beq.n	800b446 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b436:	4b1a      	ldr	r3, [pc, #104]	@ (800b4a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	3304      	adds	r3, #4
 800b43c:	4619      	mov	r1, r3
 800b43e:	4819      	ldr	r0, [pc, #100]	@ (800b4a4 <prvAddCurrentTaskToDelayedList+0x98>)
 800b440:	f7fe fbab 	bl	8009b9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b444:	e026      	b.n	800b494 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b446:	68fa      	ldr	r2, [r7, #12]
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	4413      	add	r3, r2
 800b44c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b44e:	4b14      	ldr	r3, [pc, #80]	@ (800b4a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	68ba      	ldr	r2, [r7, #8]
 800b454:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b456:	68ba      	ldr	r2, [r7, #8]
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	429a      	cmp	r2, r3
 800b45c:	d209      	bcs.n	800b472 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b45e:	4b12      	ldr	r3, [pc, #72]	@ (800b4a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b460:	681a      	ldr	r2, [r3, #0]
 800b462:	4b0f      	ldr	r3, [pc, #60]	@ (800b4a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	3304      	adds	r3, #4
 800b468:	4619      	mov	r1, r3
 800b46a:	4610      	mov	r0, r2
 800b46c:	f7fe fbb9 	bl	8009be2 <vListInsert>
}
 800b470:	e010      	b.n	800b494 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b472:	4b0e      	ldr	r3, [pc, #56]	@ (800b4ac <prvAddCurrentTaskToDelayedList+0xa0>)
 800b474:	681a      	ldr	r2, [r3, #0]
 800b476:	4b0a      	ldr	r3, [pc, #40]	@ (800b4a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	3304      	adds	r3, #4
 800b47c:	4619      	mov	r1, r3
 800b47e:	4610      	mov	r0, r2
 800b480:	f7fe fbaf 	bl	8009be2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b484:	4b0a      	ldr	r3, [pc, #40]	@ (800b4b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	68ba      	ldr	r2, [r7, #8]
 800b48a:	429a      	cmp	r2, r3
 800b48c:	d202      	bcs.n	800b494 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b48e:	4a08      	ldr	r2, [pc, #32]	@ (800b4b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	6013      	str	r3, [r2, #0]
}
 800b494:	bf00      	nop
 800b496:	3710      	adds	r7, #16
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}
 800b49c:	200024e4 	.word	0x200024e4
 800b4a0:	2000200c 	.word	0x2000200c
 800b4a4:	200024cc 	.word	0x200024cc
 800b4a8:	2000249c 	.word	0x2000249c
 800b4ac:	20002498 	.word	0x20002498
 800b4b0:	20002500 	.word	0x20002500

0800b4b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b08a      	sub	sp, #40	@ 0x28
 800b4b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b4be:	f000 fb13 	bl	800bae8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b4c2:	4b1d      	ldr	r3, [pc, #116]	@ (800b538 <xTimerCreateTimerTask+0x84>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d021      	beq.n	800b50e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b4d2:	1d3a      	adds	r2, r7, #4
 800b4d4:	f107 0108 	add.w	r1, r7, #8
 800b4d8:	f107 030c 	add.w	r3, r7, #12
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f7fe fb15 	bl	8009b0c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b4e2:	6879      	ldr	r1, [r7, #4]
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	68fa      	ldr	r2, [r7, #12]
 800b4e8:	9202      	str	r2, [sp, #8]
 800b4ea:	9301      	str	r3, [sp, #4]
 800b4ec:	2302      	movs	r3, #2
 800b4ee:	9300      	str	r3, [sp, #0]
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	460a      	mov	r2, r1
 800b4f4:	4911      	ldr	r1, [pc, #68]	@ (800b53c <xTimerCreateTimerTask+0x88>)
 800b4f6:	4812      	ldr	r0, [pc, #72]	@ (800b540 <xTimerCreateTimerTask+0x8c>)
 800b4f8:	f7ff f8d0 	bl	800a69c <xTaskCreateStatic>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	4a11      	ldr	r2, [pc, #68]	@ (800b544 <xTimerCreateTimerTask+0x90>)
 800b500:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b502:	4b10      	ldr	r3, [pc, #64]	@ (800b544 <xTimerCreateTimerTask+0x90>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d001      	beq.n	800b50e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b50a:	2301      	movs	r3, #1
 800b50c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d10b      	bne.n	800b52c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b518:	f383 8811 	msr	BASEPRI, r3
 800b51c:	f3bf 8f6f 	isb	sy
 800b520:	f3bf 8f4f 	dsb	sy
 800b524:	613b      	str	r3, [r7, #16]
}
 800b526:	bf00      	nop
 800b528:	bf00      	nop
 800b52a:	e7fd      	b.n	800b528 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b52c:	697b      	ldr	r3, [r7, #20]
}
 800b52e:	4618      	mov	r0, r3
 800b530:	3718      	adds	r7, #24
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}
 800b536:	bf00      	nop
 800b538:	2000253c 	.word	0x2000253c
 800b53c:	0800f0a0 	.word	0x0800f0a0
 800b540:	0800b681 	.word	0x0800b681
 800b544:	20002540 	.word	0x20002540

0800b548 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b08a      	sub	sp, #40	@ 0x28
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	60f8      	str	r0, [r7, #12]
 800b550:	60b9      	str	r1, [r7, #8]
 800b552:	607a      	str	r2, [r7, #4]
 800b554:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b556:	2300      	movs	r3, #0
 800b558:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d10b      	bne.n	800b578 <xTimerGenericCommand+0x30>
	__asm volatile
 800b560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b564:	f383 8811 	msr	BASEPRI, r3
 800b568:	f3bf 8f6f 	isb	sy
 800b56c:	f3bf 8f4f 	dsb	sy
 800b570:	623b      	str	r3, [r7, #32]
}
 800b572:	bf00      	nop
 800b574:	bf00      	nop
 800b576:	e7fd      	b.n	800b574 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b578:	4b19      	ldr	r3, [pc, #100]	@ (800b5e0 <xTimerGenericCommand+0x98>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d02a      	beq.n	800b5d6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	2b05      	cmp	r3, #5
 800b590:	dc18      	bgt.n	800b5c4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b592:	f7ff fead 	bl	800b2f0 <xTaskGetSchedulerState>
 800b596:	4603      	mov	r3, r0
 800b598:	2b02      	cmp	r3, #2
 800b59a:	d109      	bne.n	800b5b0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b59c:	4b10      	ldr	r3, [pc, #64]	@ (800b5e0 <xTimerGenericCommand+0x98>)
 800b59e:	6818      	ldr	r0, [r3, #0]
 800b5a0:	f107 0110 	add.w	r1, r7, #16
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5a8:	f7fe fc88 	bl	8009ebc <xQueueGenericSend>
 800b5ac:	6278      	str	r0, [r7, #36]	@ 0x24
 800b5ae:	e012      	b.n	800b5d6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b5b0:	4b0b      	ldr	r3, [pc, #44]	@ (800b5e0 <xTimerGenericCommand+0x98>)
 800b5b2:	6818      	ldr	r0, [r3, #0]
 800b5b4:	f107 0110 	add.w	r1, r7, #16
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	f7fe fc7e 	bl	8009ebc <xQueueGenericSend>
 800b5c0:	6278      	str	r0, [r7, #36]	@ 0x24
 800b5c2:	e008      	b.n	800b5d6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b5c4:	4b06      	ldr	r3, [pc, #24]	@ (800b5e0 <xTimerGenericCommand+0x98>)
 800b5c6:	6818      	ldr	r0, [r3, #0]
 800b5c8:	f107 0110 	add.w	r1, r7, #16
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	683a      	ldr	r2, [r7, #0]
 800b5d0:	f7fe fd76 	bl	800a0c0 <xQueueGenericSendFromISR>
 800b5d4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	3728      	adds	r7, #40	@ 0x28
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	bd80      	pop	{r7, pc}
 800b5e0:	2000253c 	.word	0x2000253c

0800b5e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b088      	sub	sp, #32
 800b5e8:	af02      	add	r7, sp, #8
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5ee:	4b23      	ldr	r3, [pc, #140]	@ (800b67c <prvProcessExpiredTimer+0x98>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	68db      	ldr	r3, [r3, #12]
 800b5f4:	68db      	ldr	r3, [r3, #12]
 800b5f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b5f8:	697b      	ldr	r3, [r7, #20]
 800b5fa:	3304      	adds	r3, #4
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	f7fe fb29 	bl	8009c54 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b608:	f003 0304 	and.w	r3, r3, #4
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d023      	beq.n	800b658 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	699a      	ldr	r2, [r3, #24]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	18d1      	adds	r1, r2, r3
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	683a      	ldr	r2, [r7, #0]
 800b61c:	6978      	ldr	r0, [r7, #20]
 800b61e:	f000 f8d5 	bl	800b7cc <prvInsertTimerInActiveList>
 800b622:	4603      	mov	r3, r0
 800b624:	2b00      	cmp	r3, #0
 800b626:	d020      	beq.n	800b66a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b628:	2300      	movs	r3, #0
 800b62a:	9300      	str	r3, [sp, #0]
 800b62c:	2300      	movs	r3, #0
 800b62e:	687a      	ldr	r2, [r7, #4]
 800b630:	2100      	movs	r1, #0
 800b632:	6978      	ldr	r0, [r7, #20]
 800b634:	f7ff ff88 	bl	800b548 <xTimerGenericCommand>
 800b638:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b63a:	693b      	ldr	r3, [r7, #16]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d114      	bne.n	800b66a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b644:	f383 8811 	msr	BASEPRI, r3
 800b648:	f3bf 8f6f 	isb	sy
 800b64c:	f3bf 8f4f 	dsb	sy
 800b650:	60fb      	str	r3, [r7, #12]
}
 800b652:	bf00      	nop
 800b654:	bf00      	nop
 800b656:	e7fd      	b.n	800b654 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b65e:	f023 0301 	bic.w	r3, r3, #1
 800b662:	b2da      	uxtb	r2, r3
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	6a1b      	ldr	r3, [r3, #32]
 800b66e:	6978      	ldr	r0, [r7, #20]
 800b670:	4798      	blx	r3
}
 800b672:	bf00      	nop
 800b674:	3718      	adds	r7, #24
 800b676:	46bd      	mov	sp, r7
 800b678:	bd80      	pop	{r7, pc}
 800b67a:	bf00      	nop
 800b67c:	20002534 	.word	0x20002534

0800b680 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b084      	sub	sp, #16
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b688:	f107 0308 	add.w	r3, r7, #8
 800b68c:	4618      	mov	r0, r3
 800b68e:	f000 f859 	bl	800b744 <prvGetNextExpireTime>
 800b692:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	4619      	mov	r1, r3
 800b698:	68f8      	ldr	r0, [r7, #12]
 800b69a:	f000 f805 	bl	800b6a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b69e:	f000 f8d7 	bl	800b850 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b6a2:	bf00      	nop
 800b6a4:	e7f0      	b.n	800b688 <prvTimerTask+0x8>
	...

0800b6a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b6b2:	f7ff fa37 	bl	800ab24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b6b6:	f107 0308 	add.w	r3, r7, #8
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f000 f866 	bl	800b78c <prvSampleTimeNow>
 800b6c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b6c2:	68bb      	ldr	r3, [r7, #8]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d130      	bne.n	800b72a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d10a      	bne.n	800b6e4 <prvProcessTimerOrBlockTask+0x3c>
 800b6ce:	687a      	ldr	r2, [r7, #4]
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	429a      	cmp	r2, r3
 800b6d4:	d806      	bhi.n	800b6e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b6d6:	f7ff fa33 	bl	800ab40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b6da:	68f9      	ldr	r1, [r7, #12]
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f7ff ff81 	bl	800b5e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b6e2:	e024      	b.n	800b72e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d008      	beq.n	800b6fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b6ea:	4b13      	ldr	r3, [pc, #76]	@ (800b738 <prvProcessTimerOrBlockTask+0x90>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d101      	bne.n	800b6f8 <prvProcessTimerOrBlockTask+0x50>
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	e000      	b.n	800b6fa <prvProcessTimerOrBlockTask+0x52>
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b6fc:	4b0f      	ldr	r3, [pc, #60]	@ (800b73c <prvProcessTimerOrBlockTask+0x94>)
 800b6fe:	6818      	ldr	r0, [r3, #0]
 800b700:	687a      	ldr	r2, [r7, #4]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	1ad3      	subs	r3, r2, r3
 800b706:	683a      	ldr	r2, [r7, #0]
 800b708:	4619      	mov	r1, r3
 800b70a:	f7fe ff93 	bl	800a634 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b70e:	f7ff fa17 	bl	800ab40 <xTaskResumeAll>
 800b712:	4603      	mov	r3, r0
 800b714:	2b00      	cmp	r3, #0
 800b716:	d10a      	bne.n	800b72e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b718:	4b09      	ldr	r3, [pc, #36]	@ (800b740 <prvProcessTimerOrBlockTask+0x98>)
 800b71a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b71e:	601a      	str	r2, [r3, #0]
 800b720:	f3bf 8f4f 	dsb	sy
 800b724:	f3bf 8f6f 	isb	sy
}
 800b728:	e001      	b.n	800b72e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b72a:	f7ff fa09 	bl	800ab40 <xTaskResumeAll>
}
 800b72e:	bf00      	nop
 800b730:	3710      	adds	r7, #16
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}
 800b736:	bf00      	nop
 800b738:	20002538 	.word	0x20002538
 800b73c:	2000253c 	.word	0x2000253c
 800b740:	e000ed04 	.word	0xe000ed04

0800b744 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b744:	b480      	push	{r7}
 800b746:	b085      	sub	sp, #20
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b74c:	4b0e      	ldr	r3, [pc, #56]	@ (800b788 <prvGetNextExpireTime+0x44>)
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d101      	bne.n	800b75a <prvGetNextExpireTime+0x16>
 800b756:	2201      	movs	r2, #1
 800b758:	e000      	b.n	800b75c <prvGetNextExpireTime+0x18>
 800b75a:	2200      	movs	r2, #0
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d105      	bne.n	800b774 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b768:	4b07      	ldr	r3, [pc, #28]	@ (800b788 <prvGetNextExpireTime+0x44>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	68db      	ldr	r3, [r3, #12]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	60fb      	str	r3, [r7, #12]
 800b772:	e001      	b.n	800b778 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b774:	2300      	movs	r3, #0
 800b776:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b778:	68fb      	ldr	r3, [r7, #12]
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3714      	adds	r7, #20
 800b77e:	46bd      	mov	sp, r7
 800b780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b784:	4770      	bx	lr
 800b786:	bf00      	nop
 800b788:	20002534 	.word	0x20002534

0800b78c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b084      	sub	sp, #16
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b794:	f7ff fa72 	bl	800ac7c <xTaskGetTickCount>
 800b798:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b79a:	4b0b      	ldr	r3, [pc, #44]	@ (800b7c8 <prvSampleTimeNow+0x3c>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	68fa      	ldr	r2, [r7, #12]
 800b7a0:	429a      	cmp	r2, r3
 800b7a2:	d205      	bcs.n	800b7b0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b7a4:	f000 f93a 	bl	800ba1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2201      	movs	r2, #1
 800b7ac:	601a      	str	r2, [r3, #0]
 800b7ae:	e002      	b.n	800b7b6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b7b6:	4a04      	ldr	r2, [pc, #16]	@ (800b7c8 <prvSampleTimeNow+0x3c>)
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
}
 800b7be:	4618      	mov	r0, r3
 800b7c0:	3710      	adds	r7, #16
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}
 800b7c6:	bf00      	nop
 800b7c8:	20002544 	.word	0x20002544

0800b7cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b086      	sub	sp, #24
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	60f8      	str	r0, [r7, #12]
 800b7d4:	60b9      	str	r1, [r7, #8]
 800b7d6:	607a      	str	r2, [r7, #4]
 800b7d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	68ba      	ldr	r2, [r7, #8]
 800b7e2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	68fa      	ldr	r2, [r7, #12]
 800b7e8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b7ea:	68ba      	ldr	r2, [r7, #8]
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	429a      	cmp	r2, r3
 800b7f0:	d812      	bhi.n	800b818 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7f2:	687a      	ldr	r2, [r7, #4]
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	1ad2      	subs	r2, r2, r3
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	699b      	ldr	r3, [r3, #24]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d302      	bcc.n	800b806 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b800:	2301      	movs	r3, #1
 800b802:	617b      	str	r3, [r7, #20]
 800b804:	e01b      	b.n	800b83e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b806:	4b10      	ldr	r3, [pc, #64]	@ (800b848 <prvInsertTimerInActiveList+0x7c>)
 800b808:	681a      	ldr	r2, [r3, #0]
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	3304      	adds	r3, #4
 800b80e:	4619      	mov	r1, r3
 800b810:	4610      	mov	r0, r2
 800b812:	f7fe f9e6 	bl	8009be2 <vListInsert>
 800b816:	e012      	b.n	800b83e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d206      	bcs.n	800b82e <prvInsertTimerInActiveList+0x62>
 800b820:	68ba      	ldr	r2, [r7, #8]
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	429a      	cmp	r2, r3
 800b826:	d302      	bcc.n	800b82e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b828:	2301      	movs	r3, #1
 800b82a:	617b      	str	r3, [r7, #20]
 800b82c:	e007      	b.n	800b83e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b82e:	4b07      	ldr	r3, [pc, #28]	@ (800b84c <prvInsertTimerInActiveList+0x80>)
 800b830:	681a      	ldr	r2, [r3, #0]
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	3304      	adds	r3, #4
 800b836:	4619      	mov	r1, r3
 800b838:	4610      	mov	r0, r2
 800b83a:	f7fe f9d2 	bl	8009be2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b83e:	697b      	ldr	r3, [r7, #20]
}
 800b840:	4618      	mov	r0, r3
 800b842:	3718      	adds	r7, #24
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}
 800b848:	20002538 	.word	0x20002538
 800b84c:	20002534 	.word	0x20002534

0800b850 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b08e      	sub	sp, #56	@ 0x38
 800b854:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b856:	e0ce      	b.n	800b9f6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	da19      	bge.n	800b892 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b85e:	1d3b      	adds	r3, r7, #4
 800b860:	3304      	adds	r3, #4
 800b862:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b866:	2b00      	cmp	r3, #0
 800b868:	d10b      	bne.n	800b882 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b86a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b86e:	f383 8811 	msr	BASEPRI, r3
 800b872:	f3bf 8f6f 	isb	sy
 800b876:	f3bf 8f4f 	dsb	sy
 800b87a:	61fb      	str	r3, [r7, #28]
}
 800b87c:	bf00      	nop
 800b87e:	bf00      	nop
 800b880:	e7fd      	b.n	800b87e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b888:	6850      	ldr	r0, [r2, #4]
 800b88a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b88c:	6892      	ldr	r2, [r2, #8]
 800b88e:	4611      	mov	r1, r2
 800b890:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2b00      	cmp	r3, #0
 800b896:	f2c0 80ae 	blt.w	800b9f6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b89e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a0:	695b      	ldr	r3, [r3, #20]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d004      	beq.n	800b8b0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b8a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a8:	3304      	adds	r3, #4
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7fe f9d2 	bl	8009c54 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b8b0:	463b      	mov	r3, r7
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	f7ff ff6a 	bl	800b78c <prvSampleTimeNow>
 800b8b8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2b09      	cmp	r3, #9
 800b8be:	f200 8097 	bhi.w	800b9f0 <prvProcessReceivedCommands+0x1a0>
 800b8c2:	a201      	add	r2, pc, #4	@ (adr r2, 800b8c8 <prvProcessReceivedCommands+0x78>)
 800b8c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c8:	0800b8f1 	.word	0x0800b8f1
 800b8cc:	0800b8f1 	.word	0x0800b8f1
 800b8d0:	0800b8f1 	.word	0x0800b8f1
 800b8d4:	0800b967 	.word	0x0800b967
 800b8d8:	0800b97b 	.word	0x0800b97b
 800b8dc:	0800b9c7 	.word	0x0800b9c7
 800b8e0:	0800b8f1 	.word	0x0800b8f1
 800b8e4:	0800b8f1 	.word	0x0800b8f1
 800b8e8:	0800b967 	.word	0x0800b967
 800b8ec:	0800b97b 	.word	0x0800b97b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b8f6:	f043 0301 	orr.w	r3, r3, #1
 800b8fa:	b2da      	uxtb	r2, r3
 800b8fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b902:	68ba      	ldr	r2, [r7, #8]
 800b904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b906:	699b      	ldr	r3, [r3, #24]
 800b908:	18d1      	adds	r1, r2, r3
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b90e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b910:	f7ff ff5c 	bl	800b7cc <prvInsertTimerInActiveList>
 800b914:	4603      	mov	r3, r0
 800b916:	2b00      	cmp	r3, #0
 800b918:	d06c      	beq.n	800b9f4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b91a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b91c:	6a1b      	ldr	r3, [r3, #32]
 800b91e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b920:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b924:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b928:	f003 0304 	and.w	r3, r3, #4
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d061      	beq.n	800b9f4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b930:	68ba      	ldr	r2, [r7, #8]
 800b932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b934:	699b      	ldr	r3, [r3, #24]
 800b936:	441a      	add	r2, r3
 800b938:	2300      	movs	r3, #0
 800b93a:	9300      	str	r3, [sp, #0]
 800b93c:	2300      	movs	r3, #0
 800b93e:	2100      	movs	r1, #0
 800b940:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b942:	f7ff fe01 	bl	800b548 <xTimerGenericCommand>
 800b946:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b948:	6a3b      	ldr	r3, [r7, #32]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d152      	bne.n	800b9f4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b94e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b952:	f383 8811 	msr	BASEPRI, r3
 800b956:	f3bf 8f6f 	isb	sy
 800b95a:	f3bf 8f4f 	dsb	sy
 800b95e:	61bb      	str	r3, [r7, #24]
}
 800b960:	bf00      	nop
 800b962:	bf00      	nop
 800b964:	e7fd      	b.n	800b962 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b968:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b96c:	f023 0301 	bic.w	r3, r3, #1
 800b970:	b2da      	uxtb	r2, r3
 800b972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b974:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b978:	e03d      	b.n	800b9f6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b97c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b980:	f043 0301 	orr.w	r3, r3, #1
 800b984:	b2da      	uxtb	r2, r3
 800b986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b988:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b98c:	68ba      	ldr	r2, [r7, #8]
 800b98e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b990:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b994:	699b      	ldr	r3, [r3, #24]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d10b      	bne.n	800b9b2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b99a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b99e:	f383 8811 	msr	BASEPRI, r3
 800b9a2:	f3bf 8f6f 	isb	sy
 800b9a6:	f3bf 8f4f 	dsb	sy
 800b9aa:	617b      	str	r3, [r7, #20]
}
 800b9ac:	bf00      	nop
 800b9ae:	bf00      	nop
 800b9b0:	e7fd      	b.n	800b9ae <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b9b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9b4:	699a      	ldr	r2, [r3, #24]
 800b9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b8:	18d1      	adds	r1, r2, r3
 800b9ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9c0:	f7ff ff04 	bl	800b7cc <prvInsertTimerInActiveList>
					break;
 800b9c4:	e017      	b.n	800b9f6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b9c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9cc:	f003 0302 	and.w	r3, r3, #2
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d103      	bne.n	800b9dc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b9d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9d6:	f000 fbe7 	bl	800c1a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b9da:	e00c      	b.n	800b9f6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9e2:	f023 0301 	bic.w	r3, r3, #1
 800b9e6:	b2da      	uxtb	r2, r3
 800b9e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b9ee:	e002      	b.n	800b9f6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b9f0:	bf00      	nop
 800b9f2:	e000      	b.n	800b9f6 <prvProcessReceivedCommands+0x1a6>
					break;
 800b9f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b9f6:	4b08      	ldr	r3, [pc, #32]	@ (800ba18 <prvProcessReceivedCommands+0x1c8>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	1d39      	adds	r1, r7, #4
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7fe fbfc 	bl	800a1fc <xQueueReceive>
 800ba04:	4603      	mov	r3, r0
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	f47f af26 	bne.w	800b858 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ba0c:	bf00      	nop
 800ba0e:	bf00      	nop
 800ba10:	3730      	adds	r7, #48	@ 0x30
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}
 800ba16:	bf00      	nop
 800ba18:	2000253c 	.word	0x2000253c

0800ba1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b088      	sub	sp, #32
 800ba20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba22:	e049      	b.n	800bab8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ba24:	4b2e      	ldr	r3, [pc, #184]	@ (800bae0 <prvSwitchTimerLists+0xc4>)
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	68db      	ldr	r3, [r3, #12]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba2e:	4b2c      	ldr	r3, [pc, #176]	@ (800bae0 <prvSwitchTimerLists+0xc4>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	68db      	ldr	r3, [r3, #12]
 800ba34:	68db      	ldr	r3, [r3, #12]
 800ba36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	3304      	adds	r3, #4
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	f7fe f909 	bl	8009c54 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	6a1b      	ldr	r3, [r3, #32]
 800ba46:	68f8      	ldr	r0, [r7, #12]
 800ba48:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba50:	f003 0304 	and.w	r3, r3, #4
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d02f      	beq.n	800bab8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	699b      	ldr	r3, [r3, #24]
 800ba5c:	693a      	ldr	r2, [r7, #16]
 800ba5e:	4413      	add	r3, r2
 800ba60:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ba62:	68ba      	ldr	r2, [r7, #8]
 800ba64:	693b      	ldr	r3, [r7, #16]
 800ba66:	429a      	cmp	r2, r3
 800ba68:	d90e      	bls.n	800ba88 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	68ba      	ldr	r2, [r7, #8]
 800ba6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	68fa      	ldr	r2, [r7, #12]
 800ba74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ba76:	4b1a      	ldr	r3, [pc, #104]	@ (800bae0 <prvSwitchTimerLists+0xc4>)
 800ba78:	681a      	ldr	r2, [r3, #0]
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	3304      	adds	r3, #4
 800ba7e:	4619      	mov	r1, r3
 800ba80:	4610      	mov	r0, r2
 800ba82:	f7fe f8ae 	bl	8009be2 <vListInsert>
 800ba86:	e017      	b.n	800bab8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ba88:	2300      	movs	r3, #0
 800ba8a:	9300      	str	r3, [sp, #0]
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	693a      	ldr	r2, [r7, #16]
 800ba90:	2100      	movs	r1, #0
 800ba92:	68f8      	ldr	r0, [r7, #12]
 800ba94:	f7ff fd58 	bl	800b548 <xTimerGenericCommand>
 800ba98:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d10b      	bne.n	800bab8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800baa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa4:	f383 8811 	msr	BASEPRI, r3
 800baa8:	f3bf 8f6f 	isb	sy
 800baac:	f3bf 8f4f 	dsb	sy
 800bab0:	603b      	str	r3, [r7, #0]
}
 800bab2:	bf00      	nop
 800bab4:	bf00      	nop
 800bab6:	e7fd      	b.n	800bab4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bab8:	4b09      	ldr	r3, [pc, #36]	@ (800bae0 <prvSwitchTimerLists+0xc4>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d1b0      	bne.n	800ba24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bac2:	4b07      	ldr	r3, [pc, #28]	@ (800bae0 <prvSwitchTimerLists+0xc4>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bac8:	4b06      	ldr	r3, [pc, #24]	@ (800bae4 <prvSwitchTimerLists+0xc8>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	4a04      	ldr	r2, [pc, #16]	@ (800bae0 <prvSwitchTimerLists+0xc4>)
 800bace:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bad0:	4a04      	ldr	r2, [pc, #16]	@ (800bae4 <prvSwitchTimerLists+0xc8>)
 800bad2:	697b      	ldr	r3, [r7, #20]
 800bad4:	6013      	str	r3, [r2, #0]
}
 800bad6:	bf00      	nop
 800bad8:	3718      	adds	r7, #24
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	20002534 	.word	0x20002534
 800bae4:	20002538 	.word	0x20002538

0800bae8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b082      	sub	sp, #8
 800baec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800baee:	f000 f96b 	bl	800bdc8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800baf2:	4b15      	ldr	r3, [pc, #84]	@ (800bb48 <prvCheckForValidListAndQueue+0x60>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d120      	bne.n	800bb3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bafa:	4814      	ldr	r0, [pc, #80]	@ (800bb4c <prvCheckForValidListAndQueue+0x64>)
 800bafc:	f7fe f820 	bl	8009b40 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bb00:	4813      	ldr	r0, [pc, #76]	@ (800bb50 <prvCheckForValidListAndQueue+0x68>)
 800bb02:	f7fe f81d 	bl	8009b40 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bb06:	4b13      	ldr	r3, [pc, #76]	@ (800bb54 <prvCheckForValidListAndQueue+0x6c>)
 800bb08:	4a10      	ldr	r2, [pc, #64]	@ (800bb4c <prvCheckForValidListAndQueue+0x64>)
 800bb0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bb0c:	4b12      	ldr	r3, [pc, #72]	@ (800bb58 <prvCheckForValidListAndQueue+0x70>)
 800bb0e:	4a10      	ldr	r2, [pc, #64]	@ (800bb50 <prvCheckForValidListAndQueue+0x68>)
 800bb10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bb12:	2300      	movs	r3, #0
 800bb14:	9300      	str	r3, [sp, #0]
 800bb16:	4b11      	ldr	r3, [pc, #68]	@ (800bb5c <prvCheckForValidListAndQueue+0x74>)
 800bb18:	4a11      	ldr	r2, [pc, #68]	@ (800bb60 <prvCheckForValidListAndQueue+0x78>)
 800bb1a:	2110      	movs	r1, #16
 800bb1c:	200a      	movs	r0, #10
 800bb1e:	f7fe f92d 	bl	8009d7c <xQueueGenericCreateStatic>
 800bb22:	4603      	mov	r3, r0
 800bb24:	4a08      	ldr	r2, [pc, #32]	@ (800bb48 <prvCheckForValidListAndQueue+0x60>)
 800bb26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bb28:	4b07      	ldr	r3, [pc, #28]	@ (800bb48 <prvCheckForValidListAndQueue+0x60>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d005      	beq.n	800bb3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bb30:	4b05      	ldr	r3, [pc, #20]	@ (800bb48 <prvCheckForValidListAndQueue+0x60>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	490b      	ldr	r1, [pc, #44]	@ (800bb64 <prvCheckForValidListAndQueue+0x7c>)
 800bb36:	4618      	mov	r0, r3
 800bb38:	f7fe fd52 	bl	800a5e0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bb3c:	f000 f976 	bl	800be2c <vPortExitCritical>
}
 800bb40:	bf00      	nop
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}
 800bb46:	bf00      	nop
 800bb48:	2000253c 	.word	0x2000253c
 800bb4c:	2000250c 	.word	0x2000250c
 800bb50:	20002520 	.word	0x20002520
 800bb54:	20002534 	.word	0x20002534
 800bb58:	20002538 	.word	0x20002538
 800bb5c:	200025e8 	.word	0x200025e8
 800bb60:	20002548 	.word	0x20002548
 800bb64:	0800f0a8 	.word	0x0800f0a8

0800bb68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bb68:	b480      	push	{r7}
 800bb6a:	b085      	sub	sp, #20
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	60f8      	str	r0, [r7, #12]
 800bb70:	60b9      	str	r1, [r7, #8]
 800bb72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	3b04      	subs	r3, #4
 800bb78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bb80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	3b04      	subs	r3, #4
 800bb86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bb88:	68bb      	ldr	r3, [r7, #8]
 800bb8a:	f023 0201 	bic.w	r2, r3, #1
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	3b04      	subs	r3, #4
 800bb96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bb98:	4a0c      	ldr	r2, [pc, #48]	@ (800bbcc <pxPortInitialiseStack+0x64>)
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	3b14      	subs	r3, #20
 800bba2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bba4:	687a      	ldr	r2, [r7, #4]
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	3b04      	subs	r3, #4
 800bbae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	f06f 0202 	mvn.w	r2, #2
 800bbb6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	3b20      	subs	r3, #32
 800bbbc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	3714      	adds	r7, #20
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbca:	4770      	bx	lr
 800bbcc:	0800bbd1 	.word	0x0800bbd1

0800bbd0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bbd0:	b480      	push	{r7}
 800bbd2:	b085      	sub	sp, #20
 800bbd4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bbda:	4b13      	ldr	r3, [pc, #76]	@ (800bc28 <prvTaskExitError+0x58>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbe2:	d00b      	beq.n	800bbfc <prvTaskExitError+0x2c>
	__asm volatile
 800bbe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbe8:	f383 8811 	msr	BASEPRI, r3
 800bbec:	f3bf 8f6f 	isb	sy
 800bbf0:	f3bf 8f4f 	dsb	sy
 800bbf4:	60fb      	str	r3, [r7, #12]
}
 800bbf6:	bf00      	nop
 800bbf8:	bf00      	nop
 800bbfa:	e7fd      	b.n	800bbf8 <prvTaskExitError+0x28>
	__asm volatile
 800bbfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc00:	f383 8811 	msr	BASEPRI, r3
 800bc04:	f3bf 8f6f 	isb	sy
 800bc08:	f3bf 8f4f 	dsb	sy
 800bc0c:	60bb      	str	r3, [r7, #8]
}
 800bc0e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bc10:	bf00      	nop
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d0fc      	beq.n	800bc12 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bc18:	bf00      	nop
 800bc1a:	bf00      	nop
 800bc1c:	3714      	adds	r7, #20
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc24:	4770      	bx	lr
 800bc26:	bf00      	nop
 800bc28:	20000058 	.word	0x20000058
 800bc2c:	00000000 	.word	0x00000000

0800bc30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bc30:	4b07      	ldr	r3, [pc, #28]	@ (800bc50 <pxCurrentTCBConst2>)
 800bc32:	6819      	ldr	r1, [r3, #0]
 800bc34:	6808      	ldr	r0, [r1, #0]
 800bc36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc3a:	f380 8809 	msr	PSP, r0
 800bc3e:	f3bf 8f6f 	isb	sy
 800bc42:	f04f 0000 	mov.w	r0, #0
 800bc46:	f380 8811 	msr	BASEPRI, r0
 800bc4a:	4770      	bx	lr
 800bc4c:	f3af 8000 	nop.w

0800bc50 <pxCurrentTCBConst2>:
 800bc50:	2000200c 	.word	0x2000200c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bc54:	bf00      	nop
 800bc56:	bf00      	nop

0800bc58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bc58:	4808      	ldr	r0, [pc, #32]	@ (800bc7c <prvPortStartFirstTask+0x24>)
 800bc5a:	6800      	ldr	r0, [r0, #0]
 800bc5c:	6800      	ldr	r0, [r0, #0]
 800bc5e:	f380 8808 	msr	MSP, r0
 800bc62:	f04f 0000 	mov.w	r0, #0
 800bc66:	f380 8814 	msr	CONTROL, r0
 800bc6a:	b662      	cpsie	i
 800bc6c:	b661      	cpsie	f
 800bc6e:	f3bf 8f4f 	dsb	sy
 800bc72:	f3bf 8f6f 	isb	sy
 800bc76:	df00      	svc	0
 800bc78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bc7a:	bf00      	nop
 800bc7c:	e000ed08 	.word	0xe000ed08

0800bc80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b086      	sub	sp, #24
 800bc84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bc86:	4b47      	ldr	r3, [pc, #284]	@ (800bda4 <xPortStartScheduler+0x124>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	4a47      	ldr	r2, [pc, #284]	@ (800bda8 <xPortStartScheduler+0x128>)
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d10b      	bne.n	800bca8 <xPortStartScheduler+0x28>
	__asm volatile
 800bc90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc94:	f383 8811 	msr	BASEPRI, r3
 800bc98:	f3bf 8f6f 	isb	sy
 800bc9c:	f3bf 8f4f 	dsb	sy
 800bca0:	613b      	str	r3, [r7, #16]
}
 800bca2:	bf00      	nop
 800bca4:	bf00      	nop
 800bca6:	e7fd      	b.n	800bca4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bca8:	4b3e      	ldr	r3, [pc, #248]	@ (800bda4 <xPortStartScheduler+0x124>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	4a3f      	ldr	r2, [pc, #252]	@ (800bdac <xPortStartScheduler+0x12c>)
 800bcae:	4293      	cmp	r3, r2
 800bcb0:	d10b      	bne.n	800bcca <xPortStartScheduler+0x4a>
	__asm volatile
 800bcb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcb6:	f383 8811 	msr	BASEPRI, r3
 800bcba:	f3bf 8f6f 	isb	sy
 800bcbe:	f3bf 8f4f 	dsb	sy
 800bcc2:	60fb      	str	r3, [r7, #12]
}
 800bcc4:	bf00      	nop
 800bcc6:	bf00      	nop
 800bcc8:	e7fd      	b.n	800bcc6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bcca:	4b39      	ldr	r3, [pc, #228]	@ (800bdb0 <xPortStartScheduler+0x130>)
 800bccc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	b2db      	uxtb	r3, r3
 800bcd4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bcd6:	697b      	ldr	r3, [r7, #20]
 800bcd8:	22ff      	movs	r2, #255	@ 0xff
 800bcda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	781b      	ldrb	r3, [r3, #0]
 800bce0:	b2db      	uxtb	r3, r3
 800bce2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bce4:	78fb      	ldrb	r3, [r7, #3]
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bcec:	b2da      	uxtb	r2, r3
 800bcee:	4b31      	ldr	r3, [pc, #196]	@ (800bdb4 <xPortStartScheduler+0x134>)
 800bcf0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bcf2:	4b31      	ldr	r3, [pc, #196]	@ (800bdb8 <xPortStartScheduler+0x138>)
 800bcf4:	2207      	movs	r2, #7
 800bcf6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bcf8:	e009      	b.n	800bd0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bcfa:	4b2f      	ldr	r3, [pc, #188]	@ (800bdb8 <xPortStartScheduler+0x138>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	3b01      	subs	r3, #1
 800bd00:	4a2d      	ldr	r2, [pc, #180]	@ (800bdb8 <xPortStartScheduler+0x138>)
 800bd02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bd04:	78fb      	ldrb	r3, [r7, #3]
 800bd06:	b2db      	uxtb	r3, r3
 800bd08:	005b      	lsls	r3, r3, #1
 800bd0a:	b2db      	uxtb	r3, r3
 800bd0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd0e:	78fb      	ldrb	r3, [r7, #3]
 800bd10:	b2db      	uxtb	r3, r3
 800bd12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd16:	2b80      	cmp	r3, #128	@ 0x80
 800bd18:	d0ef      	beq.n	800bcfa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bd1a:	4b27      	ldr	r3, [pc, #156]	@ (800bdb8 <xPortStartScheduler+0x138>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f1c3 0307 	rsb	r3, r3, #7
 800bd22:	2b04      	cmp	r3, #4
 800bd24:	d00b      	beq.n	800bd3e <xPortStartScheduler+0xbe>
	__asm volatile
 800bd26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd2a:	f383 8811 	msr	BASEPRI, r3
 800bd2e:	f3bf 8f6f 	isb	sy
 800bd32:	f3bf 8f4f 	dsb	sy
 800bd36:	60bb      	str	r3, [r7, #8]
}
 800bd38:	bf00      	nop
 800bd3a:	bf00      	nop
 800bd3c:	e7fd      	b.n	800bd3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bd3e:	4b1e      	ldr	r3, [pc, #120]	@ (800bdb8 <xPortStartScheduler+0x138>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	021b      	lsls	r3, r3, #8
 800bd44:	4a1c      	ldr	r2, [pc, #112]	@ (800bdb8 <xPortStartScheduler+0x138>)
 800bd46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bd48:	4b1b      	ldr	r3, [pc, #108]	@ (800bdb8 <xPortStartScheduler+0x138>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bd50:	4a19      	ldr	r2, [pc, #100]	@ (800bdb8 <xPortStartScheduler+0x138>)
 800bd52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	b2da      	uxtb	r2, r3
 800bd58:	697b      	ldr	r3, [r7, #20]
 800bd5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bd5c:	4b17      	ldr	r3, [pc, #92]	@ (800bdbc <xPortStartScheduler+0x13c>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	4a16      	ldr	r2, [pc, #88]	@ (800bdbc <xPortStartScheduler+0x13c>)
 800bd62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bd66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bd68:	4b14      	ldr	r3, [pc, #80]	@ (800bdbc <xPortStartScheduler+0x13c>)
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	4a13      	ldr	r2, [pc, #76]	@ (800bdbc <xPortStartScheduler+0x13c>)
 800bd6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bd72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bd74:	f000 f8da 	bl	800bf2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bd78:	4b11      	ldr	r3, [pc, #68]	@ (800bdc0 <xPortStartScheduler+0x140>)
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bd7e:	f000 f8f9 	bl	800bf74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bd82:	4b10      	ldr	r3, [pc, #64]	@ (800bdc4 <xPortStartScheduler+0x144>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	4a0f      	ldr	r2, [pc, #60]	@ (800bdc4 <xPortStartScheduler+0x144>)
 800bd88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bd8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bd8e:	f7ff ff63 	bl	800bc58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bd92:	f7ff f83d 	bl	800ae10 <vTaskSwitchContext>
	prvTaskExitError();
 800bd96:	f7ff ff1b 	bl	800bbd0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bd9a:	2300      	movs	r3, #0
}
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	3718      	adds	r7, #24
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd80      	pop	{r7, pc}
 800bda4:	e000ed00 	.word	0xe000ed00
 800bda8:	410fc271 	.word	0x410fc271
 800bdac:	410fc270 	.word	0x410fc270
 800bdb0:	e000e400 	.word	0xe000e400
 800bdb4:	20002638 	.word	0x20002638
 800bdb8:	2000263c 	.word	0x2000263c
 800bdbc:	e000ed20 	.word	0xe000ed20
 800bdc0:	20000058 	.word	0x20000058
 800bdc4:	e000ef34 	.word	0xe000ef34

0800bdc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b083      	sub	sp, #12
 800bdcc:	af00      	add	r7, sp, #0
	__asm volatile
 800bdce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdd2:	f383 8811 	msr	BASEPRI, r3
 800bdd6:	f3bf 8f6f 	isb	sy
 800bdda:	f3bf 8f4f 	dsb	sy
 800bdde:	607b      	str	r3, [r7, #4]
}
 800bde0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bde2:	4b10      	ldr	r3, [pc, #64]	@ (800be24 <vPortEnterCritical+0x5c>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	3301      	adds	r3, #1
 800bde8:	4a0e      	ldr	r2, [pc, #56]	@ (800be24 <vPortEnterCritical+0x5c>)
 800bdea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bdec:	4b0d      	ldr	r3, [pc, #52]	@ (800be24 <vPortEnterCritical+0x5c>)
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d110      	bne.n	800be16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bdf4:	4b0c      	ldr	r3, [pc, #48]	@ (800be28 <vPortEnterCritical+0x60>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	b2db      	uxtb	r3, r3
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d00b      	beq.n	800be16 <vPortEnterCritical+0x4e>
	__asm volatile
 800bdfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be02:	f383 8811 	msr	BASEPRI, r3
 800be06:	f3bf 8f6f 	isb	sy
 800be0a:	f3bf 8f4f 	dsb	sy
 800be0e:	603b      	str	r3, [r7, #0]
}
 800be10:	bf00      	nop
 800be12:	bf00      	nop
 800be14:	e7fd      	b.n	800be12 <vPortEnterCritical+0x4a>
	}
}
 800be16:	bf00      	nop
 800be18:	370c      	adds	r7, #12
 800be1a:	46bd      	mov	sp, r7
 800be1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be20:	4770      	bx	lr
 800be22:	bf00      	nop
 800be24:	20000058 	.word	0x20000058
 800be28:	e000ed04 	.word	0xe000ed04

0800be2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800be2c:	b480      	push	{r7}
 800be2e:	b083      	sub	sp, #12
 800be30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800be32:	4b12      	ldr	r3, [pc, #72]	@ (800be7c <vPortExitCritical+0x50>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d10b      	bne.n	800be52 <vPortExitCritical+0x26>
	__asm volatile
 800be3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be3e:	f383 8811 	msr	BASEPRI, r3
 800be42:	f3bf 8f6f 	isb	sy
 800be46:	f3bf 8f4f 	dsb	sy
 800be4a:	607b      	str	r3, [r7, #4]
}
 800be4c:	bf00      	nop
 800be4e:	bf00      	nop
 800be50:	e7fd      	b.n	800be4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800be52:	4b0a      	ldr	r3, [pc, #40]	@ (800be7c <vPortExitCritical+0x50>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	3b01      	subs	r3, #1
 800be58:	4a08      	ldr	r2, [pc, #32]	@ (800be7c <vPortExitCritical+0x50>)
 800be5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800be5c:	4b07      	ldr	r3, [pc, #28]	@ (800be7c <vPortExitCritical+0x50>)
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d105      	bne.n	800be70 <vPortExitCritical+0x44>
 800be64:	2300      	movs	r3, #0
 800be66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	f383 8811 	msr	BASEPRI, r3
}
 800be6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800be70:	bf00      	nop
 800be72:	370c      	adds	r7, #12
 800be74:	46bd      	mov	sp, r7
 800be76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7a:	4770      	bx	lr
 800be7c:	20000058 	.word	0x20000058

0800be80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800be80:	f3ef 8009 	mrs	r0, PSP
 800be84:	f3bf 8f6f 	isb	sy
 800be88:	4b15      	ldr	r3, [pc, #84]	@ (800bee0 <pxCurrentTCBConst>)
 800be8a:	681a      	ldr	r2, [r3, #0]
 800be8c:	f01e 0f10 	tst.w	lr, #16
 800be90:	bf08      	it	eq
 800be92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800be96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be9a:	6010      	str	r0, [r2, #0]
 800be9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bea0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bea4:	f380 8811 	msr	BASEPRI, r0
 800bea8:	f3bf 8f4f 	dsb	sy
 800beac:	f3bf 8f6f 	isb	sy
 800beb0:	f7fe ffae 	bl	800ae10 <vTaskSwitchContext>
 800beb4:	f04f 0000 	mov.w	r0, #0
 800beb8:	f380 8811 	msr	BASEPRI, r0
 800bebc:	bc09      	pop	{r0, r3}
 800bebe:	6819      	ldr	r1, [r3, #0]
 800bec0:	6808      	ldr	r0, [r1, #0]
 800bec2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bec6:	f01e 0f10 	tst.w	lr, #16
 800beca:	bf08      	it	eq
 800becc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bed0:	f380 8809 	msr	PSP, r0
 800bed4:	f3bf 8f6f 	isb	sy
 800bed8:	4770      	bx	lr
 800beda:	bf00      	nop
 800bedc:	f3af 8000 	nop.w

0800bee0 <pxCurrentTCBConst>:
 800bee0:	2000200c 	.word	0x2000200c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bee4:	bf00      	nop
 800bee6:	bf00      	nop

0800bee8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b082      	sub	sp, #8
 800beec:	af00      	add	r7, sp, #0
	__asm volatile
 800beee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bef2:	f383 8811 	msr	BASEPRI, r3
 800bef6:	f3bf 8f6f 	isb	sy
 800befa:	f3bf 8f4f 	dsb	sy
 800befe:	607b      	str	r3, [r7, #4]
}
 800bf00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bf02:	f7fe fecb 	bl	800ac9c <xTaskIncrementTick>
 800bf06:	4603      	mov	r3, r0
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d003      	beq.n	800bf14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bf0c:	4b06      	ldr	r3, [pc, #24]	@ (800bf28 <xPortSysTickHandler+0x40>)
 800bf0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf12:	601a      	str	r2, [r3, #0]
 800bf14:	2300      	movs	r3, #0
 800bf16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	f383 8811 	msr	BASEPRI, r3
}
 800bf1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bf20:	bf00      	nop
 800bf22:	3708      	adds	r7, #8
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}
 800bf28:	e000ed04 	.word	0xe000ed04

0800bf2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bf30:	4b0b      	ldr	r3, [pc, #44]	@ (800bf60 <vPortSetupTimerInterrupt+0x34>)
 800bf32:	2200      	movs	r2, #0
 800bf34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bf36:	4b0b      	ldr	r3, [pc, #44]	@ (800bf64 <vPortSetupTimerInterrupt+0x38>)
 800bf38:	2200      	movs	r2, #0
 800bf3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bf3c:	4b0a      	ldr	r3, [pc, #40]	@ (800bf68 <vPortSetupTimerInterrupt+0x3c>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	4a0a      	ldr	r2, [pc, #40]	@ (800bf6c <vPortSetupTimerInterrupt+0x40>)
 800bf42:	fba2 2303 	umull	r2, r3, r2, r3
 800bf46:	099b      	lsrs	r3, r3, #6
 800bf48:	4a09      	ldr	r2, [pc, #36]	@ (800bf70 <vPortSetupTimerInterrupt+0x44>)
 800bf4a:	3b01      	subs	r3, #1
 800bf4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bf4e:	4b04      	ldr	r3, [pc, #16]	@ (800bf60 <vPortSetupTimerInterrupt+0x34>)
 800bf50:	2207      	movs	r2, #7
 800bf52:	601a      	str	r2, [r3, #0]
}
 800bf54:	bf00      	nop
 800bf56:	46bd      	mov	sp, r7
 800bf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5c:	4770      	bx	lr
 800bf5e:	bf00      	nop
 800bf60:	e000e010 	.word	0xe000e010
 800bf64:	e000e018 	.word	0xe000e018
 800bf68:	20000004 	.word	0x20000004
 800bf6c:	10624dd3 	.word	0x10624dd3
 800bf70:	e000e014 	.word	0xe000e014

0800bf74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bf74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bf84 <vPortEnableVFP+0x10>
 800bf78:	6801      	ldr	r1, [r0, #0]
 800bf7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bf7e:	6001      	str	r1, [r0, #0]
 800bf80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bf82:	bf00      	nop
 800bf84:	e000ed88 	.word	0xe000ed88

0800bf88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bf88:	b480      	push	{r7}
 800bf8a:	b085      	sub	sp, #20
 800bf8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bf8e:	f3ef 8305 	mrs	r3, IPSR
 800bf92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	2b0f      	cmp	r3, #15
 800bf98:	d915      	bls.n	800bfc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bf9a:	4a18      	ldr	r2, [pc, #96]	@ (800bffc <vPortValidateInterruptPriority+0x74>)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	4413      	add	r3, r2
 800bfa0:	781b      	ldrb	r3, [r3, #0]
 800bfa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bfa4:	4b16      	ldr	r3, [pc, #88]	@ (800c000 <vPortValidateInterruptPriority+0x78>)
 800bfa6:	781b      	ldrb	r3, [r3, #0]
 800bfa8:	7afa      	ldrb	r2, [r7, #11]
 800bfaa:	429a      	cmp	r2, r3
 800bfac:	d20b      	bcs.n	800bfc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bfae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfb2:	f383 8811 	msr	BASEPRI, r3
 800bfb6:	f3bf 8f6f 	isb	sy
 800bfba:	f3bf 8f4f 	dsb	sy
 800bfbe:	607b      	str	r3, [r7, #4]
}
 800bfc0:	bf00      	nop
 800bfc2:	bf00      	nop
 800bfc4:	e7fd      	b.n	800bfc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bfc6:	4b0f      	ldr	r3, [pc, #60]	@ (800c004 <vPortValidateInterruptPriority+0x7c>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bfce:	4b0e      	ldr	r3, [pc, #56]	@ (800c008 <vPortValidateInterruptPriority+0x80>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	429a      	cmp	r2, r3
 800bfd4:	d90b      	bls.n	800bfee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bfd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfda:	f383 8811 	msr	BASEPRI, r3
 800bfde:	f3bf 8f6f 	isb	sy
 800bfe2:	f3bf 8f4f 	dsb	sy
 800bfe6:	603b      	str	r3, [r7, #0]
}
 800bfe8:	bf00      	nop
 800bfea:	bf00      	nop
 800bfec:	e7fd      	b.n	800bfea <vPortValidateInterruptPriority+0x62>
	}
 800bfee:	bf00      	nop
 800bff0:	3714      	adds	r7, #20
 800bff2:	46bd      	mov	sp, r7
 800bff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff8:	4770      	bx	lr
 800bffa:	bf00      	nop
 800bffc:	e000e3f0 	.word	0xe000e3f0
 800c000:	20002638 	.word	0x20002638
 800c004:	e000ed0c 	.word	0xe000ed0c
 800c008:	2000263c 	.word	0x2000263c

0800c00c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b08a      	sub	sp, #40	@ 0x28
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c014:	2300      	movs	r3, #0
 800c016:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c018:	f7fe fd84 	bl	800ab24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c01c:	4b5c      	ldr	r3, [pc, #368]	@ (800c190 <pvPortMalloc+0x184>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d101      	bne.n	800c028 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c024:	f000 f924 	bl	800c270 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c028:	4b5a      	ldr	r3, [pc, #360]	@ (800c194 <pvPortMalloc+0x188>)
 800c02a:	681a      	ldr	r2, [r3, #0]
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	4013      	ands	r3, r2
 800c030:	2b00      	cmp	r3, #0
 800c032:	f040 8095 	bne.w	800c160 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d01e      	beq.n	800c07a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c03c:	2208      	movs	r2, #8
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	4413      	add	r3, r2
 800c042:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f003 0307 	and.w	r3, r3, #7
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d015      	beq.n	800c07a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f023 0307 	bic.w	r3, r3, #7
 800c054:	3308      	adds	r3, #8
 800c056:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f003 0307 	and.w	r3, r3, #7
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d00b      	beq.n	800c07a <pvPortMalloc+0x6e>
	__asm volatile
 800c062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c066:	f383 8811 	msr	BASEPRI, r3
 800c06a:	f3bf 8f6f 	isb	sy
 800c06e:	f3bf 8f4f 	dsb	sy
 800c072:	617b      	str	r3, [r7, #20]
}
 800c074:	bf00      	nop
 800c076:	bf00      	nop
 800c078:	e7fd      	b.n	800c076 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d06f      	beq.n	800c160 <pvPortMalloc+0x154>
 800c080:	4b45      	ldr	r3, [pc, #276]	@ (800c198 <pvPortMalloc+0x18c>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	687a      	ldr	r2, [r7, #4]
 800c086:	429a      	cmp	r2, r3
 800c088:	d86a      	bhi.n	800c160 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c08a:	4b44      	ldr	r3, [pc, #272]	@ (800c19c <pvPortMalloc+0x190>)
 800c08c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c08e:	4b43      	ldr	r3, [pc, #268]	@ (800c19c <pvPortMalloc+0x190>)
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c094:	e004      	b.n	800c0a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c098:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	429a      	cmp	r2, r3
 800c0a8:	d903      	bls.n	800c0b2 <pvPortMalloc+0xa6>
 800c0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d1f1      	bne.n	800c096 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c0b2:	4b37      	ldr	r3, [pc, #220]	@ (800c190 <pvPortMalloc+0x184>)
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0b8:	429a      	cmp	r2, r3
 800c0ba:	d051      	beq.n	800c160 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c0bc:	6a3b      	ldr	r3, [r7, #32]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	2208      	movs	r2, #8
 800c0c2:	4413      	add	r3, r2
 800c0c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0c8:	681a      	ldr	r2, [r3, #0]
 800c0ca:	6a3b      	ldr	r3, [r7, #32]
 800c0cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0d0:	685a      	ldr	r2, [r3, #4]
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	1ad2      	subs	r2, r2, r3
 800c0d6:	2308      	movs	r3, #8
 800c0d8:	005b      	lsls	r3, r3, #1
 800c0da:	429a      	cmp	r2, r3
 800c0dc:	d920      	bls.n	800c120 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c0de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	4413      	add	r3, r2
 800c0e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0e6:	69bb      	ldr	r3, [r7, #24]
 800c0e8:	f003 0307 	and.w	r3, r3, #7
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d00b      	beq.n	800c108 <pvPortMalloc+0xfc>
	__asm volatile
 800c0f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0f4:	f383 8811 	msr	BASEPRI, r3
 800c0f8:	f3bf 8f6f 	isb	sy
 800c0fc:	f3bf 8f4f 	dsb	sy
 800c100:	613b      	str	r3, [r7, #16]
}
 800c102:	bf00      	nop
 800c104:	bf00      	nop
 800c106:	e7fd      	b.n	800c104 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c10a:	685a      	ldr	r2, [r3, #4]
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	1ad2      	subs	r2, r2, r3
 800c110:	69bb      	ldr	r3, [r7, #24]
 800c112:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c116:	687a      	ldr	r2, [r7, #4]
 800c118:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c11a:	69b8      	ldr	r0, [r7, #24]
 800c11c:	f000 f90a 	bl	800c334 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c120:	4b1d      	ldr	r3, [pc, #116]	@ (800c198 <pvPortMalloc+0x18c>)
 800c122:	681a      	ldr	r2, [r3, #0]
 800c124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c126:	685b      	ldr	r3, [r3, #4]
 800c128:	1ad3      	subs	r3, r2, r3
 800c12a:	4a1b      	ldr	r2, [pc, #108]	@ (800c198 <pvPortMalloc+0x18c>)
 800c12c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c12e:	4b1a      	ldr	r3, [pc, #104]	@ (800c198 <pvPortMalloc+0x18c>)
 800c130:	681a      	ldr	r2, [r3, #0]
 800c132:	4b1b      	ldr	r3, [pc, #108]	@ (800c1a0 <pvPortMalloc+0x194>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	429a      	cmp	r2, r3
 800c138:	d203      	bcs.n	800c142 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c13a:	4b17      	ldr	r3, [pc, #92]	@ (800c198 <pvPortMalloc+0x18c>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	4a18      	ldr	r2, [pc, #96]	@ (800c1a0 <pvPortMalloc+0x194>)
 800c140:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c144:	685a      	ldr	r2, [r3, #4]
 800c146:	4b13      	ldr	r3, [pc, #76]	@ (800c194 <pvPortMalloc+0x188>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	431a      	orrs	r2, r3
 800c14c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c14e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c152:	2200      	movs	r2, #0
 800c154:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c156:	4b13      	ldr	r3, [pc, #76]	@ (800c1a4 <pvPortMalloc+0x198>)
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	3301      	adds	r3, #1
 800c15c:	4a11      	ldr	r2, [pc, #68]	@ (800c1a4 <pvPortMalloc+0x198>)
 800c15e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c160:	f7fe fcee 	bl	800ab40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c164:	69fb      	ldr	r3, [r7, #28]
 800c166:	f003 0307 	and.w	r3, r3, #7
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d00b      	beq.n	800c186 <pvPortMalloc+0x17a>
	__asm volatile
 800c16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c172:	f383 8811 	msr	BASEPRI, r3
 800c176:	f3bf 8f6f 	isb	sy
 800c17a:	f3bf 8f4f 	dsb	sy
 800c17e:	60fb      	str	r3, [r7, #12]
}
 800c180:	bf00      	nop
 800c182:	bf00      	nop
 800c184:	e7fd      	b.n	800c182 <pvPortMalloc+0x176>
	return pvReturn;
 800c186:	69fb      	ldr	r3, [r7, #28]
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3728      	adds	r7, #40	@ 0x28
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}
 800c190:	20003200 	.word	0x20003200
 800c194:	20003214 	.word	0x20003214
 800c198:	20003204 	.word	0x20003204
 800c19c:	200031f8 	.word	0x200031f8
 800c1a0:	20003208 	.word	0x20003208
 800c1a4:	2000320c 	.word	0x2000320c

0800c1a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b086      	sub	sp, #24
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d04f      	beq.n	800c25a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c1ba:	2308      	movs	r3, #8
 800c1bc:	425b      	negs	r3, r3
 800c1be:	697a      	ldr	r2, [r7, #20]
 800c1c0:	4413      	add	r3, r2
 800c1c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	685a      	ldr	r2, [r3, #4]
 800c1cc:	4b25      	ldr	r3, [pc, #148]	@ (800c264 <vPortFree+0xbc>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	4013      	ands	r3, r2
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d10b      	bne.n	800c1ee <vPortFree+0x46>
	__asm volatile
 800c1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1da:	f383 8811 	msr	BASEPRI, r3
 800c1de:	f3bf 8f6f 	isb	sy
 800c1e2:	f3bf 8f4f 	dsb	sy
 800c1e6:	60fb      	str	r3, [r7, #12]
}
 800c1e8:	bf00      	nop
 800c1ea:	bf00      	nop
 800c1ec:	e7fd      	b.n	800c1ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d00b      	beq.n	800c20e <vPortFree+0x66>
	__asm volatile
 800c1f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1fa:	f383 8811 	msr	BASEPRI, r3
 800c1fe:	f3bf 8f6f 	isb	sy
 800c202:	f3bf 8f4f 	dsb	sy
 800c206:	60bb      	str	r3, [r7, #8]
}
 800c208:	bf00      	nop
 800c20a:	bf00      	nop
 800c20c:	e7fd      	b.n	800c20a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c20e:	693b      	ldr	r3, [r7, #16]
 800c210:	685a      	ldr	r2, [r3, #4]
 800c212:	4b14      	ldr	r3, [pc, #80]	@ (800c264 <vPortFree+0xbc>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	4013      	ands	r3, r2
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d01e      	beq.n	800c25a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d11a      	bne.n	800c25a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c224:	693b      	ldr	r3, [r7, #16]
 800c226:	685a      	ldr	r2, [r3, #4]
 800c228:	4b0e      	ldr	r3, [pc, #56]	@ (800c264 <vPortFree+0xbc>)
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	43db      	mvns	r3, r3
 800c22e:	401a      	ands	r2, r3
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c234:	f7fe fc76 	bl	800ab24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	685a      	ldr	r2, [r3, #4]
 800c23c:	4b0a      	ldr	r3, [pc, #40]	@ (800c268 <vPortFree+0xc0>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4413      	add	r3, r2
 800c242:	4a09      	ldr	r2, [pc, #36]	@ (800c268 <vPortFree+0xc0>)
 800c244:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c246:	6938      	ldr	r0, [r7, #16]
 800c248:	f000 f874 	bl	800c334 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c24c:	4b07      	ldr	r3, [pc, #28]	@ (800c26c <vPortFree+0xc4>)
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	3301      	adds	r3, #1
 800c252:	4a06      	ldr	r2, [pc, #24]	@ (800c26c <vPortFree+0xc4>)
 800c254:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c256:	f7fe fc73 	bl	800ab40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c25a:	bf00      	nop
 800c25c:	3718      	adds	r7, #24
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}
 800c262:	bf00      	nop
 800c264:	20003214 	.word	0x20003214
 800c268:	20003204 	.word	0x20003204
 800c26c:	20003210 	.word	0x20003210

0800c270 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c270:	b480      	push	{r7}
 800c272:	b085      	sub	sp, #20
 800c274:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c276:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800c27a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c27c:	4b27      	ldr	r3, [pc, #156]	@ (800c31c <prvHeapInit+0xac>)
 800c27e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	f003 0307 	and.w	r3, r3, #7
 800c286:	2b00      	cmp	r3, #0
 800c288:	d00c      	beq.n	800c2a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	3307      	adds	r3, #7
 800c28e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f023 0307 	bic.w	r3, r3, #7
 800c296:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c298:	68ba      	ldr	r2, [r7, #8]
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	1ad3      	subs	r3, r2, r3
 800c29e:	4a1f      	ldr	r2, [pc, #124]	@ (800c31c <prvHeapInit+0xac>)
 800c2a0:	4413      	add	r3, r2
 800c2a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c2a8:	4a1d      	ldr	r2, [pc, #116]	@ (800c320 <prvHeapInit+0xb0>)
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c2ae:	4b1c      	ldr	r3, [pc, #112]	@ (800c320 <prvHeapInit+0xb0>)
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	68ba      	ldr	r2, [r7, #8]
 800c2b8:	4413      	add	r3, r2
 800c2ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c2bc:	2208      	movs	r2, #8
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	1a9b      	subs	r3, r3, r2
 800c2c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	f023 0307 	bic.w	r3, r3, #7
 800c2ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	4a15      	ldr	r2, [pc, #84]	@ (800c324 <prvHeapInit+0xb4>)
 800c2d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c2d2:	4b14      	ldr	r3, [pc, #80]	@ (800c324 <prvHeapInit+0xb4>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c2da:	4b12      	ldr	r3, [pc, #72]	@ (800c324 <prvHeapInit+0xb4>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	68fa      	ldr	r2, [r7, #12]
 800c2ea:	1ad2      	subs	r2, r2, r3
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c2f0:	4b0c      	ldr	r3, [pc, #48]	@ (800c324 <prvHeapInit+0xb4>)
 800c2f2:	681a      	ldr	r2, [r3, #0]
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	685b      	ldr	r3, [r3, #4]
 800c2fc:	4a0a      	ldr	r2, [pc, #40]	@ (800c328 <prvHeapInit+0xb8>)
 800c2fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	685b      	ldr	r3, [r3, #4]
 800c304:	4a09      	ldr	r2, [pc, #36]	@ (800c32c <prvHeapInit+0xbc>)
 800c306:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c308:	4b09      	ldr	r3, [pc, #36]	@ (800c330 <prvHeapInit+0xc0>)
 800c30a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c30e:	601a      	str	r2, [r3, #0]
}
 800c310:	bf00      	nop
 800c312:	3714      	adds	r7, #20
 800c314:	46bd      	mov	sp, r7
 800c316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31a:	4770      	bx	lr
 800c31c:	20002640 	.word	0x20002640
 800c320:	200031f8 	.word	0x200031f8
 800c324:	20003200 	.word	0x20003200
 800c328:	20003208 	.word	0x20003208
 800c32c:	20003204 	.word	0x20003204
 800c330:	20003214 	.word	0x20003214

0800c334 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c334:	b480      	push	{r7}
 800c336:	b085      	sub	sp, #20
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c33c:	4b28      	ldr	r3, [pc, #160]	@ (800c3e0 <prvInsertBlockIntoFreeList+0xac>)
 800c33e:	60fb      	str	r3, [r7, #12]
 800c340:	e002      	b.n	800c348 <prvInsertBlockIntoFreeList+0x14>
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	60fb      	str	r3, [r7, #12]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	687a      	ldr	r2, [r7, #4]
 800c34e:	429a      	cmp	r2, r3
 800c350:	d8f7      	bhi.n	800c342 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	685b      	ldr	r3, [r3, #4]
 800c35a:	68ba      	ldr	r2, [r7, #8]
 800c35c:	4413      	add	r3, r2
 800c35e:	687a      	ldr	r2, [r7, #4]
 800c360:	429a      	cmp	r2, r3
 800c362:	d108      	bne.n	800c376 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	685a      	ldr	r2, [r3, #4]
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	685b      	ldr	r3, [r3, #4]
 800c36c:	441a      	add	r2, r3
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	685b      	ldr	r3, [r3, #4]
 800c37e:	68ba      	ldr	r2, [r7, #8]
 800c380:	441a      	add	r2, r3
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	429a      	cmp	r2, r3
 800c388:	d118      	bne.n	800c3bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	681a      	ldr	r2, [r3, #0]
 800c38e:	4b15      	ldr	r3, [pc, #84]	@ (800c3e4 <prvInsertBlockIntoFreeList+0xb0>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	429a      	cmp	r2, r3
 800c394:	d00d      	beq.n	800c3b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	685a      	ldr	r2, [r3, #4]
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	685b      	ldr	r3, [r3, #4]
 800c3a0:	441a      	add	r2, r3
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	681a      	ldr	r2, [r3, #0]
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	601a      	str	r2, [r3, #0]
 800c3b0:	e008      	b.n	800c3c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c3b2:	4b0c      	ldr	r3, [pc, #48]	@ (800c3e4 <prvInsertBlockIntoFreeList+0xb0>)
 800c3b4:	681a      	ldr	r2, [r3, #0]
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	601a      	str	r2, [r3, #0]
 800c3ba:	e003      	b.n	800c3c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	681a      	ldr	r2, [r3, #0]
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c3c4:	68fa      	ldr	r2, [r7, #12]
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	429a      	cmp	r2, r3
 800c3ca:	d002      	beq.n	800c3d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	687a      	ldr	r2, [r7, #4]
 800c3d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c3d2:	bf00      	nop
 800c3d4:	3714      	adds	r7, #20
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3dc:	4770      	bx	lr
 800c3de:	bf00      	nop
 800c3e0:	200031f8 	.word	0x200031f8
 800c3e4:	20003200 	.word	0x20003200

0800c3e8 <__cvt>:
 800c3e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3ec:	ec57 6b10 	vmov	r6, r7, d0
 800c3f0:	2f00      	cmp	r7, #0
 800c3f2:	460c      	mov	r4, r1
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	463b      	mov	r3, r7
 800c3f8:	bfbb      	ittet	lt
 800c3fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c3fe:	461f      	movlt	r7, r3
 800c400:	2300      	movge	r3, #0
 800c402:	232d      	movlt	r3, #45	@ 0x2d
 800c404:	700b      	strb	r3, [r1, #0]
 800c406:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c408:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c40c:	4691      	mov	r9, r2
 800c40e:	f023 0820 	bic.w	r8, r3, #32
 800c412:	bfbc      	itt	lt
 800c414:	4632      	movlt	r2, r6
 800c416:	4616      	movlt	r6, r2
 800c418:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c41c:	d005      	beq.n	800c42a <__cvt+0x42>
 800c41e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c422:	d100      	bne.n	800c426 <__cvt+0x3e>
 800c424:	3401      	adds	r4, #1
 800c426:	2102      	movs	r1, #2
 800c428:	e000      	b.n	800c42c <__cvt+0x44>
 800c42a:	2103      	movs	r1, #3
 800c42c:	ab03      	add	r3, sp, #12
 800c42e:	9301      	str	r3, [sp, #4]
 800c430:	ab02      	add	r3, sp, #8
 800c432:	9300      	str	r3, [sp, #0]
 800c434:	ec47 6b10 	vmov	d0, r6, r7
 800c438:	4653      	mov	r3, sl
 800c43a:	4622      	mov	r2, r4
 800c43c:	f000 ff4c 	bl	800d2d8 <_dtoa_r>
 800c440:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c444:	4605      	mov	r5, r0
 800c446:	d119      	bne.n	800c47c <__cvt+0x94>
 800c448:	f019 0f01 	tst.w	r9, #1
 800c44c:	d00e      	beq.n	800c46c <__cvt+0x84>
 800c44e:	eb00 0904 	add.w	r9, r0, r4
 800c452:	2200      	movs	r2, #0
 800c454:	2300      	movs	r3, #0
 800c456:	4630      	mov	r0, r6
 800c458:	4639      	mov	r1, r7
 800c45a:	f7f4 fb35 	bl	8000ac8 <__aeabi_dcmpeq>
 800c45e:	b108      	cbz	r0, 800c464 <__cvt+0x7c>
 800c460:	f8cd 900c 	str.w	r9, [sp, #12]
 800c464:	2230      	movs	r2, #48	@ 0x30
 800c466:	9b03      	ldr	r3, [sp, #12]
 800c468:	454b      	cmp	r3, r9
 800c46a:	d31e      	bcc.n	800c4aa <__cvt+0xc2>
 800c46c:	9b03      	ldr	r3, [sp, #12]
 800c46e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c470:	1b5b      	subs	r3, r3, r5
 800c472:	4628      	mov	r0, r5
 800c474:	6013      	str	r3, [r2, #0]
 800c476:	b004      	add	sp, #16
 800c478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c47c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c480:	eb00 0904 	add.w	r9, r0, r4
 800c484:	d1e5      	bne.n	800c452 <__cvt+0x6a>
 800c486:	7803      	ldrb	r3, [r0, #0]
 800c488:	2b30      	cmp	r3, #48	@ 0x30
 800c48a:	d10a      	bne.n	800c4a2 <__cvt+0xba>
 800c48c:	2200      	movs	r2, #0
 800c48e:	2300      	movs	r3, #0
 800c490:	4630      	mov	r0, r6
 800c492:	4639      	mov	r1, r7
 800c494:	f7f4 fb18 	bl	8000ac8 <__aeabi_dcmpeq>
 800c498:	b918      	cbnz	r0, 800c4a2 <__cvt+0xba>
 800c49a:	f1c4 0401 	rsb	r4, r4, #1
 800c49e:	f8ca 4000 	str.w	r4, [sl]
 800c4a2:	f8da 3000 	ldr.w	r3, [sl]
 800c4a6:	4499      	add	r9, r3
 800c4a8:	e7d3      	b.n	800c452 <__cvt+0x6a>
 800c4aa:	1c59      	adds	r1, r3, #1
 800c4ac:	9103      	str	r1, [sp, #12]
 800c4ae:	701a      	strb	r2, [r3, #0]
 800c4b0:	e7d9      	b.n	800c466 <__cvt+0x7e>

0800c4b2 <__exponent>:
 800c4b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4b4:	2900      	cmp	r1, #0
 800c4b6:	bfba      	itte	lt
 800c4b8:	4249      	neglt	r1, r1
 800c4ba:	232d      	movlt	r3, #45	@ 0x2d
 800c4bc:	232b      	movge	r3, #43	@ 0x2b
 800c4be:	2909      	cmp	r1, #9
 800c4c0:	7002      	strb	r2, [r0, #0]
 800c4c2:	7043      	strb	r3, [r0, #1]
 800c4c4:	dd29      	ble.n	800c51a <__exponent+0x68>
 800c4c6:	f10d 0307 	add.w	r3, sp, #7
 800c4ca:	461d      	mov	r5, r3
 800c4cc:	270a      	movs	r7, #10
 800c4ce:	461a      	mov	r2, r3
 800c4d0:	fbb1 f6f7 	udiv	r6, r1, r7
 800c4d4:	fb07 1416 	mls	r4, r7, r6, r1
 800c4d8:	3430      	adds	r4, #48	@ 0x30
 800c4da:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c4de:	460c      	mov	r4, r1
 800c4e0:	2c63      	cmp	r4, #99	@ 0x63
 800c4e2:	f103 33ff 	add.w	r3, r3, #4294967295
 800c4e6:	4631      	mov	r1, r6
 800c4e8:	dcf1      	bgt.n	800c4ce <__exponent+0x1c>
 800c4ea:	3130      	adds	r1, #48	@ 0x30
 800c4ec:	1e94      	subs	r4, r2, #2
 800c4ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c4f2:	1c41      	adds	r1, r0, #1
 800c4f4:	4623      	mov	r3, r4
 800c4f6:	42ab      	cmp	r3, r5
 800c4f8:	d30a      	bcc.n	800c510 <__exponent+0x5e>
 800c4fa:	f10d 0309 	add.w	r3, sp, #9
 800c4fe:	1a9b      	subs	r3, r3, r2
 800c500:	42ac      	cmp	r4, r5
 800c502:	bf88      	it	hi
 800c504:	2300      	movhi	r3, #0
 800c506:	3302      	adds	r3, #2
 800c508:	4403      	add	r3, r0
 800c50a:	1a18      	subs	r0, r3, r0
 800c50c:	b003      	add	sp, #12
 800c50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c510:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c514:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c518:	e7ed      	b.n	800c4f6 <__exponent+0x44>
 800c51a:	2330      	movs	r3, #48	@ 0x30
 800c51c:	3130      	adds	r1, #48	@ 0x30
 800c51e:	7083      	strb	r3, [r0, #2]
 800c520:	70c1      	strb	r1, [r0, #3]
 800c522:	1d03      	adds	r3, r0, #4
 800c524:	e7f1      	b.n	800c50a <__exponent+0x58>
	...

0800c528 <_printf_float>:
 800c528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c52c:	b08d      	sub	sp, #52	@ 0x34
 800c52e:	460c      	mov	r4, r1
 800c530:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c534:	4616      	mov	r6, r2
 800c536:	461f      	mov	r7, r3
 800c538:	4605      	mov	r5, r0
 800c53a:	f000 fdbf 	bl	800d0bc <_localeconv_r>
 800c53e:	6803      	ldr	r3, [r0, #0]
 800c540:	9304      	str	r3, [sp, #16]
 800c542:	4618      	mov	r0, r3
 800c544:	f7f3 fe94 	bl	8000270 <strlen>
 800c548:	2300      	movs	r3, #0
 800c54a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c54c:	f8d8 3000 	ldr.w	r3, [r8]
 800c550:	9005      	str	r0, [sp, #20]
 800c552:	3307      	adds	r3, #7
 800c554:	f023 0307 	bic.w	r3, r3, #7
 800c558:	f103 0208 	add.w	r2, r3, #8
 800c55c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c560:	f8d4 b000 	ldr.w	fp, [r4]
 800c564:	f8c8 2000 	str.w	r2, [r8]
 800c568:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c56c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c570:	9307      	str	r3, [sp, #28]
 800c572:	f8cd 8018 	str.w	r8, [sp, #24]
 800c576:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c57a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c57e:	4b9c      	ldr	r3, [pc, #624]	@ (800c7f0 <_printf_float+0x2c8>)
 800c580:	f04f 32ff 	mov.w	r2, #4294967295
 800c584:	f7f4 fad2 	bl	8000b2c <__aeabi_dcmpun>
 800c588:	bb70      	cbnz	r0, 800c5e8 <_printf_float+0xc0>
 800c58a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c58e:	4b98      	ldr	r3, [pc, #608]	@ (800c7f0 <_printf_float+0x2c8>)
 800c590:	f04f 32ff 	mov.w	r2, #4294967295
 800c594:	f7f4 faac 	bl	8000af0 <__aeabi_dcmple>
 800c598:	bb30      	cbnz	r0, 800c5e8 <_printf_float+0xc0>
 800c59a:	2200      	movs	r2, #0
 800c59c:	2300      	movs	r3, #0
 800c59e:	4640      	mov	r0, r8
 800c5a0:	4649      	mov	r1, r9
 800c5a2:	f7f4 fa9b 	bl	8000adc <__aeabi_dcmplt>
 800c5a6:	b110      	cbz	r0, 800c5ae <_printf_float+0x86>
 800c5a8:	232d      	movs	r3, #45	@ 0x2d
 800c5aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5ae:	4a91      	ldr	r2, [pc, #580]	@ (800c7f4 <_printf_float+0x2cc>)
 800c5b0:	4b91      	ldr	r3, [pc, #580]	@ (800c7f8 <_printf_float+0x2d0>)
 800c5b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c5b6:	bf94      	ite	ls
 800c5b8:	4690      	movls	r8, r2
 800c5ba:	4698      	movhi	r8, r3
 800c5bc:	2303      	movs	r3, #3
 800c5be:	6123      	str	r3, [r4, #16]
 800c5c0:	f02b 0304 	bic.w	r3, fp, #4
 800c5c4:	6023      	str	r3, [r4, #0]
 800c5c6:	f04f 0900 	mov.w	r9, #0
 800c5ca:	9700      	str	r7, [sp, #0]
 800c5cc:	4633      	mov	r3, r6
 800c5ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c5d0:	4621      	mov	r1, r4
 800c5d2:	4628      	mov	r0, r5
 800c5d4:	f000 f9d2 	bl	800c97c <_printf_common>
 800c5d8:	3001      	adds	r0, #1
 800c5da:	f040 808d 	bne.w	800c6f8 <_printf_float+0x1d0>
 800c5de:	f04f 30ff 	mov.w	r0, #4294967295
 800c5e2:	b00d      	add	sp, #52	@ 0x34
 800c5e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5e8:	4642      	mov	r2, r8
 800c5ea:	464b      	mov	r3, r9
 800c5ec:	4640      	mov	r0, r8
 800c5ee:	4649      	mov	r1, r9
 800c5f0:	f7f4 fa9c 	bl	8000b2c <__aeabi_dcmpun>
 800c5f4:	b140      	cbz	r0, 800c608 <_printf_float+0xe0>
 800c5f6:	464b      	mov	r3, r9
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	bfbc      	itt	lt
 800c5fc:	232d      	movlt	r3, #45	@ 0x2d
 800c5fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c602:	4a7e      	ldr	r2, [pc, #504]	@ (800c7fc <_printf_float+0x2d4>)
 800c604:	4b7e      	ldr	r3, [pc, #504]	@ (800c800 <_printf_float+0x2d8>)
 800c606:	e7d4      	b.n	800c5b2 <_printf_float+0x8a>
 800c608:	6863      	ldr	r3, [r4, #4]
 800c60a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c60e:	9206      	str	r2, [sp, #24]
 800c610:	1c5a      	adds	r2, r3, #1
 800c612:	d13b      	bne.n	800c68c <_printf_float+0x164>
 800c614:	2306      	movs	r3, #6
 800c616:	6063      	str	r3, [r4, #4]
 800c618:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c61c:	2300      	movs	r3, #0
 800c61e:	6022      	str	r2, [r4, #0]
 800c620:	9303      	str	r3, [sp, #12]
 800c622:	ab0a      	add	r3, sp, #40	@ 0x28
 800c624:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c628:	ab09      	add	r3, sp, #36	@ 0x24
 800c62a:	9300      	str	r3, [sp, #0]
 800c62c:	6861      	ldr	r1, [r4, #4]
 800c62e:	ec49 8b10 	vmov	d0, r8, r9
 800c632:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c636:	4628      	mov	r0, r5
 800c638:	f7ff fed6 	bl	800c3e8 <__cvt>
 800c63c:	9b06      	ldr	r3, [sp, #24]
 800c63e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c640:	2b47      	cmp	r3, #71	@ 0x47
 800c642:	4680      	mov	r8, r0
 800c644:	d129      	bne.n	800c69a <_printf_float+0x172>
 800c646:	1cc8      	adds	r0, r1, #3
 800c648:	db02      	blt.n	800c650 <_printf_float+0x128>
 800c64a:	6863      	ldr	r3, [r4, #4]
 800c64c:	4299      	cmp	r1, r3
 800c64e:	dd41      	ble.n	800c6d4 <_printf_float+0x1ac>
 800c650:	f1aa 0a02 	sub.w	sl, sl, #2
 800c654:	fa5f fa8a 	uxtb.w	sl, sl
 800c658:	3901      	subs	r1, #1
 800c65a:	4652      	mov	r2, sl
 800c65c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c660:	9109      	str	r1, [sp, #36]	@ 0x24
 800c662:	f7ff ff26 	bl	800c4b2 <__exponent>
 800c666:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c668:	1813      	adds	r3, r2, r0
 800c66a:	2a01      	cmp	r2, #1
 800c66c:	4681      	mov	r9, r0
 800c66e:	6123      	str	r3, [r4, #16]
 800c670:	dc02      	bgt.n	800c678 <_printf_float+0x150>
 800c672:	6822      	ldr	r2, [r4, #0]
 800c674:	07d2      	lsls	r2, r2, #31
 800c676:	d501      	bpl.n	800c67c <_printf_float+0x154>
 800c678:	3301      	adds	r3, #1
 800c67a:	6123      	str	r3, [r4, #16]
 800c67c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c680:	2b00      	cmp	r3, #0
 800c682:	d0a2      	beq.n	800c5ca <_printf_float+0xa2>
 800c684:	232d      	movs	r3, #45	@ 0x2d
 800c686:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c68a:	e79e      	b.n	800c5ca <_printf_float+0xa2>
 800c68c:	9a06      	ldr	r2, [sp, #24]
 800c68e:	2a47      	cmp	r2, #71	@ 0x47
 800c690:	d1c2      	bne.n	800c618 <_printf_float+0xf0>
 800c692:	2b00      	cmp	r3, #0
 800c694:	d1c0      	bne.n	800c618 <_printf_float+0xf0>
 800c696:	2301      	movs	r3, #1
 800c698:	e7bd      	b.n	800c616 <_printf_float+0xee>
 800c69a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c69e:	d9db      	bls.n	800c658 <_printf_float+0x130>
 800c6a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c6a4:	d118      	bne.n	800c6d8 <_printf_float+0x1b0>
 800c6a6:	2900      	cmp	r1, #0
 800c6a8:	6863      	ldr	r3, [r4, #4]
 800c6aa:	dd0b      	ble.n	800c6c4 <_printf_float+0x19c>
 800c6ac:	6121      	str	r1, [r4, #16]
 800c6ae:	b913      	cbnz	r3, 800c6b6 <_printf_float+0x18e>
 800c6b0:	6822      	ldr	r2, [r4, #0]
 800c6b2:	07d0      	lsls	r0, r2, #31
 800c6b4:	d502      	bpl.n	800c6bc <_printf_float+0x194>
 800c6b6:	3301      	adds	r3, #1
 800c6b8:	440b      	add	r3, r1
 800c6ba:	6123      	str	r3, [r4, #16]
 800c6bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c6be:	f04f 0900 	mov.w	r9, #0
 800c6c2:	e7db      	b.n	800c67c <_printf_float+0x154>
 800c6c4:	b913      	cbnz	r3, 800c6cc <_printf_float+0x1a4>
 800c6c6:	6822      	ldr	r2, [r4, #0]
 800c6c8:	07d2      	lsls	r2, r2, #31
 800c6ca:	d501      	bpl.n	800c6d0 <_printf_float+0x1a8>
 800c6cc:	3302      	adds	r3, #2
 800c6ce:	e7f4      	b.n	800c6ba <_printf_float+0x192>
 800c6d0:	2301      	movs	r3, #1
 800c6d2:	e7f2      	b.n	800c6ba <_printf_float+0x192>
 800c6d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c6d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6da:	4299      	cmp	r1, r3
 800c6dc:	db05      	blt.n	800c6ea <_printf_float+0x1c2>
 800c6de:	6823      	ldr	r3, [r4, #0]
 800c6e0:	6121      	str	r1, [r4, #16]
 800c6e2:	07d8      	lsls	r0, r3, #31
 800c6e4:	d5ea      	bpl.n	800c6bc <_printf_float+0x194>
 800c6e6:	1c4b      	adds	r3, r1, #1
 800c6e8:	e7e7      	b.n	800c6ba <_printf_float+0x192>
 800c6ea:	2900      	cmp	r1, #0
 800c6ec:	bfd4      	ite	le
 800c6ee:	f1c1 0202 	rsble	r2, r1, #2
 800c6f2:	2201      	movgt	r2, #1
 800c6f4:	4413      	add	r3, r2
 800c6f6:	e7e0      	b.n	800c6ba <_printf_float+0x192>
 800c6f8:	6823      	ldr	r3, [r4, #0]
 800c6fa:	055a      	lsls	r2, r3, #21
 800c6fc:	d407      	bmi.n	800c70e <_printf_float+0x1e6>
 800c6fe:	6923      	ldr	r3, [r4, #16]
 800c700:	4642      	mov	r2, r8
 800c702:	4631      	mov	r1, r6
 800c704:	4628      	mov	r0, r5
 800c706:	47b8      	blx	r7
 800c708:	3001      	adds	r0, #1
 800c70a:	d12b      	bne.n	800c764 <_printf_float+0x23c>
 800c70c:	e767      	b.n	800c5de <_printf_float+0xb6>
 800c70e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c712:	f240 80dd 	bls.w	800c8d0 <_printf_float+0x3a8>
 800c716:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c71a:	2200      	movs	r2, #0
 800c71c:	2300      	movs	r3, #0
 800c71e:	f7f4 f9d3 	bl	8000ac8 <__aeabi_dcmpeq>
 800c722:	2800      	cmp	r0, #0
 800c724:	d033      	beq.n	800c78e <_printf_float+0x266>
 800c726:	4a37      	ldr	r2, [pc, #220]	@ (800c804 <_printf_float+0x2dc>)
 800c728:	2301      	movs	r3, #1
 800c72a:	4631      	mov	r1, r6
 800c72c:	4628      	mov	r0, r5
 800c72e:	47b8      	blx	r7
 800c730:	3001      	adds	r0, #1
 800c732:	f43f af54 	beq.w	800c5de <_printf_float+0xb6>
 800c736:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c73a:	4543      	cmp	r3, r8
 800c73c:	db02      	blt.n	800c744 <_printf_float+0x21c>
 800c73e:	6823      	ldr	r3, [r4, #0]
 800c740:	07d8      	lsls	r0, r3, #31
 800c742:	d50f      	bpl.n	800c764 <_printf_float+0x23c>
 800c744:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c748:	4631      	mov	r1, r6
 800c74a:	4628      	mov	r0, r5
 800c74c:	47b8      	blx	r7
 800c74e:	3001      	adds	r0, #1
 800c750:	f43f af45 	beq.w	800c5de <_printf_float+0xb6>
 800c754:	f04f 0900 	mov.w	r9, #0
 800c758:	f108 38ff 	add.w	r8, r8, #4294967295
 800c75c:	f104 0a1a 	add.w	sl, r4, #26
 800c760:	45c8      	cmp	r8, r9
 800c762:	dc09      	bgt.n	800c778 <_printf_float+0x250>
 800c764:	6823      	ldr	r3, [r4, #0]
 800c766:	079b      	lsls	r3, r3, #30
 800c768:	f100 8103 	bmi.w	800c972 <_printf_float+0x44a>
 800c76c:	68e0      	ldr	r0, [r4, #12]
 800c76e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c770:	4298      	cmp	r0, r3
 800c772:	bfb8      	it	lt
 800c774:	4618      	movlt	r0, r3
 800c776:	e734      	b.n	800c5e2 <_printf_float+0xba>
 800c778:	2301      	movs	r3, #1
 800c77a:	4652      	mov	r2, sl
 800c77c:	4631      	mov	r1, r6
 800c77e:	4628      	mov	r0, r5
 800c780:	47b8      	blx	r7
 800c782:	3001      	adds	r0, #1
 800c784:	f43f af2b 	beq.w	800c5de <_printf_float+0xb6>
 800c788:	f109 0901 	add.w	r9, r9, #1
 800c78c:	e7e8      	b.n	800c760 <_printf_float+0x238>
 800c78e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c790:	2b00      	cmp	r3, #0
 800c792:	dc39      	bgt.n	800c808 <_printf_float+0x2e0>
 800c794:	4a1b      	ldr	r2, [pc, #108]	@ (800c804 <_printf_float+0x2dc>)
 800c796:	2301      	movs	r3, #1
 800c798:	4631      	mov	r1, r6
 800c79a:	4628      	mov	r0, r5
 800c79c:	47b8      	blx	r7
 800c79e:	3001      	adds	r0, #1
 800c7a0:	f43f af1d 	beq.w	800c5de <_printf_float+0xb6>
 800c7a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c7a8:	ea59 0303 	orrs.w	r3, r9, r3
 800c7ac:	d102      	bne.n	800c7b4 <_printf_float+0x28c>
 800c7ae:	6823      	ldr	r3, [r4, #0]
 800c7b0:	07d9      	lsls	r1, r3, #31
 800c7b2:	d5d7      	bpl.n	800c764 <_printf_float+0x23c>
 800c7b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7b8:	4631      	mov	r1, r6
 800c7ba:	4628      	mov	r0, r5
 800c7bc:	47b8      	blx	r7
 800c7be:	3001      	adds	r0, #1
 800c7c0:	f43f af0d 	beq.w	800c5de <_printf_float+0xb6>
 800c7c4:	f04f 0a00 	mov.w	sl, #0
 800c7c8:	f104 0b1a 	add.w	fp, r4, #26
 800c7cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7ce:	425b      	negs	r3, r3
 800c7d0:	4553      	cmp	r3, sl
 800c7d2:	dc01      	bgt.n	800c7d8 <_printf_float+0x2b0>
 800c7d4:	464b      	mov	r3, r9
 800c7d6:	e793      	b.n	800c700 <_printf_float+0x1d8>
 800c7d8:	2301      	movs	r3, #1
 800c7da:	465a      	mov	r2, fp
 800c7dc:	4631      	mov	r1, r6
 800c7de:	4628      	mov	r0, r5
 800c7e0:	47b8      	blx	r7
 800c7e2:	3001      	adds	r0, #1
 800c7e4:	f43f aefb 	beq.w	800c5de <_printf_float+0xb6>
 800c7e8:	f10a 0a01 	add.w	sl, sl, #1
 800c7ec:	e7ee      	b.n	800c7cc <_printf_float+0x2a4>
 800c7ee:	bf00      	nop
 800c7f0:	7fefffff 	.word	0x7fefffff
 800c7f4:	0800f154 	.word	0x0800f154
 800c7f8:	0800f158 	.word	0x0800f158
 800c7fc:	0800f15c 	.word	0x0800f15c
 800c800:	0800f160 	.word	0x0800f160
 800c804:	0800f164 	.word	0x0800f164
 800c808:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c80a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c80e:	4553      	cmp	r3, sl
 800c810:	bfa8      	it	ge
 800c812:	4653      	movge	r3, sl
 800c814:	2b00      	cmp	r3, #0
 800c816:	4699      	mov	r9, r3
 800c818:	dc36      	bgt.n	800c888 <_printf_float+0x360>
 800c81a:	f04f 0b00 	mov.w	fp, #0
 800c81e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c822:	f104 021a 	add.w	r2, r4, #26
 800c826:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c828:	9306      	str	r3, [sp, #24]
 800c82a:	eba3 0309 	sub.w	r3, r3, r9
 800c82e:	455b      	cmp	r3, fp
 800c830:	dc31      	bgt.n	800c896 <_printf_float+0x36e>
 800c832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c834:	459a      	cmp	sl, r3
 800c836:	dc3a      	bgt.n	800c8ae <_printf_float+0x386>
 800c838:	6823      	ldr	r3, [r4, #0]
 800c83a:	07da      	lsls	r2, r3, #31
 800c83c:	d437      	bmi.n	800c8ae <_printf_float+0x386>
 800c83e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c840:	ebaa 0903 	sub.w	r9, sl, r3
 800c844:	9b06      	ldr	r3, [sp, #24]
 800c846:	ebaa 0303 	sub.w	r3, sl, r3
 800c84a:	4599      	cmp	r9, r3
 800c84c:	bfa8      	it	ge
 800c84e:	4699      	movge	r9, r3
 800c850:	f1b9 0f00 	cmp.w	r9, #0
 800c854:	dc33      	bgt.n	800c8be <_printf_float+0x396>
 800c856:	f04f 0800 	mov.w	r8, #0
 800c85a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c85e:	f104 0b1a 	add.w	fp, r4, #26
 800c862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c864:	ebaa 0303 	sub.w	r3, sl, r3
 800c868:	eba3 0309 	sub.w	r3, r3, r9
 800c86c:	4543      	cmp	r3, r8
 800c86e:	f77f af79 	ble.w	800c764 <_printf_float+0x23c>
 800c872:	2301      	movs	r3, #1
 800c874:	465a      	mov	r2, fp
 800c876:	4631      	mov	r1, r6
 800c878:	4628      	mov	r0, r5
 800c87a:	47b8      	blx	r7
 800c87c:	3001      	adds	r0, #1
 800c87e:	f43f aeae 	beq.w	800c5de <_printf_float+0xb6>
 800c882:	f108 0801 	add.w	r8, r8, #1
 800c886:	e7ec      	b.n	800c862 <_printf_float+0x33a>
 800c888:	4642      	mov	r2, r8
 800c88a:	4631      	mov	r1, r6
 800c88c:	4628      	mov	r0, r5
 800c88e:	47b8      	blx	r7
 800c890:	3001      	adds	r0, #1
 800c892:	d1c2      	bne.n	800c81a <_printf_float+0x2f2>
 800c894:	e6a3      	b.n	800c5de <_printf_float+0xb6>
 800c896:	2301      	movs	r3, #1
 800c898:	4631      	mov	r1, r6
 800c89a:	4628      	mov	r0, r5
 800c89c:	9206      	str	r2, [sp, #24]
 800c89e:	47b8      	blx	r7
 800c8a0:	3001      	adds	r0, #1
 800c8a2:	f43f ae9c 	beq.w	800c5de <_printf_float+0xb6>
 800c8a6:	9a06      	ldr	r2, [sp, #24]
 800c8a8:	f10b 0b01 	add.w	fp, fp, #1
 800c8ac:	e7bb      	b.n	800c826 <_printf_float+0x2fe>
 800c8ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8b2:	4631      	mov	r1, r6
 800c8b4:	4628      	mov	r0, r5
 800c8b6:	47b8      	blx	r7
 800c8b8:	3001      	adds	r0, #1
 800c8ba:	d1c0      	bne.n	800c83e <_printf_float+0x316>
 800c8bc:	e68f      	b.n	800c5de <_printf_float+0xb6>
 800c8be:	9a06      	ldr	r2, [sp, #24]
 800c8c0:	464b      	mov	r3, r9
 800c8c2:	4442      	add	r2, r8
 800c8c4:	4631      	mov	r1, r6
 800c8c6:	4628      	mov	r0, r5
 800c8c8:	47b8      	blx	r7
 800c8ca:	3001      	adds	r0, #1
 800c8cc:	d1c3      	bne.n	800c856 <_printf_float+0x32e>
 800c8ce:	e686      	b.n	800c5de <_printf_float+0xb6>
 800c8d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c8d4:	f1ba 0f01 	cmp.w	sl, #1
 800c8d8:	dc01      	bgt.n	800c8de <_printf_float+0x3b6>
 800c8da:	07db      	lsls	r3, r3, #31
 800c8dc:	d536      	bpl.n	800c94c <_printf_float+0x424>
 800c8de:	2301      	movs	r3, #1
 800c8e0:	4642      	mov	r2, r8
 800c8e2:	4631      	mov	r1, r6
 800c8e4:	4628      	mov	r0, r5
 800c8e6:	47b8      	blx	r7
 800c8e8:	3001      	adds	r0, #1
 800c8ea:	f43f ae78 	beq.w	800c5de <_printf_float+0xb6>
 800c8ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8f2:	4631      	mov	r1, r6
 800c8f4:	4628      	mov	r0, r5
 800c8f6:	47b8      	blx	r7
 800c8f8:	3001      	adds	r0, #1
 800c8fa:	f43f ae70 	beq.w	800c5de <_printf_float+0xb6>
 800c8fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c902:	2200      	movs	r2, #0
 800c904:	2300      	movs	r3, #0
 800c906:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c90a:	f7f4 f8dd 	bl	8000ac8 <__aeabi_dcmpeq>
 800c90e:	b9c0      	cbnz	r0, 800c942 <_printf_float+0x41a>
 800c910:	4653      	mov	r3, sl
 800c912:	f108 0201 	add.w	r2, r8, #1
 800c916:	4631      	mov	r1, r6
 800c918:	4628      	mov	r0, r5
 800c91a:	47b8      	blx	r7
 800c91c:	3001      	adds	r0, #1
 800c91e:	d10c      	bne.n	800c93a <_printf_float+0x412>
 800c920:	e65d      	b.n	800c5de <_printf_float+0xb6>
 800c922:	2301      	movs	r3, #1
 800c924:	465a      	mov	r2, fp
 800c926:	4631      	mov	r1, r6
 800c928:	4628      	mov	r0, r5
 800c92a:	47b8      	blx	r7
 800c92c:	3001      	adds	r0, #1
 800c92e:	f43f ae56 	beq.w	800c5de <_printf_float+0xb6>
 800c932:	f108 0801 	add.w	r8, r8, #1
 800c936:	45d0      	cmp	r8, sl
 800c938:	dbf3      	blt.n	800c922 <_printf_float+0x3fa>
 800c93a:	464b      	mov	r3, r9
 800c93c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c940:	e6df      	b.n	800c702 <_printf_float+0x1da>
 800c942:	f04f 0800 	mov.w	r8, #0
 800c946:	f104 0b1a 	add.w	fp, r4, #26
 800c94a:	e7f4      	b.n	800c936 <_printf_float+0x40e>
 800c94c:	2301      	movs	r3, #1
 800c94e:	4642      	mov	r2, r8
 800c950:	e7e1      	b.n	800c916 <_printf_float+0x3ee>
 800c952:	2301      	movs	r3, #1
 800c954:	464a      	mov	r2, r9
 800c956:	4631      	mov	r1, r6
 800c958:	4628      	mov	r0, r5
 800c95a:	47b8      	blx	r7
 800c95c:	3001      	adds	r0, #1
 800c95e:	f43f ae3e 	beq.w	800c5de <_printf_float+0xb6>
 800c962:	f108 0801 	add.w	r8, r8, #1
 800c966:	68e3      	ldr	r3, [r4, #12]
 800c968:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c96a:	1a5b      	subs	r3, r3, r1
 800c96c:	4543      	cmp	r3, r8
 800c96e:	dcf0      	bgt.n	800c952 <_printf_float+0x42a>
 800c970:	e6fc      	b.n	800c76c <_printf_float+0x244>
 800c972:	f04f 0800 	mov.w	r8, #0
 800c976:	f104 0919 	add.w	r9, r4, #25
 800c97a:	e7f4      	b.n	800c966 <_printf_float+0x43e>

0800c97c <_printf_common>:
 800c97c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c980:	4616      	mov	r6, r2
 800c982:	4698      	mov	r8, r3
 800c984:	688a      	ldr	r2, [r1, #8]
 800c986:	690b      	ldr	r3, [r1, #16]
 800c988:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c98c:	4293      	cmp	r3, r2
 800c98e:	bfb8      	it	lt
 800c990:	4613      	movlt	r3, r2
 800c992:	6033      	str	r3, [r6, #0]
 800c994:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c998:	4607      	mov	r7, r0
 800c99a:	460c      	mov	r4, r1
 800c99c:	b10a      	cbz	r2, 800c9a2 <_printf_common+0x26>
 800c99e:	3301      	adds	r3, #1
 800c9a0:	6033      	str	r3, [r6, #0]
 800c9a2:	6823      	ldr	r3, [r4, #0]
 800c9a4:	0699      	lsls	r1, r3, #26
 800c9a6:	bf42      	ittt	mi
 800c9a8:	6833      	ldrmi	r3, [r6, #0]
 800c9aa:	3302      	addmi	r3, #2
 800c9ac:	6033      	strmi	r3, [r6, #0]
 800c9ae:	6825      	ldr	r5, [r4, #0]
 800c9b0:	f015 0506 	ands.w	r5, r5, #6
 800c9b4:	d106      	bne.n	800c9c4 <_printf_common+0x48>
 800c9b6:	f104 0a19 	add.w	sl, r4, #25
 800c9ba:	68e3      	ldr	r3, [r4, #12]
 800c9bc:	6832      	ldr	r2, [r6, #0]
 800c9be:	1a9b      	subs	r3, r3, r2
 800c9c0:	42ab      	cmp	r3, r5
 800c9c2:	dc26      	bgt.n	800ca12 <_printf_common+0x96>
 800c9c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c9c8:	6822      	ldr	r2, [r4, #0]
 800c9ca:	3b00      	subs	r3, #0
 800c9cc:	bf18      	it	ne
 800c9ce:	2301      	movne	r3, #1
 800c9d0:	0692      	lsls	r2, r2, #26
 800c9d2:	d42b      	bmi.n	800ca2c <_printf_common+0xb0>
 800c9d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c9d8:	4641      	mov	r1, r8
 800c9da:	4638      	mov	r0, r7
 800c9dc:	47c8      	blx	r9
 800c9de:	3001      	adds	r0, #1
 800c9e0:	d01e      	beq.n	800ca20 <_printf_common+0xa4>
 800c9e2:	6823      	ldr	r3, [r4, #0]
 800c9e4:	6922      	ldr	r2, [r4, #16]
 800c9e6:	f003 0306 	and.w	r3, r3, #6
 800c9ea:	2b04      	cmp	r3, #4
 800c9ec:	bf02      	ittt	eq
 800c9ee:	68e5      	ldreq	r5, [r4, #12]
 800c9f0:	6833      	ldreq	r3, [r6, #0]
 800c9f2:	1aed      	subeq	r5, r5, r3
 800c9f4:	68a3      	ldr	r3, [r4, #8]
 800c9f6:	bf0c      	ite	eq
 800c9f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c9fc:	2500      	movne	r5, #0
 800c9fe:	4293      	cmp	r3, r2
 800ca00:	bfc4      	itt	gt
 800ca02:	1a9b      	subgt	r3, r3, r2
 800ca04:	18ed      	addgt	r5, r5, r3
 800ca06:	2600      	movs	r6, #0
 800ca08:	341a      	adds	r4, #26
 800ca0a:	42b5      	cmp	r5, r6
 800ca0c:	d11a      	bne.n	800ca44 <_printf_common+0xc8>
 800ca0e:	2000      	movs	r0, #0
 800ca10:	e008      	b.n	800ca24 <_printf_common+0xa8>
 800ca12:	2301      	movs	r3, #1
 800ca14:	4652      	mov	r2, sl
 800ca16:	4641      	mov	r1, r8
 800ca18:	4638      	mov	r0, r7
 800ca1a:	47c8      	blx	r9
 800ca1c:	3001      	adds	r0, #1
 800ca1e:	d103      	bne.n	800ca28 <_printf_common+0xac>
 800ca20:	f04f 30ff 	mov.w	r0, #4294967295
 800ca24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca28:	3501      	adds	r5, #1
 800ca2a:	e7c6      	b.n	800c9ba <_printf_common+0x3e>
 800ca2c:	18e1      	adds	r1, r4, r3
 800ca2e:	1c5a      	adds	r2, r3, #1
 800ca30:	2030      	movs	r0, #48	@ 0x30
 800ca32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ca36:	4422      	add	r2, r4
 800ca38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ca3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ca40:	3302      	adds	r3, #2
 800ca42:	e7c7      	b.n	800c9d4 <_printf_common+0x58>
 800ca44:	2301      	movs	r3, #1
 800ca46:	4622      	mov	r2, r4
 800ca48:	4641      	mov	r1, r8
 800ca4a:	4638      	mov	r0, r7
 800ca4c:	47c8      	blx	r9
 800ca4e:	3001      	adds	r0, #1
 800ca50:	d0e6      	beq.n	800ca20 <_printf_common+0xa4>
 800ca52:	3601      	adds	r6, #1
 800ca54:	e7d9      	b.n	800ca0a <_printf_common+0x8e>
	...

0800ca58 <_printf_i>:
 800ca58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca5c:	7e0f      	ldrb	r7, [r1, #24]
 800ca5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ca60:	2f78      	cmp	r7, #120	@ 0x78
 800ca62:	4691      	mov	r9, r2
 800ca64:	4680      	mov	r8, r0
 800ca66:	460c      	mov	r4, r1
 800ca68:	469a      	mov	sl, r3
 800ca6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ca6e:	d807      	bhi.n	800ca80 <_printf_i+0x28>
 800ca70:	2f62      	cmp	r7, #98	@ 0x62
 800ca72:	d80a      	bhi.n	800ca8a <_printf_i+0x32>
 800ca74:	2f00      	cmp	r7, #0
 800ca76:	f000 80d2 	beq.w	800cc1e <_printf_i+0x1c6>
 800ca7a:	2f58      	cmp	r7, #88	@ 0x58
 800ca7c:	f000 80b9 	beq.w	800cbf2 <_printf_i+0x19a>
 800ca80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ca84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ca88:	e03a      	b.n	800cb00 <_printf_i+0xa8>
 800ca8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ca8e:	2b15      	cmp	r3, #21
 800ca90:	d8f6      	bhi.n	800ca80 <_printf_i+0x28>
 800ca92:	a101      	add	r1, pc, #4	@ (adr r1, 800ca98 <_printf_i+0x40>)
 800ca94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ca98:	0800caf1 	.word	0x0800caf1
 800ca9c:	0800cb05 	.word	0x0800cb05
 800caa0:	0800ca81 	.word	0x0800ca81
 800caa4:	0800ca81 	.word	0x0800ca81
 800caa8:	0800ca81 	.word	0x0800ca81
 800caac:	0800ca81 	.word	0x0800ca81
 800cab0:	0800cb05 	.word	0x0800cb05
 800cab4:	0800ca81 	.word	0x0800ca81
 800cab8:	0800ca81 	.word	0x0800ca81
 800cabc:	0800ca81 	.word	0x0800ca81
 800cac0:	0800ca81 	.word	0x0800ca81
 800cac4:	0800cc05 	.word	0x0800cc05
 800cac8:	0800cb2f 	.word	0x0800cb2f
 800cacc:	0800cbbf 	.word	0x0800cbbf
 800cad0:	0800ca81 	.word	0x0800ca81
 800cad4:	0800ca81 	.word	0x0800ca81
 800cad8:	0800cc27 	.word	0x0800cc27
 800cadc:	0800ca81 	.word	0x0800ca81
 800cae0:	0800cb2f 	.word	0x0800cb2f
 800cae4:	0800ca81 	.word	0x0800ca81
 800cae8:	0800ca81 	.word	0x0800ca81
 800caec:	0800cbc7 	.word	0x0800cbc7
 800caf0:	6833      	ldr	r3, [r6, #0]
 800caf2:	1d1a      	adds	r2, r3, #4
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	6032      	str	r2, [r6, #0]
 800caf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cafc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cb00:	2301      	movs	r3, #1
 800cb02:	e09d      	b.n	800cc40 <_printf_i+0x1e8>
 800cb04:	6833      	ldr	r3, [r6, #0]
 800cb06:	6820      	ldr	r0, [r4, #0]
 800cb08:	1d19      	adds	r1, r3, #4
 800cb0a:	6031      	str	r1, [r6, #0]
 800cb0c:	0606      	lsls	r6, r0, #24
 800cb0e:	d501      	bpl.n	800cb14 <_printf_i+0xbc>
 800cb10:	681d      	ldr	r5, [r3, #0]
 800cb12:	e003      	b.n	800cb1c <_printf_i+0xc4>
 800cb14:	0645      	lsls	r5, r0, #25
 800cb16:	d5fb      	bpl.n	800cb10 <_printf_i+0xb8>
 800cb18:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cb1c:	2d00      	cmp	r5, #0
 800cb1e:	da03      	bge.n	800cb28 <_printf_i+0xd0>
 800cb20:	232d      	movs	r3, #45	@ 0x2d
 800cb22:	426d      	negs	r5, r5
 800cb24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb28:	4859      	ldr	r0, [pc, #356]	@ (800cc90 <_printf_i+0x238>)
 800cb2a:	230a      	movs	r3, #10
 800cb2c:	e011      	b.n	800cb52 <_printf_i+0xfa>
 800cb2e:	6821      	ldr	r1, [r4, #0]
 800cb30:	6833      	ldr	r3, [r6, #0]
 800cb32:	0608      	lsls	r0, r1, #24
 800cb34:	f853 5b04 	ldr.w	r5, [r3], #4
 800cb38:	d402      	bmi.n	800cb40 <_printf_i+0xe8>
 800cb3a:	0649      	lsls	r1, r1, #25
 800cb3c:	bf48      	it	mi
 800cb3e:	b2ad      	uxthmi	r5, r5
 800cb40:	2f6f      	cmp	r7, #111	@ 0x6f
 800cb42:	4853      	ldr	r0, [pc, #332]	@ (800cc90 <_printf_i+0x238>)
 800cb44:	6033      	str	r3, [r6, #0]
 800cb46:	bf14      	ite	ne
 800cb48:	230a      	movne	r3, #10
 800cb4a:	2308      	moveq	r3, #8
 800cb4c:	2100      	movs	r1, #0
 800cb4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cb52:	6866      	ldr	r6, [r4, #4]
 800cb54:	60a6      	str	r6, [r4, #8]
 800cb56:	2e00      	cmp	r6, #0
 800cb58:	bfa2      	ittt	ge
 800cb5a:	6821      	ldrge	r1, [r4, #0]
 800cb5c:	f021 0104 	bicge.w	r1, r1, #4
 800cb60:	6021      	strge	r1, [r4, #0]
 800cb62:	b90d      	cbnz	r5, 800cb68 <_printf_i+0x110>
 800cb64:	2e00      	cmp	r6, #0
 800cb66:	d04b      	beq.n	800cc00 <_printf_i+0x1a8>
 800cb68:	4616      	mov	r6, r2
 800cb6a:	fbb5 f1f3 	udiv	r1, r5, r3
 800cb6e:	fb03 5711 	mls	r7, r3, r1, r5
 800cb72:	5dc7      	ldrb	r7, [r0, r7]
 800cb74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cb78:	462f      	mov	r7, r5
 800cb7a:	42bb      	cmp	r3, r7
 800cb7c:	460d      	mov	r5, r1
 800cb7e:	d9f4      	bls.n	800cb6a <_printf_i+0x112>
 800cb80:	2b08      	cmp	r3, #8
 800cb82:	d10b      	bne.n	800cb9c <_printf_i+0x144>
 800cb84:	6823      	ldr	r3, [r4, #0]
 800cb86:	07df      	lsls	r7, r3, #31
 800cb88:	d508      	bpl.n	800cb9c <_printf_i+0x144>
 800cb8a:	6923      	ldr	r3, [r4, #16]
 800cb8c:	6861      	ldr	r1, [r4, #4]
 800cb8e:	4299      	cmp	r1, r3
 800cb90:	bfde      	ittt	le
 800cb92:	2330      	movle	r3, #48	@ 0x30
 800cb94:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cb98:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cb9c:	1b92      	subs	r2, r2, r6
 800cb9e:	6122      	str	r2, [r4, #16]
 800cba0:	f8cd a000 	str.w	sl, [sp]
 800cba4:	464b      	mov	r3, r9
 800cba6:	aa03      	add	r2, sp, #12
 800cba8:	4621      	mov	r1, r4
 800cbaa:	4640      	mov	r0, r8
 800cbac:	f7ff fee6 	bl	800c97c <_printf_common>
 800cbb0:	3001      	adds	r0, #1
 800cbb2:	d14a      	bne.n	800cc4a <_printf_i+0x1f2>
 800cbb4:	f04f 30ff 	mov.w	r0, #4294967295
 800cbb8:	b004      	add	sp, #16
 800cbba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbbe:	6823      	ldr	r3, [r4, #0]
 800cbc0:	f043 0320 	orr.w	r3, r3, #32
 800cbc4:	6023      	str	r3, [r4, #0]
 800cbc6:	4833      	ldr	r0, [pc, #204]	@ (800cc94 <_printf_i+0x23c>)
 800cbc8:	2778      	movs	r7, #120	@ 0x78
 800cbca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cbce:	6823      	ldr	r3, [r4, #0]
 800cbd0:	6831      	ldr	r1, [r6, #0]
 800cbd2:	061f      	lsls	r7, r3, #24
 800cbd4:	f851 5b04 	ldr.w	r5, [r1], #4
 800cbd8:	d402      	bmi.n	800cbe0 <_printf_i+0x188>
 800cbda:	065f      	lsls	r7, r3, #25
 800cbdc:	bf48      	it	mi
 800cbde:	b2ad      	uxthmi	r5, r5
 800cbe0:	6031      	str	r1, [r6, #0]
 800cbe2:	07d9      	lsls	r1, r3, #31
 800cbe4:	bf44      	itt	mi
 800cbe6:	f043 0320 	orrmi.w	r3, r3, #32
 800cbea:	6023      	strmi	r3, [r4, #0]
 800cbec:	b11d      	cbz	r5, 800cbf6 <_printf_i+0x19e>
 800cbee:	2310      	movs	r3, #16
 800cbf0:	e7ac      	b.n	800cb4c <_printf_i+0xf4>
 800cbf2:	4827      	ldr	r0, [pc, #156]	@ (800cc90 <_printf_i+0x238>)
 800cbf4:	e7e9      	b.n	800cbca <_printf_i+0x172>
 800cbf6:	6823      	ldr	r3, [r4, #0]
 800cbf8:	f023 0320 	bic.w	r3, r3, #32
 800cbfc:	6023      	str	r3, [r4, #0]
 800cbfe:	e7f6      	b.n	800cbee <_printf_i+0x196>
 800cc00:	4616      	mov	r6, r2
 800cc02:	e7bd      	b.n	800cb80 <_printf_i+0x128>
 800cc04:	6833      	ldr	r3, [r6, #0]
 800cc06:	6825      	ldr	r5, [r4, #0]
 800cc08:	6961      	ldr	r1, [r4, #20]
 800cc0a:	1d18      	adds	r0, r3, #4
 800cc0c:	6030      	str	r0, [r6, #0]
 800cc0e:	062e      	lsls	r6, r5, #24
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	d501      	bpl.n	800cc18 <_printf_i+0x1c0>
 800cc14:	6019      	str	r1, [r3, #0]
 800cc16:	e002      	b.n	800cc1e <_printf_i+0x1c6>
 800cc18:	0668      	lsls	r0, r5, #25
 800cc1a:	d5fb      	bpl.n	800cc14 <_printf_i+0x1bc>
 800cc1c:	8019      	strh	r1, [r3, #0]
 800cc1e:	2300      	movs	r3, #0
 800cc20:	6123      	str	r3, [r4, #16]
 800cc22:	4616      	mov	r6, r2
 800cc24:	e7bc      	b.n	800cba0 <_printf_i+0x148>
 800cc26:	6833      	ldr	r3, [r6, #0]
 800cc28:	1d1a      	adds	r2, r3, #4
 800cc2a:	6032      	str	r2, [r6, #0]
 800cc2c:	681e      	ldr	r6, [r3, #0]
 800cc2e:	6862      	ldr	r2, [r4, #4]
 800cc30:	2100      	movs	r1, #0
 800cc32:	4630      	mov	r0, r6
 800cc34:	f7f3 facc 	bl	80001d0 <memchr>
 800cc38:	b108      	cbz	r0, 800cc3e <_printf_i+0x1e6>
 800cc3a:	1b80      	subs	r0, r0, r6
 800cc3c:	6060      	str	r0, [r4, #4]
 800cc3e:	6863      	ldr	r3, [r4, #4]
 800cc40:	6123      	str	r3, [r4, #16]
 800cc42:	2300      	movs	r3, #0
 800cc44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc48:	e7aa      	b.n	800cba0 <_printf_i+0x148>
 800cc4a:	6923      	ldr	r3, [r4, #16]
 800cc4c:	4632      	mov	r2, r6
 800cc4e:	4649      	mov	r1, r9
 800cc50:	4640      	mov	r0, r8
 800cc52:	47d0      	blx	sl
 800cc54:	3001      	adds	r0, #1
 800cc56:	d0ad      	beq.n	800cbb4 <_printf_i+0x15c>
 800cc58:	6823      	ldr	r3, [r4, #0]
 800cc5a:	079b      	lsls	r3, r3, #30
 800cc5c:	d413      	bmi.n	800cc86 <_printf_i+0x22e>
 800cc5e:	68e0      	ldr	r0, [r4, #12]
 800cc60:	9b03      	ldr	r3, [sp, #12]
 800cc62:	4298      	cmp	r0, r3
 800cc64:	bfb8      	it	lt
 800cc66:	4618      	movlt	r0, r3
 800cc68:	e7a6      	b.n	800cbb8 <_printf_i+0x160>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	4632      	mov	r2, r6
 800cc6e:	4649      	mov	r1, r9
 800cc70:	4640      	mov	r0, r8
 800cc72:	47d0      	blx	sl
 800cc74:	3001      	adds	r0, #1
 800cc76:	d09d      	beq.n	800cbb4 <_printf_i+0x15c>
 800cc78:	3501      	adds	r5, #1
 800cc7a:	68e3      	ldr	r3, [r4, #12]
 800cc7c:	9903      	ldr	r1, [sp, #12]
 800cc7e:	1a5b      	subs	r3, r3, r1
 800cc80:	42ab      	cmp	r3, r5
 800cc82:	dcf2      	bgt.n	800cc6a <_printf_i+0x212>
 800cc84:	e7eb      	b.n	800cc5e <_printf_i+0x206>
 800cc86:	2500      	movs	r5, #0
 800cc88:	f104 0619 	add.w	r6, r4, #25
 800cc8c:	e7f5      	b.n	800cc7a <_printf_i+0x222>
 800cc8e:	bf00      	nop
 800cc90:	0800f166 	.word	0x0800f166
 800cc94:	0800f177 	.word	0x0800f177

0800cc98 <std>:
 800cc98:	2300      	movs	r3, #0
 800cc9a:	b510      	push	{r4, lr}
 800cc9c:	4604      	mov	r4, r0
 800cc9e:	e9c0 3300 	strd	r3, r3, [r0]
 800cca2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cca6:	6083      	str	r3, [r0, #8]
 800cca8:	8181      	strh	r1, [r0, #12]
 800ccaa:	6643      	str	r3, [r0, #100]	@ 0x64
 800ccac:	81c2      	strh	r2, [r0, #14]
 800ccae:	6183      	str	r3, [r0, #24]
 800ccb0:	4619      	mov	r1, r3
 800ccb2:	2208      	movs	r2, #8
 800ccb4:	305c      	adds	r0, #92	@ 0x5c
 800ccb6:	f000 f9f9 	bl	800d0ac <memset>
 800ccba:	4b0d      	ldr	r3, [pc, #52]	@ (800ccf0 <std+0x58>)
 800ccbc:	6263      	str	r3, [r4, #36]	@ 0x24
 800ccbe:	4b0d      	ldr	r3, [pc, #52]	@ (800ccf4 <std+0x5c>)
 800ccc0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ccc2:	4b0d      	ldr	r3, [pc, #52]	@ (800ccf8 <std+0x60>)
 800ccc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ccc6:	4b0d      	ldr	r3, [pc, #52]	@ (800ccfc <std+0x64>)
 800ccc8:	6323      	str	r3, [r4, #48]	@ 0x30
 800ccca:	4b0d      	ldr	r3, [pc, #52]	@ (800cd00 <std+0x68>)
 800cccc:	6224      	str	r4, [r4, #32]
 800ccce:	429c      	cmp	r4, r3
 800ccd0:	d006      	beq.n	800cce0 <std+0x48>
 800ccd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ccd6:	4294      	cmp	r4, r2
 800ccd8:	d002      	beq.n	800cce0 <std+0x48>
 800ccda:	33d0      	adds	r3, #208	@ 0xd0
 800ccdc:	429c      	cmp	r4, r3
 800ccde:	d105      	bne.n	800ccec <std+0x54>
 800cce0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cce8:	f000 ba5c 	b.w	800d1a4 <__retarget_lock_init_recursive>
 800ccec:	bd10      	pop	{r4, pc}
 800ccee:	bf00      	nop
 800ccf0:	0800cefd 	.word	0x0800cefd
 800ccf4:	0800cf1f 	.word	0x0800cf1f
 800ccf8:	0800cf57 	.word	0x0800cf57
 800ccfc:	0800cf7b 	.word	0x0800cf7b
 800cd00:	20003218 	.word	0x20003218

0800cd04 <stdio_exit_handler>:
 800cd04:	4a02      	ldr	r2, [pc, #8]	@ (800cd10 <stdio_exit_handler+0xc>)
 800cd06:	4903      	ldr	r1, [pc, #12]	@ (800cd14 <stdio_exit_handler+0x10>)
 800cd08:	4803      	ldr	r0, [pc, #12]	@ (800cd18 <stdio_exit_handler+0x14>)
 800cd0a:	f000 b869 	b.w	800cde0 <_fwalk_sglue>
 800cd0e:	bf00      	nop
 800cd10:	2000005c 	.word	0x2000005c
 800cd14:	0800eaf1 	.word	0x0800eaf1
 800cd18:	2000006c 	.word	0x2000006c

0800cd1c <cleanup_stdio>:
 800cd1c:	6841      	ldr	r1, [r0, #4]
 800cd1e:	4b0c      	ldr	r3, [pc, #48]	@ (800cd50 <cleanup_stdio+0x34>)
 800cd20:	4299      	cmp	r1, r3
 800cd22:	b510      	push	{r4, lr}
 800cd24:	4604      	mov	r4, r0
 800cd26:	d001      	beq.n	800cd2c <cleanup_stdio+0x10>
 800cd28:	f001 fee2 	bl	800eaf0 <_fflush_r>
 800cd2c:	68a1      	ldr	r1, [r4, #8]
 800cd2e:	4b09      	ldr	r3, [pc, #36]	@ (800cd54 <cleanup_stdio+0x38>)
 800cd30:	4299      	cmp	r1, r3
 800cd32:	d002      	beq.n	800cd3a <cleanup_stdio+0x1e>
 800cd34:	4620      	mov	r0, r4
 800cd36:	f001 fedb 	bl	800eaf0 <_fflush_r>
 800cd3a:	68e1      	ldr	r1, [r4, #12]
 800cd3c:	4b06      	ldr	r3, [pc, #24]	@ (800cd58 <cleanup_stdio+0x3c>)
 800cd3e:	4299      	cmp	r1, r3
 800cd40:	d004      	beq.n	800cd4c <cleanup_stdio+0x30>
 800cd42:	4620      	mov	r0, r4
 800cd44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd48:	f001 bed2 	b.w	800eaf0 <_fflush_r>
 800cd4c:	bd10      	pop	{r4, pc}
 800cd4e:	bf00      	nop
 800cd50:	20003218 	.word	0x20003218
 800cd54:	20003280 	.word	0x20003280
 800cd58:	200032e8 	.word	0x200032e8

0800cd5c <global_stdio_init.part.0>:
 800cd5c:	b510      	push	{r4, lr}
 800cd5e:	4b0b      	ldr	r3, [pc, #44]	@ (800cd8c <global_stdio_init.part.0+0x30>)
 800cd60:	4c0b      	ldr	r4, [pc, #44]	@ (800cd90 <global_stdio_init.part.0+0x34>)
 800cd62:	4a0c      	ldr	r2, [pc, #48]	@ (800cd94 <global_stdio_init.part.0+0x38>)
 800cd64:	601a      	str	r2, [r3, #0]
 800cd66:	4620      	mov	r0, r4
 800cd68:	2200      	movs	r2, #0
 800cd6a:	2104      	movs	r1, #4
 800cd6c:	f7ff ff94 	bl	800cc98 <std>
 800cd70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cd74:	2201      	movs	r2, #1
 800cd76:	2109      	movs	r1, #9
 800cd78:	f7ff ff8e 	bl	800cc98 <std>
 800cd7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cd80:	2202      	movs	r2, #2
 800cd82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd86:	2112      	movs	r1, #18
 800cd88:	f7ff bf86 	b.w	800cc98 <std>
 800cd8c:	20003350 	.word	0x20003350
 800cd90:	20003218 	.word	0x20003218
 800cd94:	0800cd05 	.word	0x0800cd05

0800cd98 <__sfp_lock_acquire>:
 800cd98:	4801      	ldr	r0, [pc, #4]	@ (800cda0 <__sfp_lock_acquire+0x8>)
 800cd9a:	f000 ba04 	b.w	800d1a6 <__retarget_lock_acquire_recursive>
 800cd9e:	bf00      	nop
 800cda0:	20003359 	.word	0x20003359

0800cda4 <__sfp_lock_release>:
 800cda4:	4801      	ldr	r0, [pc, #4]	@ (800cdac <__sfp_lock_release+0x8>)
 800cda6:	f000 b9ff 	b.w	800d1a8 <__retarget_lock_release_recursive>
 800cdaa:	bf00      	nop
 800cdac:	20003359 	.word	0x20003359

0800cdb0 <__sinit>:
 800cdb0:	b510      	push	{r4, lr}
 800cdb2:	4604      	mov	r4, r0
 800cdb4:	f7ff fff0 	bl	800cd98 <__sfp_lock_acquire>
 800cdb8:	6a23      	ldr	r3, [r4, #32]
 800cdba:	b11b      	cbz	r3, 800cdc4 <__sinit+0x14>
 800cdbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cdc0:	f7ff bff0 	b.w	800cda4 <__sfp_lock_release>
 800cdc4:	4b04      	ldr	r3, [pc, #16]	@ (800cdd8 <__sinit+0x28>)
 800cdc6:	6223      	str	r3, [r4, #32]
 800cdc8:	4b04      	ldr	r3, [pc, #16]	@ (800cddc <__sinit+0x2c>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d1f5      	bne.n	800cdbc <__sinit+0xc>
 800cdd0:	f7ff ffc4 	bl	800cd5c <global_stdio_init.part.0>
 800cdd4:	e7f2      	b.n	800cdbc <__sinit+0xc>
 800cdd6:	bf00      	nop
 800cdd8:	0800cd1d 	.word	0x0800cd1d
 800cddc:	20003350 	.word	0x20003350

0800cde0 <_fwalk_sglue>:
 800cde0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cde4:	4607      	mov	r7, r0
 800cde6:	4688      	mov	r8, r1
 800cde8:	4614      	mov	r4, r2
 800cdea:	2600      	movs	r6, #0
 800cdec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cdf0:	f1b9 0901 	subs.w	r9, r9, #1
 800cdf4:	d505      	bpl.n	800ce02 <_fwalk_sglue+0x22>
 800cdf6:	6824      	ldr	r4, [r4, #0]
 800cdf8:	2c00      	cmp	r4, #0
 800cdfa:	d1f7      	bne.n	800cdec <_fwalk_sglue+0xc>
 800cdfc:	4630      	mov	r0, r6
 800cdfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce02:	89ab      	ldrh	r3, [r5, #12]
 800ce04:	2b01      	cmp	r3, #1
 800ce06:	d907      	bls.n	800ce18 <_fwalk_sglue+0x38>
 800ce08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ce0c:	3301      	adds	r3, #1
 800ce0e:	d003      	beq.n	800ce18 <_fwalk_sglue+0x38>
 800ce10:	4629      	mov	r1, r5
 800ce12:	4638      	mov	r0, r7
 800ce14:	47c0      	blx	r8
 800ce16:	4306      	orrs	r6, r0
 800ce18:	3568      	adds	r5, #104	@ 0x68
 800ce1a:	e7e9      	b.n	800cdf0 <_fwalk_sglue+0x10>

0800ce1c <iprintf>:
 800ce1c:	b40f      	push	{r0, r1, r2, r3}
 800ce1e:	b507      	push	{r0, r1, r2, lr}
 800ce20:	4906      	ldr	r1, [pc, #24]	@ (800ce3c <iprintf+0x20>)
 800ce22:	ab04      	add	r3, sp, #16
 800ce24:	6808      	ldr	r0, [r1, #0]
 800ce26:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce2a:	6881      	ldr	r1, [r0, #8]
 800ce2c:	9301      	str	r3, [sp, #4]
 800ce2e:	f001 fcc3 	bl	800e7b8 <_vfiprintf_r>
 800ce32:	b003      	add	sp, #12
 800ce34:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce38:	b004      	add	sp, #16
 800ce3a:	4770      	bx	lr
 800ce3c:	20000068 	.word	0x20000068

0800ce40 <_puts_r>:
 800ce40:	6a03      	ldr	r3, [r0, #32]
 800ce42:	b570      	push	{r4, r5, r6, lr}
 800ce44:	6884      	ldr	r4, [r0, #8]
 800ce46:	4605      	mov	r5, r0
 800ce48:	460e      	mov	r6, r1
 800ce4a:	b90b      	cbnz	r3, 800ce50 <_puts_r+0x10>
 800ce4c:	f7ff ffb0 	bl	800cdb0 <__sinit>
 800ce50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce52:	07db      	lsls	r3, r3, #31
 800ce54:	d405      	bmi.n	800ce62 <_puts_r+0x22>
 800ce56:	89a3      	ldrh	r3, [r4, #12]
 800ce58:	0598      	lsls	r0, r3, #22
 800ce5a:	d402      	bmi.n	800ce62 <_puts_r+0x22>
 800ce5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce5e:	f000 f9a2 	bl	800d1a6 <__retarget_lock_acquire_recursive>
 800ce62:	89a3      	ldrh	r3, [r4, #12]
 800ce64:	0719      	lsls	r1, r3, #28
 800ce66:	d502      	bpl.n	800ce6e <_puts_r+0x2e>
 800ce68:	6923      	ldr	r3, [r4, #16]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d135      	bne.n	800ceda <_puts_r+0x9a>
 800ce6e:	4621      	mov	r1, r4
 800ce70:	4628      	mov	r0, r5
 800ce72:	f000 f8c5 	bl	800d000 <__swsetup_r>
 800ce76:	b380      	cbz	r0, 800ceda <_puts_r+0x9a>
 800ce78:	f04f 35ff 	mov.w	r5, #4294967295
 800ce7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce7e:	07da      	lsls	r2, r3, #31
 800ce80:	d405      	bmi.n	800ce8e <_puts_r+0x4e>
 800ce82:	89a3      	ldrh	r3, [r4, #12]
 800ce84:	059b      	lsls	r3, r3, #22
 800ce86:	d402      	bmi.n	800ce8e <_puts_r+0x4e>
 800ce88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce8a:	f000 f98d 	bl	800d1a8 <__retarget_lock_release_recursive>
 800ce8e:	4628      	mov	r0, r5
 800ce90:	bd70      	pop	{r4, r5, r6, pc}
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	da04      	bge.n	800cea0 <_puts_r+0x60>
 800ce96:	69a2      	ldr	r2, [r4, #24]
 800ce98:	429a      	cmp	r2, r3
 800ce9a:	dc17      	bgt.n	800cecc <_puts_r+0x8c>
 800ce9c:	290a      	cmp	r1, #10
 800ce9e:	d015      	beq.n	800cecc <_puts_r+0x8c>
 800cea0:	6823      	ldr	r3, [r4, #0]
 800cea2:	1c5a      	adds	r2, r3, #1
 800cea4:	6022      	str	r2, [r4, #0]
 800cea6:	7019      	strb	r1, [r3, #0]
 800cea8:	68a3      	ldr	r3, [r4, #8]
 800ceaa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ceae:	3b01      	subs	r3, #1
 800ceb0:	60a3      	str	r3, [r4, #8]
 800ceb2:	2900      	cmp	r1, #0
 800ceb4:	d1ed      	bne.n	800ce92 <_puts_r+0x52>
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	da11      	bge.n	800cede <_puts_r+0x9e>
 800ceba:	4622      	mov	r2, r4
 800cebc:	210a      	movs	r1, #10
 800cebe:	4628      	mov	r0, r5
 800cec0:	f000 f85f 	bl	800cf82 <__swbuf_r>
 800cec4:	3001      	adds	r0, #1
 800cec6:	d0d7      	beq.n	800ce78 <_puts_r+0x38>
 800cec8:	250a      	movs	r5, #10
 800ceca:	e7d7      	b.n	800ce7c <_puts_r+0x3c>
 800cecc:	4622      	mov	r2, r4
 800cece:	4628      	mov	r0, r5
 800ced0:	f000 f857 	bl	800cf82 <__swbuf_r>
 800ced4:	3001      	adds	r0, #1
 800ced6:	d1e7      	bne.n	800cea8 <_puts_r+0x68>
 800ced8:	e7ce      	b.n	800ce78 <_puts_r+0x38>
 800ceda:	3e01      	subs	r6, #1
 800cedc:	e7e4      	b.n	800cea8 <_puts_r+0x68>
 800cede:	6823      	ldr	r3, [r4, #0]
 800cee0:	1c5a      	adds	r2, r3, #1
 800cee2:	6022      	str	r2, [r4, #0]
 800cee4:	220a      	movs	r2, #10
 800cee6:	701a      	strb	r2, [r3, #0]
 800cee8:	e7ee      	b.n	800cec8 <_puts_r+0x88>
	...

0800ceec <puts>:
 800ceec:	4b02      	ldr	r3, [pc, #8]	@ (800cef8 <puts+0xc>)
 800ceee:	4601      	mov	r1, r0
 800cef0:	6818      	ldr	r0, [r3, #0]
 800cef2:	f7ff bfa5 	b.w	800ce40 <_puts_r>
 800cef6:	bf00      	nop
 800cef8:	20000068 	.word	0x20000068

0800cefc <__sread>:
 800cefc:	b510      	push	{r4, lr}
 800cefe:	460c      	mov	r4, r1
 800cf00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf04:	f000 f900 	bl	800d108 <_read_r>
 800cf08:	2800      	cmp	r0, #0
 800cf0a:	bfab      	itete	ge
 800cf0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cf0e:	89a3      	ldrhlt	r3, [r4, #12]
 800cf10:	181b      	addge	r3, r3, r0
 800cf12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cf16:	bfac      	ite	ge
 800cf18:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cf1a:	81a3      	strhlt	r3, [r4, #12]
 800cf1c:	bd10      	pop	{r4, pc}

0800cf1e <__swrite>:
 800cf1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf22:	461f      	mov	r7, r3
 800cf24:	898b      	ldrh	r3, [r1, #12]
 800cf26:	05db      	lsls	r3, r3, #23
 800cf28:	4605      	mov	r5, r0
 800cf2a:	460c      	mov	r4, r1
 800cf2c:	4616      	mov	r6, r2
 800cf2e:	d505      	bpl.n	800cf3c <__swrite+0x1e>
 800cf30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf34:	2302      	movs	r3, #2
 800cf36:	2200      	movs	r2, #0
 800cf38:	f000 f8d4 	bl	800d0e4 <_lseek_r>
 800cf3c:	89a3      	ldrh	r3, [r4, #12]
 800cf3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cf46:	81a3      	strh	r3, [r4, #12]
 800cf48:	4632      	mov	r2, r6
 800cf4a:	463b      	mov	r3, r7
 800cf4c:	4628      	mov	r0, r5
 800cf4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf52:	f000 b8eb 	b.w	800d12c <_write_r>

0800cf56 <__sseek>:
 800cf56:	b510      	push	{r4, lr}
 800cf58:	460c      	mov	r4, r1
 800cf5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf5e:	f000 f8c1 	bl	800d0e4 <_lseek_r>
 800cf62:	1c43      	adds	r3, r0, #1
 800cf64:	89a3      	ldrh	r3, [r4, #12]
 800cf66:	bf15      	itete	ne
 800cf68:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cf6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cf6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cf72:	81a3      	strheq	r3, [r4, #12]
 800cf74:	bf18      	it	ne
 800cf76:	81a3      	strhne	r3, [r4, #12]
 800cf78:	bd10      	pop	{r4, pc}

0800cf7a <__sclose>:
 800cf7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf7e:	f000 b8a1 	b.w	800d0c4 <_close_r>

0800cf82 <__swbuf_r>:
 800cf82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf84:	460e      	mov	r6, r1
 800cf86:	4614      	mov	r4, r2
 800cf88:	4605      	mov	r5, r0
 800cf8a:	b118      	cbz	r0, 800cf94 <__swbuf_r+0x12>
 800cf8c:	6a03      	ldr	r3, [r0, #32]
 800cf8e:	b90b      	cbnz	r3, 800cf94 <__swbuf_r+0x12>
 800cf90:	f7ff ff0e 	bl	800cdb0 <__sinit>
 800cf94:	69a3      	ldr	r3, [r4, #24]
 800cf96:	60a3      	str	r3, [r4, #8]
 800cf98:	89a3      	ldrh	r3, [r4, #12]
 800cf9a:	071a      	lsls	r2, r3, #28
 800cf9c:	d501      	bpl.n	800cfa2 <__swbuf_r+0x20>
 800cf9e:	6923      	ldr	r3, [r4, #16]
 800cfa0:	b943      	cbnz	r3, 800cfb4 <__swbuf_r+0x32>
 800cfa2:	4621      	mov	r1, r4
 800cfa4:	4628      	mov	r0, r5
 800cfa6:	f000 f82b 	bl	800d000 <__swsetup_r>
 800cfaa:	b118      	cbz	r0, 800cfb4 <__swbuf_r+0x32>
 800cfac:	f04f 37ff 	mov.w	r7, #4294967295
 800cfb0:	4638      	mov	r0, r7
 800cfb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfb4:	6823      	ldr	r3, [r4, #0]
 800cfb6:	6922      	ldr	r2, [r4, #16]
 800cfb8:	1a98      	subs	r0, r3, r2
 800cfba:	6963      	ldr	r3, [r4, #20]
 800cfbc:	b2f6      	uxtb	r6, r6
 800cfbe:	4283      	cmp	r3, r0
 800cfc0:	4637      	mov	r7, r6
 800cfc2:	dc05      	bgt.n	800cfd0 <__swbuf_r+0x4e>
 800cfc4:	4621      	mov	r1, r4
 800cfc6:	4628      	mov	r0, r5
 800cfc8:	f001 fd92 	bl	800eaf0 <_fflush_r>
 800cfcc:	2800      	cmp	r0, #0
 800cfce:	d1ed      	bne.n	800cfac <__swbuf_r+0x2a>
 800cfd0:	68a3      	ldr	r3, [r4, #8]
 800cfd2:	3b01      	subs	r3, #1
 800cfd4:	60a3      	str	r3, [r4, #8]
 800cfd6:	6823      	ldr	r3, [r4, #0]
 800cfd8:	1c5a      	adds	r2, r3, #1
 800cfda:	6022      	str	r2, [r4, #0]
 800cfdc:	701e      	strb	r6, [r3, #0]
 800cfde:	6962      	ldr	r2, [r4, #20]
 800cfe0:	1c43      	adds	r3, r0, #1
 800cfe2:	429a      	cmp	r2, r3
 800cfe4:	d004      	beq.n	800cff0 <__swbuf_r+0x6e>
 800cfe6:	89a3      	ldrh	r3, [r4, #12]
 800cfe8:	07db      	lsls	r3, r3, #31
 800cfea:	d5e1      	bpl.n	800cfb0 <__swbuf_r+0x2e>
 800cfec:	2e0a      	cmp	r6, #10
 800cfee:	d1df      	bne.n	800cfb0 <__swbuf_r+0x2e>
 800cff0:	4621      	mov	r1, r4
 800cff2:	4628      	mov	r0, r5
 800cff4:	f001 fd7c 	bl	800eaf0 <_fflush_r>
 800cff8:	2800      	cmp	r0, #0
 800cffa:	d0d9      	beq.n	800cfb0 <__swbuf_r+0x2e>
 800cffc:	e7d6      	b.n	800cfac <__swbuf_r+0x2a>
	...

0800d000 <__swsetup_r>:
 800d000:	b538      	push	{r3, r4, r5, lr}
 800d002:	4b29      	ldr	r3, [pc, #164]	@ (800d0a8 <__swsetup_r+0xa8>)
 800d004:	4605      	mov	r5, r0
 800d006:	6818      	ldr	r0, [r3, #0]
 800d008:	460c      	mov	r4, r1
 800d00a:	b118      	cbz	r0, 800d014 <__swsetup_r+0x14>
 800d00c:	6a03      	ldr	r3, [r0, #32]
 800d00e:	b90b      	cbnz	r3, 800d014 <__swsetup_r+0x14>
 800d010:	f7ff fece 	bl	800cdb0 <__sinit>
 800d014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d018:	0719      	lsls	r1, r3, #28
 800d01a:	d422      	bmi.n	800d062 <__swsetup_r+0x62>
 800d01c:	06da      	lsls	r2, r3, #27
 800d01e:	d407      	bmi.n	800d030 <__swsetup_r+0x30>
 800d020:	2209      	movs	r2, #9
 800d022:	602a      	str	r2, [r5, #0]
 800d024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d028:	81a3      	strh	r3, [r4, #12]
 800d02a:	f04f 30ff 	mov.w	r0, #4294967295
 800d02e:	e033      	b.n	800d098 <__swsetup_r+0x98>
 800d030:	0758      	lsls	r0, r3, #29
 800d032:	d512      	bpl.n	800d05a <__swsetup_r+0x5a>
 800d034:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d036:	b141      	cbz	r1, 800d04a <__swsetup_r+0x4a>
 800d038:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d03c:	4299      	cmp	r1, r3
 800d03e:	d002      	beq.n	800d046 <__swsetup_r+0x46>
 800d040:	4628      	mov	r0, r5
 800d042:	f000 ff0d 	bl	800de60 <_free_r>
 800d046:	2300      	movs	r3, #0
 800d048:	6363      	str	r3, [r4, #52]	@ 0x34
 800d04a:	89a3      	ldrh	r3, [r4, #12]
 800d04c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d050:	81a3      	strh	r3, [r4, #12]
 800d052:	2300      	movs	r3, #0
 800d054:	6063      	str	r3, [r4, #4]
 800d056:	6923      	ldr	r3, [r4, #16]
 800d058:	6023      	str	r3, [r4, #0]
 800d05a:	89a3      	ldrh	r3, [r4, #12]
 800d05c:	f043 0308 	orr.w	r3, r3, #8
 800d060:	81a3      	strh	r3, [r4, #12]
 800d062:	6923      	ldr	r3, [r4, #16]
 800d064:	b94b      	cbnz	r3, 800d07a <__swsetup_r+0x7a>
 800d066:	89a3      	ldrh	r3, [r4, #12]
 800d068:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d06c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d070:	d003      	beq.n	800d07a <__swsetup_r+0x7a>
 800d072:	4621      	mov	r1, r4
 800d074:	4628      	mov	r0, r5
 800d076:	f001 fd89 	bl	800eb8c <__smakebuf_r>
 800d07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d07e:	f013 0201 	ands.w	r2, r3, #1
 800d082:	d00a      	beq.n	800d09a <__swsetup_r+0x9a>
 800d084:	2200      	movs	r2, #0
 800d086:	60a2      	str	r2, [r4, #8]
 800d088:	6962      	ldr	r2, [r4, #20]
 800d08a:	4252      	negs	r2, r2
 800d08c:	61a2      	str	r2, [r4, #24]
 800d08e:	6922      	ldr	r2, [r4, #16]
 800d090:	b942      	cbnz	r2, 800d0a4 <__swsetup_r+0xa4>
 800d092:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d096:	d1c5      	bne.n	800d024 <__swsetup_r+0x24>
 800d098:	bd38      	pop	{r3, r4, r5, pc}
 800d09a:	0799      	lsls	r1, r3, #30
 800d09c:	bf58      	it	pl
 800d09e:	6962      	ldrpl	r2, [r4, #20]
 800d0a0:	60a2      	str	r2, [r4, #8]
 800d0a2:	e7f4      	b.n	800d08e <__swsetup_r+0x8e>
 800d0a4:	2000      	movs	r0, #0
 800d0a6:	e7f7      	b.n	800d098 <__swsetup_r+0x98>
 800d0a8:	20000068 	.word	0x20000068

0800d0ac <memset>:
 800d0ac:	4402      	add	r2, r0
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	4293      	cmp	r3, r2
 800d0b2:	d100      	bne.n	800d0b6 <memset+0xa>
 800d0b4:	4770      	bx	lr
 800d0b6:	f803 1b01 	strb.w	r1, [r3], #1
 800d0ba:	e7f9      	b.n	800d0b0 <memset+0x4>

0800d0bc <_localeconv_r>:
 800d0bc:	4800      	ldr	r0, [pc, #0]	@ (800d0c0 <_localeconv_r+0x4>)
 800d0be:	4770      	bx	lr
 800d0c0:	200001a8 	.word	0x200001a8

0800d0c4 <_close_r>:
 800d0c4:	b538      	push	{r3, r4, r5, lr}
 800d0c6:	4d06      	ldr	r5, [pc, #24]	@ (800d0e0 <_close_r+0x1c>)
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	4604      	mov	r4, r0
 800d0cc:	4608      	mov	r0, r1
 800d0ce:	602b      	str	r3, [r5, #0]
 800d0d0:	f7f5 fbb4 	bl	800283c <_close>
 800d0d4:	1c43      	adds	r3, r0, #1
 800d0d6:	d102      	bne.n	800d0de <_close_r+0x1a>
 800d0d8:	682b      	ldr	r3, [r5, #0]
 800d0da:	b103      	cbz	r3, 800d0de <_close_r+0x1a>
 800d0dc:	6023      	str	r3, [r4, #0]
 800d0de:	bd38      	pop	{r3, r4, r5, pc}
 800d0e0:	20003354 	.word	0x20003354

0800d0e4 <_lseek_r>:
 800d0e4:	b538      	push	{r3, r4, r5, lr}
 800d0e6:	4d07      	ldr	r5, [pc, #28]	@ (800d104 <_lseek_r+0x20>)
 800d0e8:	4604      	mov	r4, r0
 800d0ea:	4608      	mov	r0, r1
 800d0ec:	4611      	mov	r1, r2
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	602a      	str	r2, [r5, #0]
 800d0f2:	461a      	mov	r2, r3
 800d0f4:	f7f5 fbc9 	bl	800288a <_lseek>
 800d0f8:	1c43      	adds	r3, r0, #1
 800d0fa:	d102      	bne.n	800d102 <_lseek_r+0x1e>
 800d0fc:	682b      	ldr	r3, [r5, #0]
 800d0fe:	b103      	cbz	r3, 800d102 <_lseek_r+0x1e>
 800d100:	6023      	str	r3, [r4, #0]
 800d102:	bd38      	pop	{r3, r4, r5, pc}
 800d104:	20003354 	.word	0x20003354

0800d108 <_read_r>:
 800d108:	b538      	push	{r3, r4, r5, lr}
 800d10a:	4d07      	ldr	r5, [pc, #28]	@ (800d128 <_read_r+0x20>)
 800d10c:	4604      	mov	r4, r0
 800d10e:	4608      	mov	r0, r1
 800d110:	4611      	mov	r1, r2
 800d112:	2200      	movs	r2, #0
 800d114:	602a      	str	r2, [r5, #0]
 800d116:	461a      	mov	r2, r3
 800d118:	f7f5 fb57 	bl	80027ca <_read>
 800d11c:	1c43      	adds	r3, r0, #1
 800d11e:	d102      	bne.n	800d126 <_read_r+0x1e>
 800d120:	682b      	ldr	r3, [r5, #0]
 800d122:	b103      	cbz	r3, 800d126 <_read_r+0x1e>
 800d124:	6023      	str	r3, [r4, #0]
 800d126:	bd38      	pop	{r3, r4, r5, pc}
 800d128:	20003354 	.word	0x20003354

0800d12c <_write_r>:
 800d12c:	b538      	push	{r3, r4, r5, lr}
 800d12e:	4d07      	ldr	r5, [pc, #28]	@ (800d14c <_write_r+0x20>)
 800d130:	4604      	mov	r4, r0
 800d132:	4608      	mov	r0, r1
 800d134:	4611      	mov	r1, r2
 800d136:	2200      	movs	r2, #0
 800d138:	602a      	str	r2, [r5, #0]
 800d13a:	461a      	mov	r2, r3
 800d13c:	f7f5 fb62 	bl	8002804 <_write>
 800d140:	1c43      	adds	r3, r0, #1
 800d142:	d102      	bne.n	800d14a <_write_r+0x1e>
 800d144:	682b      	ldr	r3, [r5, #0]
 800d146:	b103      	cbz	r3, 800d14a <_write_r+0x1e>
 800d148:	6023      	str	r3, [r4, #0]
 800d14a:	bd38      	pop	{r3, r4, r5, pc}
 800d14c:	20003354 	.word	0x20003354

0800d150 <__errno>:
 800d150:	4b01      	ldr	r3, [pc, #4]	@ (800d158 <__errno+0x8>)
 800d152:	6818      	ldr	r0, [r3, #0]
 800d154:	4770      	bx	lr
 800d156:	bf00      	nop
 800d158:	20000068 	.word	0x20000068

0800d15c <__libc_init_array>:
 800d15c:	b570      	push	{r4, r5, r6, lr}
 800d15e:	4d0d      	ldr	r5, [pc, #52]	@ (800d194 <__libc_init_array+0x38>)
 800d160:	4c0d      	ldr	r4, [pc, #52]	@ (800d198 <__libc_init_array+0x3c>)
 800d162:	1b64      	subs	r4, r4, r5
 800d164:	10a4      	asrs	r4, r4, #2
 800d166:	2600      	movs	r6, #0
 800d168:	42a6      	cmp	r6, r4
 800d16a:	d109      	bne.n	800d180 <__libc_init_array+0x24>
 800d16c:	4d0b      	ldr	r5, [pc, #44]	@ (800d19c <__libc_init_array+0x40>)
 800d16e:	4c0c      	ldr	r4, [pc, #48]	@ (800d1a0 <__libc_init_array+0x44>)
 800d170:	f001 fe2a 	bl	800edc8 <_init>
 800d174:	1b64      	subs	r4, r4, r5
 800d176:	10a4      	asrs	r4, r4, #2
 800d178:	2600      	movs	r6, #0
 800d17a:	42a6      	cmp	r6, r4
 800d17c:	d105      	bne.n	800d18a <__libc_init_array+0x2e>
 800d17e:	bd70      	pop	{r4, r5, r6, pc}
 800d180:	f855 3b04 	ldr.w	r3, [r5], #4
 800d184:	4798      	blx	r3
 800d186:	3601      	adds	r6, #1
 800d188:	e7ee      	b.n	800d168 <__libc_init_array+0xc>
 800d18a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d18e:	4798      	blx	r3
 800d190:	3601      	adds	r6, #1
 800d192:	e7f2      	b.n	800d17a <__libc_init_array+0x1e>
 800d194:	0800f4d0 	.word	0x0800f4d0
 800d198:	0800f4d0 	.word	0x0800f4d0
 800d19c:	0800f4d0 	.word	0x0800f4d0
 800d1a0:	0800f4d4 	.word	0x0800f4d4

0800d1a4 <__retarget_lock_init_recursive>:
 800d1a4:	4770      	bx	lr

0800d1a6 <__retarget_lock_acquire_recursive>:
 800d1a6:	4770      	bx	lr

0800d1a8 <__retarget_lock_release_recursive>:
 800d1a8:	4770      	bx	lr

0800d1aa <memcpy>:
 800d1aa:	440a      	add	r2, r1
 800d1ac:	4291      	cmp	r1, r2
 800d1ae:	f100 33ff 	add.w	r3, r0, #4294967295
 800d1b2:	d100      	bne.n	800d1b6 <memcpy+0xc>
 800d1b4:	4770      	bx	lr
 800d1b6:	b510      	push	{r4, lr}
 800d1b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d1bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d1c0:	4291      	cmp	r1, r2
 800d1c2:	d1f9      	bne.n	800d1b8 <memcpy+0xe>
 800d1c4:	bd10      	pop	{r4, pc}

0800d1c6 <quorem>:
 800d1c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1ca:	6903      	ldr	r3, [r0, #16]
 800d1cc:	690c      	ldr	r4, [r1, #16]
 800d1ce:	42a3      	cmp	r3, r4
 800d1d0:	4607      	mov	r7, r0
 800d1d2:	db7e      	blt.n	800d2d2 <quorem+0x10c>
 800d1d4:	3c01      	subs	r4, #1
 800d1d6:	f101 0814 	add.w	r8, r1, #20
 800d1da:	00a3      	lsls	r3, r4, #2
 800d1dc:	f100 0514 	add.w	r5, r0, #20
 800d1e0:	9300      	str	r3, [sp, #0]
 800d1e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d1e6:	9301      	str	r3, [sp, #4]
 800d1e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d1ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d1f0:	3301      	adds	r3, #1
 800d1f2:	429a      	cmp	r2, r3
 800d1f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d1f8:	fbb2 f6f3 	udiv	r6, r2, r3
 800d1fc:	d32e      	bcc.n	800d25c <quorem+0x96>
 800d1fe:	f04f 0a00 	mov.w	sl, #0
 800d202:	46c4      	mov	ip, r8
 800d204:	46ae      	mov	lr, r5
 800d206:	46d3      	mov	fp, sl
 800d208:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d20c:	b298      	uxth	r0, r3
 800d20e:	fb06 a000 	mla	r0, r6, r0, sl
 800d212:	0c02      	lsrs	r2, r0, #16
 800d214:	0c1b      	lsrs	r3, r3, #16
 800d216:	fb06 2303 	mla	r3, r6, r3, r2
 800d21a:	f8de 2000 	ldr.w	r2, [lr]
 800d21e:	b280      	uxth	r0, r0
 800d220:	b292      	uxth	r2, r2
 800d222:	1a12      	subs	r2, r2, r0
 800d224:	445a      	add	r2, fp
 800d226:	f8de 0000 	ldr.w	r0, [lr]
 800d22a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d22e:	b29b      	uxth	r3, r3
 800d230:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d234:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d238:	b292      	uxth	r2, r2
 800d23a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d23e:	45e1      	cmp	r9, ip
 800d240:	f84e 2b04 	str.w	r2, [lr], #4
 800d244:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d248:	d2de      	bcs.n	800d208 <quorem+0x42>
 800d24a:	9b00      	ldr	r3, [sp, #0]
 800d24c:	58eb      	ldr	r3, [r5, r3]
 800d24e:	b92b      	cbnz	r3, 800d25c <quorem+0x96>
 800d250:	9b01      	ldr	r3, [sp, #4]
 800d252:	3b04      	subs	r3, #4
 800d254:	429d      	cmp	r5, r3
 800d256:	461a      	mov	r2, r3
 800d258:	d32f      	bcc.n	800d2ba <quorem+0xf4>
 800d25a:	613c      	str	r4, [r7, #16]
 800d25c:	4638      	mov	r0, r7
 800d25e:	f001 f979 	bl	800e554 <__mcmp>
 800d262:	2800      	cmp	r0, #0
 800d264:	db25      	blt.n	800d2b2 <quorem+0xec>
 800d266:	4629      	mov	r1, r5
 800d268:	2000      	movs	r0, #0
 800d26a:	f858 2b04 	ldr.w	r2, [r8], #4
 800d26e:	f8d1 c000 	ldr.w	ip, [r1]
 800d272:	fa1f fe82 	uxth.w	lr, r2
 800d276:	fa1f f38c 	uxth.w	r3, ip
 800d27a:	eba3 030e 	sub.w	r3, r3, lr
 800d27e:	4403      	add	r3, r0
 800d280:	0c12      	lsrs	r2, r2, #16
 800d282:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d286:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d28a:	b29b      	uxth	r3, r3
 800d28c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d290:	45c1      	cmp	r9, r8
 800d292:	f841 3b04 	str.w	r3, [r1], #4
 800d296:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d29a:	d2e6      	bcs.n	800d26a <quorem+0xa4>
 800d29c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d2a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d2a4:	b922      	cbnz	r2, 800d2b0 <quorem+0xea>
 800d2a6:	3b04      	subs	r3, #4
 800d2a8:	429d      	cmp	r5, r3
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	d30b      	bcc.n	800d2c6 <quorem+0x100>
 800d2ae:	613c      	str	r4, [r7, #16]
 800d2b0:	3601      	adds	r6, #1
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	b003      	add	sp, #12
 800d2b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2ba:	6812      	ldr	r2, [r2, #0]
 800d2bc:	3b04      	subs	r3, #4
 800d2be:	2a00      	cmp	r2, #0
 800d2c0:	d1cb      	bne.n	800d25a <quorem+0x94>
 800d2c2:	3c01      	subs	r4, #1
 800d2c4:	e7c6      	b.n	800d254 <quorem+0x8e>
 800d2c6:	6812      	ldr	r2, [r2, #0]
 800d2c8:	3b04      	subs	r3, #4
 800d2ca:	2a00      	cmp	r2, #0
 800d2cc:	d1ef      	bne.n	800d2ae <quorem+0xe8>
 800d2ce:	3c01      	subs	r4, #1
 800d2d0:	e7ea      	b.n	800d2a8 <quorem+0xe2>
 800d2d2:	2000      	movs	r0, #0
 800d2d4:	e7ee      	b.n	800d2b4 <quorem+0xee>
	...

0800d2d8 <_dtoa_r>:
 800d2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2dc:	69c7      	ldr	r7, [r0, #28]
 800d2de:	b099      	sub	sp, #100	@ 0x64
 800d2e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d2e4:	ec55 4b10 	vmov	r4, r5, d0
 800d2e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d2ea:	9109      	str	r1, [sp, #36]	@ 0x24
 800d2ec:	4683      	mov	fp, r0
 800d2ee:	920e      	str	r2, [sp, #56]	@ 0x38
 800d2f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d2f2:	b97f      	cbnz	r7, 800d314 <_dtoa_r+0x3c>
 800d2f4:	2010      	movs	r0, #16
 800d2f6:	f000 fdfd 	bl	800def4 <malloc>
 800d2fa:	4602      	mov	r2, r0
 800d2fc:	f8cb 001c 	str.w	r0, [fp, #28]
 800d300:	b920      	cbnz	r0, 800d30c <_dtoa_r+0x34>
 800d302:	4ba7      	ldr	r3, [pc, #668]	@ (800d5a0 <_dtoa_r+0x2c8>)
 800d304:	21ef      	movs	r1, #239	@ 0xef
 800d306:	48a7      	ldr	r0, [pc, #668]	@ (800d5a4 <_dtoa_r+0x2cc>)
 800d308:	f001 fcae 	bl	800ec68 <__assert_func>
 800d30c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d310:	6007      	str	r7, [r0, #0]
 800d312:	60c7      	str	r7, [r0, #12]
 800d314:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d318:	6819      	ldr	r1, [r3, #0]
 800d31a:	b159      	cbz	r1, 800d334 <_dtoa_r+0x5c>
 800d31c:	685a      	ldr	r2, [r3, #4]
 800d31e:	604a      	str	r2, [r1, #4]
 800d320:	2301      	movs	r3, #1
 800d322:	4093      	lsls	r3, r2
 800d324:	608b      	str	r3, [r1, #8]
 800d326:	4658      	mov	r0, fp
 800d328:	f000 feda 	bl	800e0e0 <_Bfree>
 800d32c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d330:	2200      	movs	r2, #0
 800d332:	601a      	str	r2, [r3, #0]
 800d334:	1e2b      	subs	r3, r5, #0
 800d336:	bfb9      	ittee	lt
 800d338:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d33c:	9303      	strlt	r3, [sp, #12]
 800d33e:	2300      	movge	r3, #0
 800d340:	6033      	strge	r3, [r6, #0]
 800d342:	9f03      	ldr	r7, [sp, #12]
 800d344:	4b98      	ldr	r3, [pc, #608]	@ (800d5a8 <_dtoa_r+0x2d0>)
 800d346:	bfbc      	itt	lt
 800d348:	2201      	movlt	r2, #1
 800d34a:	6032      	strlt	r2, [r6, #0]
 800d34c:	43bb      	bics	r3, r7
 800d34e:	d112      	bne.n	800d376 <_dtoa_r+0x9e>
 800d350:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d352:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d356:	6013      	str	r3, [r2, #0]
 800d358:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d35c:	4323      	orrs	r3, r4
 800d35e:	f000 854d 	beq.w	800ddfc <_dtoa_r+0xb24>
 800d362:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d364:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d5bc <_dtoa_r+0x2e4>
 800d368:	2b00      	cmp	r3, #0
 800d36a:	f000 854f 	beq.w	800de0c <_dtoa_r+0xb34>
 800d36e:	f10a 0303 	add.w	r3, sl, #3
 800d372:	f000 bd49 	b.w	800de08 <_dtoa_r+0xb30>
 800d376:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d37a:	2200      	movs	r2, #0
 800d37c:	ec51 0b17 	vmov	r0, r1, d7
 800d380:	2300      	movs	r3, #0
 800d382:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d386:	f7f3 fb9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800d38a:	4680      	mov	r8, r0
 800d38c:	b158      	cbz	r0, 800d3a6 <_dtoa_r+0xce>
 800d38e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d390:	2301      	movs	r3, #1
 800d392:	6013      	str	r3, [r2, #0]
 800d394:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d396:	b113      	cbz	r3, 800d39e <_dtoa_r+0xc6>
 800d398:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d39a:	4b84      	ldr	r3, [pc, #528]	@ (800d5ac <_dtoa_r+0x2d4>)
 800d39c:	6013      	str	r3, [r2, #0]
 800d39e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800d5c0 <_dtoa_r+0x2e8>
 800d3a2:	f000 bd33 	b.w	800de0c <_dtoa_r+0xb34>
 800d3a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d3aa:	aa16      	add	r2, sp, #88	@ 0x58
 800d3ac:	a917      	add	r1, sp, #92	@ 0x5c
 800d3ae:	4658      	mov	r0, fp
 800d3b0:	f001 f980 	bl	800e6b4 <__d2b>
 800d3b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d3b8:	4681      	mov	r9, r0
 800d3ba:	2e00      	cmp	r6, #0
 800d3bc:	d077      	beq.n	800d4ae <_dtoa_r+0x1d6>
 800d3be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d3c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d3c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d3cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d3d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d3d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d3d8:	4619      	mov	r1, r3
 800d3da:	2200      	movs	r2, #0
 800d3dc:	4b74      	ldr	r3, [pc, #464]	@ (800d5b0 <_dtoa_r+0x2d8>)
 800d3de:	f7f2 ff53 	bl	8000288 <__aeabi_dsub>
 800d3e2:	a369      	add	r3, pc, #420	@ (adr r3, 800d588 <_dtoa_r+0x2b0>)
 800d3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e8:	f7f3 f906 	bl	80005f8 <__aeabi_dmul>
 800d3ec:	a368      	add	r3, pc, #416	@ (adr r3, 800d590 <_dtoa_r+0x2b8>)
 800d3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f2:	f7f2 ff4b 	bl	800028c <__adddf3>
 800d3f6:	4604      	mov	r4, r0
 800d3f8:	4630      	mov	r0, r6
 800d3fa:	460d      	mov	r5, r1
 800d3fc:	f7f3 f892 	bl	8000524 <__aeabi_i2d>
 800d400:	a365      	add	r3, pc, #404	@ (adr r3, 800d598 <_dtoa_r+0x2c0>)
 800d402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d406:	f7f3 f8f7 	bl	80005f8 <__aeabi_dmul>
 800d40a:	4602      	mov	r2, r0
 800d40c:	460b      	mov	r3, r1
 800d40e:	4620      	mov	r0, r4
 800d410:	4629      	mov	r1, r5
 800d412:	f7f2 ff3b 	bl	800028c <__adddf3>
 800d416:	4604      	mov	r4, r0
 800d418:	460d      	mov	r5, r1
 800d41a:	f7f3 fb9d 	bl	8000b58 <__aeabi_d2iz>
 800d41e:	2200      	movs	r2, #0
 800d420:	4607      	mov	r7, r0
 800d422:	2300      	movs	r3, #0
 800d424:	4620      	mov	r0, r4
 800d426:	4629      	mov	r1, r5
 800d428:	f7f3 fb58 	bl	8000adc <__aeabi_dcmplt>
 800d42c:	b140      	cbz	r0, 800d440 <_dtoa_r+0x168>
 800d42e:	4638      	mov	r0, r7
 800d430:	f7f3 f878 	bl	8000524 <__aeabi_i2d>
 800d434:	4622      	mov	r2, r4
 800d436:	462b      	mov	r3, r5
 800d438:	f7f3 fb46 	bl	8000ac8 <__aeabi_dcmpeq>
 800d43c:	b900      	cbnz	r0, 800d440 <_dtoa_r+0x168>
 800d43e:	3f01      	subs	r7, #1
 800d440:	2f16      	cmp	r7, #22
 800d442:	d851      	bhi.n	800d4e8 <_dtoa_r+0x210>
 800d444:	4b5b      	ldr	r3, [pc, #364]	@ (800d5b4 <_dtoa_r+0x2dc>)
 800d446:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d44e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d452:	f7f3 fb43 	bl	8000adc <__aeabi_dcmplt>
 800d456:	2800      	cmp	r0, #0
 800d458:	d048      	beq.n	800d4ec <_dtoa_r+0x214>
 800d45a:	3f01      	subs	r7, #1
 800d45c:	2300      	movs	r3, #0
 800d45e:	9312      	str	r3, [sp, #72]	@ 0x48
 800d460:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d462:	1b9b      	subs	r3, r3, r6
 800d464:	1e5a      	subs	r2, r3, #1
 800d466:	bf44      	itt	mi
 800d468:	f1c3 0801 	rsbmi	r8, r3, #1
 800d46c:	2300      	movmi	r3, #0
 800d46e:	9208      	str	r2, [sp, #32]
 800d470:	bf54      	ite	pl
 800d472:	f04f 0800 	movpl.w	r8, #0
 800d476:	9308      	strmi	r3, [sp, #32]
 800d478:	2f00      	cmp	r7, #0
 800d47a:	db39      	blt.n	800d4f0 <_dtoa_r+0x218>
 800d47c:	9b08      	ldr	r3, [sp, #32]
 800d47e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d480:	443b      	add	r3, r7
 800d482:	9308      	str	r3, [sp, #32]
 800d484:	2300      	movs	r3, #0
 800d486:	930a      	str	r3, [sp, #40]	@ 0x28
 800d488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d48a:	2b09      	cmp	r3, #9
 800d48c:	d864      	bhi.n	800d558 <_dtoa_r+0x280>
 800d48e:	2b05      	cmp	r3, #5
 800d490:	bfc4      	itt	gt
 800d492:	3b04      	subgt	r3, #4
 800d494:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d498:	f1a3 0302 	sub.w	r3, r3, #2
 800d49c:	bfcc      	ite	gt
 800d49e:	2400      	movgt	r4, #0
 800d4a0:	2401      	movle	r4, #1
 800d4a2:	2b03      	cmp	r3, #3
 800d4a4:	d863      	bhi.n	800d56e <_dtoa_r+0x296>
 800d4a6:	e8df f003 	tbb	[pc, r3]
 800d4aa:	372a      	.short	0x372a
 800d4ac:	5535      	.short	0x5535
 800d4ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d4b2:	441e      	add	r6, r3
 800d4b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d4b8:	2b20      	cmp	r3, #32
 800d4ba:	bfc1      	itttt	gt
 800d4bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d4c0:	409f      	lslgt	r7, r3
 800d4c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d4c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d4ca:	bfd6      	itet	le
 800d4cc:	f1c3 0320 	rsble	r3, r3, #32
 800d4d0:	ea47 0003 	orrgt.w	r0, r7, r3
 800d4d4:	fa04 f003 	lslle.w	r0, r4, r3
 800d4d8:	f7f3 f814 	bl	8000504 <__aeabi_ui2d>
 800d4dc:	2201      	movs	r2, #1
 800d4de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d4e2:	3e01      	subs	r6, #1
 800d4e4:	9214      	str	r2, [sp, #80]	@ 0x50
 800d4e6:	e777      	b.n	800d3d8 <_dtoa_r+0x100>
 800d4e8:	2301      	movs	r3, #1
 800d4ea:	e7b8      	b.n	800d45e <_dtoa_r+0x186>
 800d4ec:	9012      	str	r0, [sp, #72]	@ 0x48
 800d4ee:	e7b7      	b.n	800d460 <_dtoa_r+0x188>
 800d4f0:	427b      	negs	r3, r7
 800d4f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	eba8 0807 	sub.w	r8, r8, r7
 800d4fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d4fc:	e7c4      	b.n	800d488 <_dtoa_r+0x1b0>
 800d4fe:	2300      	movs	r3, #0
 800d500:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d502:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d504:	2b00      	cmp	r3, #0
 800d506:	dc35      	bgt.n	800d574 <_dtoa_r+0x29c>
 800d508:	2301      	movs	r3, #1
 800d50a:	9300      	str	r3, [sp, #0]
 800d50c:	9307      	str	r3, [sp, #28]
 800d50e:	461a      	mov	r2, r3
 800d510:	920e      	str	r2, [sp, #56]	@ 0x38
 800d512:	e00b      	b.n	800d52c <_dtoa_r+0x254>
 800d514:	2301      	movs	r3, #1
 800d516:	e7f3      	b.n	800d500 <_dtoa_r+0x228>
 800d518:	2300      	movs	r3, #0
 800d51a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d51c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d51e:	18fb      	adds	r3, r7, r3
 800d520:	9300      	str	r3, [sp, #0]
 800d522:	3301      	adds	r3, #1
 800d524:	2b01      	cmp	r3, #1
 800d526:	9307      	str	r3, [sp, #28]
 800d528:	bfb8      	it	lt
 800d52a:	2301      	movlt	r3, #1
 800d52c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d530:	2100      	movs	r1, #0
 800d532:	2204      	movs	r2, #4
 800d534:	f102 0514 	add.w	r5, r2, #20
 800d538:	429d      	cmp	r5, r3
 800d53a:	d91f      	bls.n	800d57c <_dtoa_r+0x2a4>
 800d53c:	6041      	str	r1, [r0, #4]
 800d53e:	4658      	mov	r0, fp
 800d540:	f000 fd8e 	bl	800e060 <_Balloc>
 800d544:	4682      	mov	sl, r0
 800d546:	2800      	cmp	r0, #0
 800d548:	d13c      	bne.n	800d5c4 <_dtoa_r+0x2ec>
 800d54a:	4b1b      	ldr	r3, [pc, #108]	@ (800d5b8 <_dtoa_r+0x2e0>)
 800d54c:	4602      	mov	r2, r0
 800d54e:	f240 11af 	movw	r1, #431	@ 0x1af
 800d552:	e6d8      	b.n	800d306 <_dtoa_r+0x2e>
 800d554:	2301      	movs	r3, #1
 800d556:	e7e0      	b.n	800d51a <_dtoa_r+0x242>
 800d558:	2401      	movs	r4, #1
 800d55a:	2300      	movs	r3, #0
 800d55c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d55e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d560:	f04f 33ff 	mov.w	r3, #4294967295
 800d564:	9300      	str	r3, [sp, #0]
 800d566:	9307      	str	r3, [sp, #28]
 800d568:	2200      	movs	r2, #0
 800d56a:	2312      	movs	r3, #18
 800d56c:	e7d0      	b.n	800d510 <_dtoa_r+0x238>
 800d56e:	2301      	movs	r3, #1
 800d570:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d572:	e7f5      	b.n	800d560 <_dtoa_r+0x288>
 800d574:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d576:	9300      	str	r3, [sp, #0]
 800d578:	9307      	str	r3, [sp, #28]
 800d57a:	e7d7      	b.n	800d52c <_dtoa_r+0x254>
 800d57c:	3101      	adds	r1, #1
 800d57e:	0052      	lsls	r2, r2, #1
 800d580:	e7d8      	b.n	800d534 <_dtoa_r+0x25c>
 800d582:	bf00      	nop
 800d584:	f3af 8000 	nop.w
 800d588:	636f4361 	.word	0x636f4361
 800d58c:	3fd287a7 	.word	0x3fd287a7
 800d590:	8b60c8b3 	.word	0x8b60c8b3
 800d594:	3fc68a28 	.word	0x3fc68a28
 800d598:	509f79fb 	.word	0x509f79fb
 800d59c:	3fd34413 	.word	0x3fd34413
 800d5a0:	0800f195 	.word	0x0800f195
 800d5a4:	0800f1ac 	.word	0x0800f1ac
 800d5a8:	7ff00000 	.word	0x7ff00000
 800d5ac:	0800f165 	.word	0x0800f165
 800d5b0:	3ff80000 	.word	0x3ff80000
 800d5b4:	0800f2a8 	.word	0x0800f2a8
 800d5b8:	0800f204 	.word	0x0800f204
 800d5bc:	0800f191 	.word	0x0800f191
 800d5c0:	0800f164 	.word	0x0800f164
 800d5c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d5c8:	6018      	str	r0, [r3, #0]
 800d5ca:	9b07      	ldr	r3, [sp, #28]
 800d5cc:	2b0e      	cmp	r3, #14
 800d5ce:	f200 80a4 	bhi.w	800d71a <_dtoa_r+0x442>
 800d5d2:	2c00      	cmp	r4, #0
 800d5d4:	f000 80a1 	beq.w	800d71a <_dtoa_r+0x442>
 800d5d8:	2f00      	cmp	r7, #0
 800d5da:	dd33      	ble.n	800d644 <_dtoa_r+0x36c>
 800d5dc:	4bad      	ldr	r3, [pc, #692]	@ (800d894 <_dtoa_r+0x5bc>)
 800d5de:	f007 020f 	and.w	r2, r7, #15
 800d5e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5e6:	ed93 7b00 	vldr	d7, [r3]
 800d5ea:	05f8      	lsls	r0, r7, #23
 800d5ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d5f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d5f4:	d516      	bpl.n	800d624 <_dtoa_r+0x34c>
 800d5f6:	4ba8      	ldr	r3, [pc, #672]	@ (800d898 <_dtoa_r+0x5c0>)
 800d5f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d5fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d600:	f7f3 f924 	bl	800084c <__aeabi_ddiv>
 800d604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d608:	f004 040f 	and.w	r4, r4, #15
 800d60c:	2603      	movs	r6, #3
 800d60e:	4da2      	ldr	r5, [pc, #648]	@ (800d898 <_dtoa_r+0x5c0>)
 800d610:	b954      	cbnz	r4, 800d628 <_dtoa_r+0x350>
 800d612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d61a:	f7f3 f917 	bl	800084c <__aeabi_ddiv>
 800d61e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d622:	e028      	b.n	800d676 <_dtoa_r+0x39e>
 800d624:	2602      	movs	r6, #2
 800d626:	e7f2      	b.n	800d60e <_dtoa_r+0x336>
 800d628:	07e1      	lsls	r1, r4, #31
 800d62a:	d508      	bpl.n	800d63e <_dtoa_r+0x366>
 800d62c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d630:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d634:	f7f2 ffe0 	bl	80005f8 <__aeabi_dmul>
 800d638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d63c:	3601      	adds	r6, #1
 800d63e:	1064      	asrs	r4, r4, #1
 800d640:	3508      	adds	r5, #8
 800d642:	e7e5      	b.n	800d610 <_dtoa_r+0x338>
 800d644:	f000 80d2 	beq.w	800d7ec <_dtoa_r+0x514>
 800d648:	427c      	negs	r4, r7
 800d64a:	4b92      	ldr	r3, [pc, #584]	@ (800d894 <_dtoa_r+0x5bc>)
 800d64c:	4d92      	ldr	r5, [pc, #584]	@ (800d898 <_dtoa_r+0x5c0>)
 800d64e:	f004 020f 	and.w	r2, r4, #15
 800d652:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d65a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d65e:	f7f2 ffcb 	bl	80005f8 <__aeabi_dmul>
 800d662:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d666:	1124      	asrs	r4, r4, #4
 800d668:	2300      	movs	r3, #0
 800d66a:	2602      	movs	r6, #2
 800d66c:	2c00      	cmp	r4, #0
 800d66e:	f040 80b2 	bne.w	800d7d6 <_dtoa_r+0x4fe>
 800d672:	2b00      	cmp	r3, #0
 800d674:	d1d3      	bne.n	800d61e <_dtoa_r+0x346>
 800d676:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d678:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	f000 80b7 	beq.w	800d7f0 <_dtoa_r+0x518>
 800d682:	4b86      	ldr	r3, [pc, #536]	@ (800d89c <_dtoa_r+0x5c4>)
 800d684:	2200      	movs	r2, #0
 800d686:	4620      	mov	r0, r4
 800d688:	4629      	mov	r1, r5
 800d68a:	f7f3 fa27 	bl	8000adc <__aeabi_dcmplt>
 800d68e:	2800      	cmp	r0, #0
 800d690:	f000 80ae 	beq.w	800d7f0 <_dtoa_r+0x518>
 800d694:	9b07      	ldr	r3, [sp, #28]
 800d696:	2b00      	cmp	r3, #0
 800d698:	f000 80aa 	beq.w	800d7f0 <_dtoa_r+0x518>
 800d69c:	9b00      	ldr	r3, [sp, #0]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	dd37      	ble.n	800d712 <_dtoa_r+0x43a>
 800d6a2:	1e7b      	subs	r3, r7, #1
 800d6a4:	9304      	str	r3, [sp, #16]
 800d6a6:	4620      	mov	r0, r4
 800d6a8:	4b7d      	ldr	r3, [pc, #500]	@ (800d8a0 <_dtoa_r+0x5c8>)
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	4629      	mov	r1, r5
 800d6ae:	f7f2 ffa3 	bl	80005f8 <__aeabi_dmul>
 800d6b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6b6:	9c00      	ldr	r4, [sp, #0]
 800d6b8:	3601      	adds	r6, #1
 800d6ba:	4630      	mov	r0, r6
 800d6bc:	f7f2 ff32 	bl	8000524 <__aeabi_i2d>
 800d6c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d6c4:	f7f2 ff98 	bl	80005f8 <__aeabi_dmul>
 800d6c8:	4b76      	ldr	r3, [pc, #472]	@ (800d8a4 <_dtoa_r+0x5cc>)
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	f7f2 fdde 	bl	800028c <__adddf3>
 800d6d0:	4605      	mov	r5, r0
 800d6d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d6d6:	2c00      	cmp	r4, #0
 800d6d8:	f040 808d 	bne.w	800d7f6 <_dtoa_r+0x51e>
 800d6dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6e0:	4b71      	ldr	r3, [pc, #452]	@ (800d8a8 <_dtoa_r+0x5d0>)
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	f7f2 fdd0 	bl	8000288 <__aeabi_dsub>
 800d6e8:	4602      	mov	r2, r0
 800d6ea:	460b      	mov	r3, r1
 800d6ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d6f0:	462a      	mov	r2, r5
 800d6f2:	4633      	mov	r3, r6
 800d6f4:	f7f3 fa10 	bl	8000b18 <__aeabi_dcmpgt>
 800d6f8:	2800      	cmp	r0, #0
 800d6fa:	f040 828b 	bne.w	800dc14 <_dtoa_r+0x93c>
 800d6fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d702:	462a      	mov	r2, r5
 800d704:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d708:	f7f3 f9e8 	bl	8000adc <__aeabi_dcmplt>
 800d70c:	2800      	cmp	r0, #0
 800d70e:	f040 8128 	bne.w	800d962 <_dtoa_r+0x68a>
 800d712:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d716:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d71a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	f2c0 815a 	blt.w	800d9d6 <_dtoa_r+0x6fe>
 800d722:	2f0e      	cmp	r7, #14
 800d724:	f300 8157 	bgt.w	800d9d6 <_dtoa_r+0x6fe>
 800d728:	4b5a      	ldr	r3, [pc, #360]	@ (800d894 <_dtoa_r+0x5bc>)
 800d72a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d72e:	ed93 7b00 	vldr	d7, [r3]
 800d732:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d734:	2b00      	cmp	r3, #0
 800d736:	ed8d 7b00 	vstr	d7, [sp]
 800d73a:	da03      	bge.n	800d744 <_dtoa_r+0x46c>
 800d73c:	9b07      	ldr	r3, [sp, #28]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	f340 8101 	ble.w	800d946 <_dtoa_r+0x66e>
 800d744:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d748:	4656      	mov	r6, sl
 800d74a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d74e:	4620      	mov	r0, r4
 800d750:	4629      	mov	r1, r5
 800d752:	f7f3 f87b 	bl	800084c <__aeabi_ddiv>
 800d756:	f7f3 f9ff 	bl	8000b58 <__aeabi_d2iz>
 800d75a:	4680      	mov	r8, r0
 800d75c:	f7f2 fee2 	bl	8000524 <__aeabi_i2d>
 800d760:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d764:	f7f2 ff48 	bl	80005f8 <__aeabi_dmul>
 800d768:	4602      	mov	r2, r0
 800d76a:	460b      	mov	r3, r1
 800d76c:	4620      	mov	r0, r4
 800d76e:	4629      	mov	r1, r5
 800d770:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d774:	f7f2 fd88 	bl	8000288 <__aeabi_dsub>
 800d778:	f806 4b01 	strb.w	r4, [r6], #1
 800d77c:	9d07      	ldr	r5, [sp, #28]
 800d77e:	eba6 040a 	sub.w	r4, r6, sl
 800d782:	42a5      	cmp	r5, r4
 800d784:	4602      	mov	r2, r0
 800d786:	460b      	mov	r3, r1
 800d788:	f040 8117 	bne.w	800d9ba <_dtoa_r+0x6e2>
 800d78c:	f7f2 fd7e 	bl	800028c <__adddf3>
 800d790:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d794:	4604      	mov	r4, r0
 800d796:	460d      	mov	r5, r1
 800d798:	f7f3 f9be 	bl	8000b18 <__aeabi_dcmpgt>
 800d79c:	2800      	cmp	r0, #0
 800d79e:	f040 80f9 	bne.w	800d994 <_dtoa_r+0x6bc>
 800d7a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7a6:	4620      	mov	r0, r4
 800d7a8:	4629      	mov	r1, r5
 800d7aa:	f7f3 f98d 	bl	8000ac8 <__aeabi_dcmpeq>
 800d7ae:	b118      	cbz	r0, 800d7b8 <_dtoa_r+0x4e0>
 800d7b0:	f018 0f01 	tst.w	r8, #1
 800d7b4:	f040 80ee 	bne.w	800d994 <_dtoa_r+0x6bc>
 800d7b8:	4649      	mov	r1, r9
 800d7ba:	4658      	mov	r0, fp
 800d7bc:	f000 fc90 	bl	800e0e0 <_Bfree>
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	7033      	strb	r3, [r6, #0]
 800d7c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d7c6:	3701      	adds	r7, #1
 800d7c8:	601f      	str	r7, [r3, #0]
 800d7ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	f000 831d 	beq.w	800de0c <_dtoa_r+0xb34>
 800d7d2:	601e      	str	r6, [r3, #0]
 800d7d4:	e31a      	b.n	800de0c <_dtoa_r+0xb34>
 800d7d6:	07e2      	lsls	r2, r4, #31
 800d7d8:	d505      	bpl.n	800d7e6 <_dtoa_r+0x50e>
 800d7da:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d7de:	f7f2 ff0b 	bl	80005f8 <__aeabi_dmul>
 800d7e2:	3601      	adds	r6, #1
 800d7e4:	2301      	movs	r3, #1
 800d7e6:	1064      	asrs	r4, r4, #1
 800d7e8:	3508      	adds	r5, #8
 800d7ea:	e73f      	b.n	800d66c <_dtoa_r+0x394>
 800d7ec:	2602      	movs	r6, #2
 800d7ee:	e742      	b.n	800d676 <_dtoa_r+0x39e>
 800d7f0:	9c07      	ldr	r4, [sp, #28]
 800d7f2:	9704      	str	r7, [sp, #16]
 800d7f4:	e761      	b.n	800d6ba <_dtoa_r+0x3e2>
 800d7f6:	4b27      	ldr	r3, [pc, #156]	@ (800d894 <_dtoa_r+0x5bc>)
 800d7f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d7fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d7fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d802:	4454      	add	r4, sl
 800d804:	2900      	cmp	r1, #0
 800d806:	d053      	beq.n	800d8b0 <_dtoa_r+0x5d8>
 800d808:	4928      	ldr	r1, [pc, #160]	@ (800d8ac <_dtoa_r+0x5d4>)
 800d80a:	2000      	movs	r0, #0
 800d80c:	f7f3 f81e 	bl	800084c <__aeabi_ddiv>
 800d810:	4633      	mov	r3, r6
 800d812:	462a      	mov	r2, r5
 800d814:	f7f2 fd38 	bl	8000288 <__aeabi_dsub>
 800d818:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d81c:	4656      	mov	r6, sl
 800d81e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d822:	f7f3 f999 	bl	8000b58 <__aeabi_d2iz>
 800d826:	4605      	mov	r5, r0
 800d828:	f7f2 fe7c 	bl	8000524 <__aeabi_i2d>
 800d82c:	4602      	mov	r2, r0
 800d82e:	460b      	mov	r3, r1
 800d830:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d834:	f7f2 fd28 	bl	8000288 <__aeabi_dsub>
 800d838:	3530      	adds	r5, #48	@ 0x30
 800d83a:	4602      	mov	r2, r0
 800d83c:	460b      	mov	r3, r1
 800d83e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d842:	f806 5b01 	strb.w	r5, [r6], #1
 800d846:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d84a:	f7f3 f947 	bl	8000adc <__aeabi_dcmplt>
 800d84e:	2800      	cmp	r0, #0
 800d850:	d171      	bne.n	800d936 <_dtoa_r+0x65e>
 800d852:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d856:	4911      	ldr	r1, [pc, #68]	@ (800d89c <_dtoa_r+0x5c4>)
 800d858:	2000      	movs	r0, #0
 800d85a:	f7f2 fd15 	bl	8000288 <__aeabi_dsub>
 800d85e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d862:	f7f3 f93b 	bl	8000adc <__aeabi_dcmplt>
 800d866:	2800      	cmp	r0, #0
 800d868:	f040 8095 	bne.w	800d996 <_dtoa_r+0x6be>
 800d86c:	42a6      	cmp	r6, r4
 800d86e:	f43f af50 	beq.w	800d712 <_dtoa_r+0x43a>
 800d872:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d876:	4b0a      	ldr	r3, [pc, #40]	@ (800d8a0 <_dtoa_r+0x5c8>)
 800d878:	2200      	movs	r2, #0
 800d87a:	f7f2 febd 	bl	80005f8 <__aeabi_dmul>
 800d87e:	4b08      	ldr	r3, [pc, #32]	@ (800d8a0 <_dtoa_r+0x5c8>)
 800d880:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d884:	2200      	movs	r2, #0
 800d886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d88a:	f7f2 feb5 	bl	80005f8 <__aeabi_dmul>
 800d88e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d892:	e7c4      	b.n	800d81e <_dtoa_r+0x546>
 800d894:	0800f2a8 	.word	0x0800f2a8
 800d898:	0800f280 	.word	0x0800f280
 800d89c:	3ff00000 	.word	0x3ff00000
 800d8a0:	40240000 	.word	0x40240000
 800d8a4:	401c0000 	.word	0x401c0000
 800d8a8:	40140000 	.word	0x40140000
 800d8ac:	3fe00000 	.word	0x3fe00000
 800d8b0:	4631      	mov	r1, r6
 800d8b2:	4628      	mov	r0, r5
 800d8b4:	f7f2 fea0 	bl	80005f8 <__aeabi_dmul>
 800d8b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d8bc:	9415      	str	r4, [sp, #84]	@ 0x54
 800d8be:	4656      	mov	r6, sl
 800d8c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8c4:	f7f3 f948 	bl	8000b58 <__aeabi_d2iz>
 800d8c8:	4605      	mov	r5, r0
 800d8ca:	f7f2 fe2b 	bl	8000524 <__aeabi_i2d>
 800d8ce:	4602      	mov	r2, r0
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8d6:	f7f2 fcd7 	bl	8000288 <__aeabi_dsub>
 800d8da:	3530      	adds	r5, #48	@ 0x30
 800d8dc:	f806 5b01 	strb.w	r5, [r6], #1
 800d8e0:	4602      	mov	r2, r0
 800d8e2:	460b      	mov	r3, r1
 800d8e4:	42a6      	cmp	r6, r4
 800d8e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d8ea:	f04f 0200 	mov.w	r2, #0
 800d8ee:	d124      	bne.n	800d93a <_dtoa_r+0x662>
 800d8f0:	4bac      	ldr	r3, [pc, #688]	@ (800dba4 <_dtoa_r+0x8cc>)
 800d8f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d8f6:	f7f2 fcc9 	bl	800028c <__adddf3>
 800d8fa:	4602      	mov	r2, r0
 800d8fc:	460b      	mov	r3, r1
 800d8fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d902:	f7f3 f909 	bl	8000b18 <__aeabi_dcmpgt>
 800d906:	2800      	cmp	r0, #0
 800d908:	d145      	bne.n	800d996 <_dtoa_r+0x6be>
 800d90a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d90e:	49a5      	ldr	r1, [pc, #660]	@ (800dba4 <_dtoa_r+0x8cc>)
 800d910:	2000      	movs	r0, #0
 800d912:	f7f2 fcb9 	bl	8000288 <__aeabi_dsub>
 800d916:	4602      	mov	r2, r0
 800d918:	460b      	mov	r3, r1
 800d91a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d91e:	f7f3 f8dd 	bl	8000adc <__aeabi_dcmplt>
 800d922:	2800      	cmp	r0, #0
 800d924:	f43f aef5 	beq.w	800d712 <_dtoa_r+0x43a>
 800d928:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d92a:	1e73      	subs	r3, r6, #1
 800d92c:	9315      	str	r3, [sp, #84]	@ 0x54
 800d92e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d932:	2b30      	cmp	r3, #48	@ 0x30
 800d934:	d0f8      	beq.n	800d928 <_dtoa_r+0x650>
 800d936:	9f04      	ldr	r7, [sp, #16]
 800d938:	e73e      	b.n	800d7b8 <_dtoa_r+0x4e0>
 800d93a:	4b9b      	ldr	r3, [pc, #620]	@ (800dba8 <_dtoa_r+0x8d0>)
 800d93c:	f7f2 fe5c 	bl	80005f8 <__aeabi_dmul>
 800d940:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d944:	e7bc      	b.n	800d8c0 <_dtoa_r+0x5e8>
 800d946:	d10c      	bne.n	800d962 <_dtoa_r+0x68a>
 800d948:	4b98      	ldr	r3, [pc, #608]	@ (800dbac <_dtoa_r+0x8d4>)
 800d94a:	2200      	movs	r2, #0
 800d94c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d950:	f7f2 fe52 	bl	80005f8 <__aeabi_dmul>
 800d954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d958:	f7f3 f8d4 	bl	8000b04 <__aeabi_dcmpge>
 800d95c:	2800      	cmp	r0, #0
 800d95e:	f000 8157 	beq.w	800dc10 <_dtoa_r+0x938>
 800d962:	2400      	movs	r4, #0
 800d964:	4625      	mov	r5, r4
 800d966:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d968:	43db      	mvns	r3, r3
 800d96a:	9304      	str	r3, [sp, #16]
 800d96c:	4656      	mov	r6, sl
 800d96e:	2700      	movs	r7, #0
 800d970:	4621      	mov	r1, r4
 800d972:	4658      	mov	r0, fp
 800d974:	f000 fbb4 	bl	800e0e0 <_Bfree>
 800d978:	2d00      	cmp	r5, #0
 800d97a:	d0dc      	beq.n	800d936 <_dtoa_r+0x65e>
 800d97c:	b12f      	cbz	r7, 800d98a <_dtoa_r+0x6b2>
 800d97e:	42af      	cmp	r7, r5
 800d980:	d003      	beq.n	800d98a <_dtoa_r+0x6b2>
 800d982:	4639      	mov	r1, r7
 800d984:	4658      	mov	r0, fp
 800d986:	f000 fbab 	bl	800e0e0 <_Bfree>
 800d98a:	4629      	mov	r1, r5
 800d98c:	4658      	mov	r0, fp
 800d98e:	f000 fba7 	bl	800e0e0 <_Bfree>
 800d992:	e7d0      	b.n	800d936 <_dtoa_r+0x65e>
 800d994:	9704      	str	r7, [sp, #16]
 800d996:	4633      	mov	r3, r6
 800d998:	461e      	mov	r6, r3
 800d99a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d99e:	2a39      	cmp	r2, #57	@ 0x39
 800d9a0:	d107      	bne.n	800d9b2 <_dtoa_r+0x6da>
 800d9a2:	459a      	cmp	sl, r3
 800d9a4:	d1f8      	bne.n	800d998 <_dtoa_r+0x6c0>
 800d9a6:	9a04      	ldr	r2, [sp, #16]
 800d9a8:	3201      	adds	r2, #1
 800d9aa:	9204      	str	r2, [sp, #16]
 800d9ac:	2230      	movs	r2, #48	@ 0x30
 800d9ae:	f88a 2000 	strb.w	r2, [sl]
 800d9b2:	781a      	ldrb	r2, [r3, #0]
 800d9b4:	3201      	adds	r2, #1
 800d9b6:	701a      	strb	r2, [r3, #0]
 800d9b8:	e7bd      	b.n	800d936 <_dtoa_r+0x65e>
 800d9ba:	4b7b      	ldr	r3, [pc, #492]	@ (800dba8 <_dtoa_r+0x8d0>)
 800d9bc:	2200      	movs	r2, #0
 800d9be:	f7f2 fe1b 	bl	80005f8 <__aeabi_dmul>
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	4604      	mov	r4, r0
 800d9c8:	460d      	mov	r5, r1
 800d9ca:	f7f3 f87d 	bl	8000ac8 <__aeabi_dcmpeq>
 800d9ce:	2800      	cmp	r0, #0
 800d9d0:	f43f aebb 	beq.w	800d74a <_dtoa_r+0x472>
 800d9d4:	e6f0      	b.n	800d7b8 <_dtoa_r+0x4e0>
 800d9d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d9d8:	2a00      	cmp	r2, #0
 800d9da:	f000 80db 	beq.w	800db94 <_dtoa_r+0x8bc>
 800d9de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9e0:	2a01      	cmp	r2, #1
 800d9e2:	f300 80bf 	bgt.w	800db64 <_dtoa_r+0x88c>
 800d9e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d9e8:	2a00      	cmp	r2, #0
 800d9ea:	f000 80b7 	beq.w	800db5c <_dtoa_r+0x884>
 800d9ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d9f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d9f4:	4646      	mov	r6, r8
 800d9f6:	9a08      	ldr	r2, [sp, #32]
 800d9f8:	2101      	movs	r1, #1
 800d9fa:	441a      	add	r2, r3
 800d9fc:	4658      	mov	r0, fp
 800d9fe:	4498      	add	r8, r3
 800da00:	9208      	str	r2, [sp, #32]
 800da02:	f000 fc21 	bl	800e248 <__i2b>
 800da06:	4605      	mov	r5, r0
 800da08:	b15e      	cbz	r6, 800da22 <_dtoa_r+0x74a>
 800da0a:	9b08      	ldr	r3, [sp, #32]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	dd08      	ble.n	800da22 <_dtoa_r+0x74a>
 800da10:	42b3      	cmp	r3, r6
 800da12:	9a08      	ldr	r2, [sp, #32]
 800da14:	bfa8      	it	ge
 800da16:	4633      	movge	r3, r6
 800da18:	eba8 0803 	sub.w	r8, r8, r3
 800da1c:	1af6      	subs	r6, r6, r3
 800da1e:	1ad3      	subs	r3, r2, r3
 800da20:	9308      	str	r3, [sp, #32]
 800da22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da24:	b1f3      	cbz	r3, 800da64 <_dtoa_r+0x78c>
 800da26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da28:	2b00      	cmp	r3, #0
 800da2a:	f000 80b7 	beq.w	800db9c <_dtoa_r+0x8c4>
 800da2e:	b18c      	cbz	r4, 800da54 <_dtoa_r+0x77c>
 800da30:	4629      	mov	r1, r5
 800da32:	4622      	mov	r2, r4
 800da34:	4658      	mov	r0, fp
 800da36:	f000 fcc7 	bl	800e3c8 <__pow5mult>
 800da3a:	464a      	mov	r2, r9
 800da3c:	4601      	mov	r1, r0
 800da3e:	4605      	mov	r5, r0
 800da40:	4658      	mov	r0, fp
 800da42:	f000 fc17 	bl	800e274 <__multiply>
 800da46:	4649      	mov	r1, r9
 800da48:	9004      	str	r0, [sp, #16]
 800da4a:	4658      	mov	r0, fp
 800da4c:	f000 fb48 	bl	800e0e0 <_Bfree>
 800da50:	9b04      	ldr	r3, [sp, #16]
 800da52:	4699      	mov	r9, r3
 800da54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da56:	1b1a      	subs	r2, r3, r4
 800da58:	d004      	beq.n	800da64 <_dtoa_r+0x78c>
 800da5a:	4649      	mov	r1, r9
 800da5c:	4658      	mov	r0, fp
 800da5e:	f000 fcb3 	bl	800e3c8 <__pow5mult>
 800da62:	4681      	mov	r9, r0
 800da64:	2101      	movs	r1, #1
 800da66:	4658      	mov	r0, fp
 800da68:	f000 fbee 	bl	800e248 <__i2b>
 800da6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da6e:	4604      	mov	r4, r0
 800da70:	2b00      	cmp	r3, #0
 800da72:	f000 81cf 	beq.w	800de14 <_dtoa_r+0xb3c>
 800da76:	461a      	mov	r2, r3
 800da78:	4601      	mov	r1, r0
 800da7a:	4658      	mov	r0, fp
 800da7c:	f000 fca4 	bl	800e3c8 <__pow5mult>
 800da80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da82:	2b01      	cmp	r3, #1
 800da84:	4604      	mov	r4, r0
 800da86:	f300 8095 	bgt.w	800dbb4 <_dtoa_r+0x8dc>
 800da8a:	9b02      	ldr	r3, [sp, #8]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	f040 8087 	bne.w	800dba0 <_dtoa_r+0x8c8>
 800da92:	9b03      	ldr	r3, [sp, #12]
 800da94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da98:	2b00      	cmp	r3, #0
 800da9a:	f040 8089 	bne.w	800dbb0 <_dtoa_r+0x8d8>
 800da9e:	9b03      	ldr	r3, [sp, #12]
 800daa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800daa4:	0d1b      	lsrs	r3, r3, #20
 800daa6:	051b      	lsls	r3, r3, #20
 800daa8:	b12b      	cbz	r3, 800dab6 <_dtoa_r+0x7de>
 800daaa:	9b08      	ldr	r3, [sp, #32]
 800daac:	3301      	adds	r3, #1
 800daae:	9308      	str	r3, [sp, #32]
 800dab0:	f108 0801 	add.w	r8, r8, #1
 800dab4:	2301      	movs	r3, #1
 800dab6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800daba:	2b00      	cmp	r3, #0
 800dabc:	f000 81b0 	beq.w	800de20 <_dtoa_r+0xb48>
 800dac0:	6923      	ldr	r3, [r4, #16]
 800dac2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dac6:	6918      	ldr	r0, [r3, #16]
 800dac8:	f000 fb72 	bl	800e1b0 <__hi0bits>
 800dacc:	f1c0 0020 	rsb	r0, r0, #32
 800dad0:	9b08      	ldr	r3, [sp, #32]
 800dad2:	4418      	add	r0, r3
 800dad4:	f010 001f 	ands.w	r0, r0, #31
 800dad8:	d077      	beq.n	800dbca <_dtoa_r+0x8f2>
 800dada:	f1c0 0320 	rsb	r3, r0, #32
 800dade:	2b04      	cmp	r3, #4
 800dae0:	dd6b      	ble.n	800dbba <_dtoa_r+0x8e2>
 800dae2:	9b08      	ldr	r3, [sp, #32]
 800dae4:	f1c0 001c 	rsb	r0, r0, #28
 800dae8:	4403      	add	r3, r0
 800daea:	4480      	add	r8, r0
 800daec:	4406      	add	r6, r0
 800daee:	9308      	str	r3, [sp, #32]
 800daf0:	f1b8 0f00 	cmp.w	r8, #0
 800daf4:	dd05      	ble.n	800db02 <_dtoa_r+0x82a>
 800daf6:	4649      	mov	r1, r9
 800daf8:	4642      	mov	r2, r8
 800dafa:	4658      	mov	r0, fp
 800dafc:	f000 fcbe 	bl	800e47c <__lshift>
 800db00:	4681      	mov	r9, r0
 800db02:	9b08      	ldr	r3, [sp, #32]
 800db04:	2b00      	cmp	r3, #0
 800db06:	dd05      	ble.n	800db14 <_dtoa_r+0x83c>
 800db08:	4621      	mov	r1, r4
 800db0a:	461a      	mov	r2, r3
 800db0c:	4658      	mov	r0, fp
 800db0e:	f000 fcb5 	bl	800e47c <__lshift>
 800db12:	4604      	mov	r4, r0
 800db14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800db16:	2b00      	cmp	r3, #0
 800db18:	d059      	beq.n	800dbce <_dtoa_r+0x8f6>
 800db1a:	4621      	mov	r1, r4
 800db1c:	4648      	mov	r0, r9
 800db1e:	f000 fd19 	bl	800e554 <__mcmp>
 800db22:	2800      	cmp	r0, #0
 800db24:	da53      	bge.n	800dbce <_dtoa_r+0x8f6>
 800db26:	1e7b      	subs	r3, r7, #1
 800db28:	9304      	str	r3, [sp, #16]
 800db2a:	4649      	mov	r1, r9
 800db2c:	2300      	movs	r3, #0
 800db2e:	220a      	movs	r2, #10
 800db30:	4658      	mov	r0, fp
 800db32:	f000 faf7 	bl	800e124 <__multadd>
 800db36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db38:	4681      	mov	r9, r0
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	f000 8172 	beq.w	800de24 <_dtoa_r+0xb4c>
 800db40:	2300      	movs	r3, #0
 800db42:	4629      	mov	r1, r5
 800db44:	220a      	movs	r2, #10
 800db46:	4658      	mov	r0, fp
 800db48:	f000 faec 	bl	800e124 <__multadd>
 800db4c:	9b00      	ldr	r3, [sp, #0]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	4605      	mov	r5, r0
 800db52:	dc67      	bgt.n	800dc24 <_dtoa_r+0x94c>
 800db54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db56:	2b02      	cmp	r3, #2
 800db58:	dc41      	bgt.n	800dbde <_dtoa_r+0x906>
 800db5a:	e063      	b.n	800dc24 <_dtoa_r+0x94c>
 800db5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800db5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800db62:	e746      	b.n	800d9f2 <_dtoa_r+0x71a>
 800db64:	9b07      	ldr	r3, [sp, #28]
 800db66:	1e5c      	subs	r4, r3, #1
 800db68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db6a:	42a3      	cmp	r3, r4
 800db6c:	bfbf      	itttt	lt
 800db6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800db70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800db72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800db74:	1ae3      	sublt	r3, r4, r3
 800db76:	bfb4      	ite	lt
 800db78:	18d2      	addlt	r2, r2, r3
 800db7a:	1b1c      	subge	r4, r3, r4
 800db7c:	9b07      	ldr	r3, [sp, #28]
 800db7e:	bfbc      	itt	lt
 800db80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800db82:	2400      	movlt	r4, #0
 800db84:	2b00      	cmp	r3, #0
 800db86:	bfb5      	itete	lt
 800db88:	eba8 0603 	sublt.w	r6, r8, r3
 800db8c:	9b07      	ldrge	r3, [sp, #28]
 800db8e:	2300      	movlt	r3, #0
 800db90:	4646      	movge	r6, r8
 800db92:	e730      	b.n	800d9f6 <_dtoa_r+0x71e>
 800db94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800db96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800db98:	4646      	mov	r6, r8
 800db9a:	e735      	b.n	800da08 <_dtoa_r+0x730>
 800db9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db9e:	e75c      	b.n	800da5a <_dtoa_r+0x782>
 800dba0:	2300      	movs	r3, #0
 800dba2:	e788      	b.n	800dab6 <_dtoa_r+0x7de>
 800dba4:	3fe00000 	.word	0x3fe00000
 800dba8:	40240000 	.word	0x40240000
 800dbac:	40140000 	.word	0x40140000
 800dbb0:	9b02      	ldr	r3, [sp, #8]
 800dbb2:	e780      	b.n	800dab6 <_dtoa_r+0x7de>
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dbb8:	e782      	b.n	800dac0 <_dtoa_r+0x7e8>
 800dbba:	d099      	beq.n	800daf0 <_dtoa_r+0x818>
 800dbbc:	9a08      	ldr	r2, [sp, #32]
 800dbbe:	331c      	adds	r3, #28
 800dbc0:	441a      	add	r2, r3
 800dbc2:	4498      	add	r8, r3
 800dbc4:	441e      	add	r6, r3
 800dbc6:	9208      	str	r2, [sp, #32]
 800dbc8:	e792      	b.n	800daf0 <_dtoa_r+0x818>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	e7f6      	b.n	800dbbc <_dtoa_r+0x8e4>
 800dbce:	9b07      	ldr	r3, [sp, #28]
 800dbd0:	9704      	str	r7, [sp, #16]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	dc20      	bgt.n	800dc18 <_dtoa_r+0x940>
 800dbd6:	9300      	str	r3, [sp, #0]
 800dbd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbda:	2b02      	cmp	r3, #2
 800dbdc:	dd1e      	ble.n	800dc1c <_dtoa_r+0x944>
 800dbde:	9b00      	ldr	r3, [sp, #0]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	f47f aec0 	bne.w	800d966 <_dtoa_r+0x68e>
 800dbe6:	4621      	mov	r1, r4
 800dbe8:	2205      	movs	r2, #5
 800dbea:	4658      	mov	r0, fp
 800dbec:	f000 fa9a 	bl	800e124 <__multadd>
 800dbf0:	4601      	mov	r1, r0
 800dbf2:	4604      	mov	r4, r0
 800dbf4:	4648      	mov	r0, r9
 800dbf6:	f000 fcad 	bl	800e554 <__mcmp>
 800dbfa:	2800      	cmp	r0, #0
 800dbfc:	f77f aeb3 	ble.w	800d966 <_dtoa_r+0x68e>
 800dc00:	4656      	mov	r6, sl
 800dc02:	2331      	movs	r3, #49	@ 0x31
 800dc04:	f806 3b01 	strb.w	r3, [r6], #1
 800dc08:	9b04      	ldr	r3, [sp, #16]
 800dc0a:	3301      	adds	r3, #1
 800dc0c:	9304      	str	r3, [sp, #16]
 800dc0e:	e6ae      	b.n	800d96e <_dtoa_r+0x696>
 800dc10:	9c07      	ldr	r4, [sp, #28]
 800dc12:	9704      	str	r7, [sp, #16]
 800dc14:	4625      	mov	r5, r4
 800dc16:	e7f3      	b.n	800dc00 <_dtoa_r+0x928>
 800dc18:	9b07      	ldr	r3, [sp, #28]
 800dc1a:	9300      	str	r3, [sp, #0]
 800dc1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	f000 8104 	beq.w	800de2c <_dtoa_r+0xb54>
 800dc24:	2e00      	cmp	r6, #0
 800dc26:	dd05      	ble.n	800dc34 <_dtoa_r+0x95c>
 800dc28:	4629      	mov	r1, r5
 800dc2a:	4632      	mov	r2, r6
 800dc2c:	4658      	mov	r0, fp
 800dc2e:	f000 fc25 	bl	800e47c <__lshift>
 800dc32:	4605      	mov	r5, r0
 800dc34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d05a      	beq.n	800dcf0 <_dtoa_r+0xa18>
 800dc3a:	6869      	ldr	r1, [r5, #4]
 800dc3c:	4658      	mov	r0, fp
 800dc3e:	f000 fa0f 	bl	800e060 <_Balloc>
 800dc42:	4606      	mov	r6, r0
 800dc44:	b928      	cbnz	r0, 800dc52 <_dtoa_r+0x97a>
 800dc46:	4b84      	ldr	r3, [pc, #528]	@ (800de58 <_dtoa_r+0xb80>)
 800dc48:	4602      	mov	r2, r0
 800dc4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dc4e:	f7ff bb5a 	b.w	800d306 <_dtoa_r+0x2e>
 800dc52:	692a      	ldr	r2, [r5, #16]
 800dc54:	3202      	adds	r2, #2
 800dc56:	0092      	lsls	r2, r2, #2
 800dc58:	f105 010c 	add.w	r1, r5, #12
 800dc5c:	300c      	adds	r0, #12
 800dc5e:	f7ff faa4 	bl	800d1aa <memcpy>
 800dc62:	2201      	movs	r2, #1
 800dc64:	4631      	mov	r1, r6
 800dc66:	4658      	mov	r0, fp
 800dc68:	f000 fc08 	bl	800e47c <__lshift>
 800dc6c:	f10a 0301 	add.w	r3, sl, #1
 800dc70:	9307      	str	r3, [sp, #28]
 800dc72:	9b00      	ldr	r3, [sp, #0]
 800dc74:	4453      	add	r3, sl
 800dc76:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dc78:	9b02      	ldr	r3, [sp, #8]
 800dc7a:	f003 0301 	and.w	r3, r3, #1
 800dc7e:	462f      	mov	r7, r5
 800dc80:	930a      	str	r3, [sp, #40]	@ 0x28
 800dc82:	4605      	mov	r5, r0
 800dc84:	9b07      	ldr	r3, [sp, #28]
 800dc86:	4621      	mov	r1, r4
 800dc88:	3b01      	subs	r3, #1
 800dc8a:	4648      	mov	r0, r9
 800dc8c:	9300      	str	r3, [sp, #0]
 800dc8e:	f7ff fa9a 	bl	800d1c6 <quorem>
 800dc92:	4639      	mov	r1, r7
 800dc94:	9002      	str	r0, [sp, #8]
 800dc96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800dc9a:	4648      	mov	r0, r9
 800dc9c:	f000 fc5a 	bl	800e554 <__mcmp>
 800dca0:	462a      	mov	r2, r5
 800dca2:	9008      	str	r0, [sp, #32]
 800dca4:	4621      	mov	r1, r4
 800dca6:	4658      	mov	r0, fp
 800dca8:	f000 fc70 	bl	800e58c <__mdiff>
 800dcac:	68c2      	ldr	r2, [r0, #12]
 800dcae:	4606      	mov	r6, r0
 800dcb0:	bb02      	cbnz	r2, 800dcf4 <_dtoa_r+0xa1c>
 800dcb2:	4601      	mov	r1, r0
 800dcb4:	4648      	mov	r0, r9
 800dcb6:	f000 fc4d 	bl	800e554 <__mcmp>
 800dcba:	4602      	mov	r2, r0
 800dcbc:	4631      	mov	r1, r6
 800dcbe:	4658      	mov	r0, fp
 800dcc0:	920e      	str	r2, [sp, #56]	@ 0x38
 800dcc2:	f000 fa0d 	bl	800e0e0 <_Bfree>
 800dcc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dcca:	9e07      	ldr	r6, [sp, #28]
 800dccc:	ea43 0102 	orr.w	r1, r3, r2
 800dcd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcd2:	4319      	orrs	r1, r3
 800dcd4:	d110      	bne.n	800dcf8 <_dtoa_r+0xa20>
 800dcd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dcda:	d029      	beq.n	800dd30 <_dtoa_r+0xa58>
 800dcdc:	9b08      	ldr	r3, [sp, #32]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	dd02      	ble.n	800dce8 <_dtoa_r+0xa10>
 800dce2:	9b02      	ldr	r3, [sp, #8]
 800dce4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800dce8:	9b00      	ldr	r3, [sp, #0]
 800dcea:	f883 8000 	strb.w	r8, [r3]
 800dcee:	e63f      	b.n	800d970 <_dtoa_r+0x698>
 800dcf0:	4628      	mov	r0, r5
 800dcf2:	e7bb      	b.n	800dc6c <_dtoa_r+0x994>
 800dcf4:	2201      	movs	r2, #1
 800dcf6:	e7e1      	b.n	800dcbc <_dtoa_r+0x9e4>
 800dcf8:	9b08      	ldr	r3, [sp, #32]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	db04      	blt.n	800dd08 <_dtoa_r+0xa30>
 800dcfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dd00:	430b      	orrs	r3, r1
 800dd02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dd04:	430b      	orrs	r3, r1
 800dd06:	d120      	bne.n	800dd4a <_dtoa_r+0xa72>
 800dd08:	2a00      	cmp	r2, #0
 800dd0a:	dded      	ble.n	800dce8 <_dtoa_r+0xa10>
 800dd0c:	4649      	mov	r1, r9
 800dd0e:	2201      	movs	r2, #1
 800dd10:	4658      	mov	r0, fp
 800dd12:	f000 fbb3 	bl	800e47c <__lshift>
 800dd16:	4621      	mov	r1, r4
 800dd18:	4681      	mov	r9, r0
 800dd1a:	f000 fc1b 	bl	800e554 <__mcmp>
 800dd1e:	2800      	cmp	r0, #0
 800dd20:	dc03      	bgt.n	800dd2a <_dtoa_r+0xa52>
 800dd22:	d1e1      	bne.n	800dce8 <_dtoa_r+0xa10>
 800dd24:	f018 0f01 	tst.w	r8, #1
 800dd28:	d0de      	beq.n	800dce8 <_dtoa_r+0xa10>
 800dd2a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd2e:	d1d8      	bne.n	800dce2 <_dtoa_r+0xa0a>
 800dd30:	9a00      	ldr	r2, [sp, #0]
 800dd32:	2339      	movs	r3, #57	@ 0x39
 800dd34:	7013      	strb	r3, [r2, #0]
 800dd36:	4633      	mov	r3, r6
 800dd38:	461e      	mov	r6, r3
 800dd3a:	3b01      	subs	r3, #1
 800dd3c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dd40:	2a39      	cmp	r2, #57	@ 0x39
 800dd42:	d052      	beq.n	800ddea <_dtoa_r+0xb12>
 800dd44:	3201      	adds	r2, #1
 800dd46:	701a      	strb	r2, [r3, #0]
 800dd48:	e612      	b.n	800d970 <_dtoa_r+0x698>
 800dd4a:	2a00      	cmp	r2, #0
 800dd4c:	dd07      	ble.n	800dd5e <_dtoa_r+0xa86>
 800dd4e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd52:	d0ed      	beq.n	800dd30 <_dtoa_r+0xa58>
 800dd54:	9a00      	ldr	r2, [sp, #0]
 800dd56:	f108 0301 	add.w	r3, r8, #1
 800dd5a:	7013      	strb	r3, [r2, #0]
 800dd5c:	e608      	b.n	800d970 <_dtoa_r+0x698>
 800dd5e:	9b07      	ldr	r3, [sp, #28]
 800dd60:	9a07      	ldr	r2, [sp, #28]
 800dd62:	f803 8c01 	strb.w	r8, [r3, #-1]
 800dd66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd68:	4293      	cmp	r3, r2
 800dd6a:	d028      	beq.n	800ddbe <_dtoa_r+0xae6>
 800dd6c:	4649      	mov	r1, r9
 800dd6e:	2300      	movs	r3, #0
 800dd70:	220a      	movs	r2, #10
 800dd72:	4658      	mov	r0, fp
 800dd74:	f000 f9d6 	bl	800e124 <__multadd>
 800dd78:	42af      	cmp	r7, r5
 800dd7a:	4681      	mov	r9, r0
 800dd7c:	f04f 0300 	mov.w	r3, #0
 800dd80:	f04f 020a 	mov.w	r2, #10
 800dd84:	4639      	mov	r1, r7
 800dd86:	4658      	mov	r0, fp
 800dd88:	d107      	bne.n	800dd9a <_dtoa_r+0xac2>
 800dd8a:	f000 f9cb 	bl	800e124 <__multadd>
 800dd8e:	4607      	mov	r7, r0
 800dd90:	4605      	mov	r5, r0
 800dd92:	9b07      	ldr	r3, [sp, #28]
 800dd94:	3301      	adds	r3, #1
 800dd96:	9307      	str	r3, [sp, #28]
 800dd98:	e774      	b.n	800dc84 <_dtoa_r+0x9ac>
 800dd9a:	f000 f9c3 	bl	800e124 <__multadd>
 800dd9e:	4629      	mov	r1, r5
 800dda0:	4607      	mov	r7, r0
 800dda2:	2300      	movs	r3, #0
 800dda4:	220a      	movs	r2, #10
 800dda6:	4658      	mov	r0, fp
 800dda8:	f000 f9bc 	bl	800e124 <__multadd>
 800ddac:	4605      	mov	r5, r0
 800ddae:	e7f0      	b.n	800dd92 <_dtoa_r+0xaba>
 800ddb0:	9b00      	ldr	r3, [sp, #0]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	bfcc      	ite	gt
 800ddb6:	461e      	movgt	r6, r3
 800ddb8:	2601      	movle	r6, #1
 800ddba:	4456      	add	r6, sl
 800ddbc:	2700      	movs	r7, #0
 800ddbe:	4649      	mov	r1, r9
 800ddc0:	2201      	movs	r2, #1
 800ddc2:	4658      	mov	r0, fp
 800ddc4:	f000 fb5a 	bl	800e47c <__lshift>
 800ddc8:	4621      	mov	r1, r4
 800ddca:	4681      	mov	r9, r0
 800ddcc:	f000 fbc2 	bl	800e554 <__mcmp>
 800ddd0:	2800      	cmp	r0, #0
 800ddd2:	dcb0      	bgt.n	800dd36 <_dtoa_r+0xa5e>
 800ddd4:	d102      	bne.n	800dddc <_dtoa_r+0xb04>
 800ddd6:	f018 0f01 	tst.w	r8, #1
 800ddda:	d1ac      	bne.n	800dd36 <_dtoa_r+0xa5e>
 800dddc:	4633      	mov	r3, r6
 800ddde:	461e      	mov	r6, r3
 800dde0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dde4:	2a30      	cmp	r2, #48	@ 0x30
 800dde6:	d0fa      	beq.n	800ddde <_dtoa_r+0xb06>
 800dde8:	e5c2      	b.n	800d970 <_dtoa_r+0x698>
 800ddea:	459a      	cmp	sl, r3
 800ddec:	d1a4      	bne.n	800dd38 <_dtoa_r+0xa60>
 800ddee:	9b04      	ldr	r3, [sp, #16]
 800ddf0:	3301      	adds	r3, #1
 800ddf2:	9304      	str	r3, [sp, #16]
 800ddf4:	2331      	movs	r3, #49	@ 0x31
 800ddf6:	f88a 3000 	strb.w	r3, [sl]
 800ddfa:	e5b9      	b.n	800d970 <_dtoa_r+0x698>
 800ddfc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ddfe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800de5c <_dtoa_r+0xb84>
 800de02:	b11b      	cbz	r3, 800de0c <_dtoa_r+0xb34>
 800de04:	f10a 0308 	add.w	r3, sl, #8
 800de08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800de0a:	6013      	str	r3, [r2, #0]
 800de0c:	4650      	mov	r0, sl
 800de0e:	b019      	add	sp, #100	@ 0x64
 800de10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de16:	2b01      	cmp	r3, #1
 800de18:	f77f ae37 	ble.w	800da8a <_dtoa_r+0x7b2>
 800de1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de1e:	930a      	str	r3, [sp, #40]	@ 0x28
 800de20:	2001      	movs	r0, #1
 800de22:	e655      	b.n	800dad0 <_dtoa_r+0x7f8>
 800de24:	9b00      	ldr	r3, [sp, #0]
 800de26:	2b00      	cmp	r3, #0
 800de28:	f77f aed6 	ble.w	800dbd8 <_dtoa_r+0x900>
 800de2c:	4656      	mov	r6, sl
 800de2e:	4621      	mov	r1, r4
 800de30:	4648      	mov	r0, r9
 800de32:	f7ff f9c8 	bl	800d1c6 <quorem>
 800de36:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800de3a:	f806 8b01 	strb.w	r8, [r6], #1
 800de3e:	9b00      	ldr	r3, [sp, #0]
 800de40:	eba6 020a 	sub.w	r2, r6, sl
 800de44:	4293      	cmp	r3, r2
 800de46:	ddb3      	ble.n	800ddb0 <_dtoa_r+0xad8>
 800de48:	4649      	mov	r1, r9
 800de4a:	2300      	movs	r3, #0
 800de4c:	220a      	movs	r2, #10
 800de4e:	4658      	mov	r0, fp
 800de50:	f000 f968 	bl	800e124 <__multadd>
 800de54:	4681      	mov	r9, r0
 800de56:	e7ea      	b.n	800de2e <_dtoa_r+0xb56>
 800de58:	0800f204 	.word	0x0800f204
 800de5c:	0800f188 	.word	0x0800f188

0800de60 <_free_r>:
 800de60:	b538      	push	{r3, r4, r5, lr}
 800de62:	4605      	mov	r5, r0
 800de64:	2900      	cmp	r1, #0
 800de66:	d041      	beq.n	800deec <_free_r+0x8c>
 800de68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de6c:	1f0c      	subs	r4, r1, #4
 800de6e:	2b00      	cmp	r3, #0
 800de70:	bfb8      	it	lt
 800de72:	18e4      	addlt	r4, r4, r3
 800de74:	f000 f8e8 	bl	800e048 <__malloc_lock>
 800de78:	4a1d      	ldr	r2, [pc, #116]	@ (800def0 <_free_r+0x90>)
 800de7a:	6813      	ldr	r3, [r2, #0]
 800de7c:	b933      	cbnz	r3, 800de8c <_free_r+0x2c>
 800de7e:	6063      	str	r3, [r4, #4]
 800de80:	6014      	str	r4, [r2, #0]
 800de82:	4628      	mov	r0, r5
 800de84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de88:	f000 b8e4 	b.w	800e054 <__malloc_unlock>
 800de8c:	42a3      	cmp	r3, r4
 800de8e:	d908      	bls.n	800dea2 <_free_r+0x42>
 800de90:	6820      	ldr	r0, [r4, #0]
 800de92:	1821      	adds	r1, r4, r0
 800de94:	428b      	cmp	r3, r1
 800de96:	bf01      	itttt	eq
 800de98:	6819      	ldreq	r1, [r3, #0]
 800de9a:	685b      	ldreq	r3, [r3, #4]
 800de9c:	1809      	addeq	r1, r1, r0
 800de9e:	6021      	streq	r1, [r4, #0]
 800dea0:	e7ed      	b.n	800de7e <_free_r+0x1e>
 800dea2:	461a      	mov	r2, r3
 800dea4:	685b      	ldr	r3, [r3, #4]
 800dea6:	b10b      	cbz	r3, 800deac <_free_r+0x4c>
 800dea8:	42a3      	cmp	r3, r4
 800deaa:	d9fa      	bls.n	800dea2 <_free_r+0x42>
 800deac:	6811      	ldr	r1, [r2, #0]
 800deae:	1850      	adds	r0, r2, r1
 800deb0:	42a0      	cmp	r0, r4
 800deb2:	d10b      	bne.n	800decc <_free_r+0x6c>
 800deb4:	6820      	ldr	r0, [r4, #0]
 800deb6:	4401      	add	r1, r0
 800deb8:	1850      	adds	r0, r2, r1
 800deba:	4283      	cmp	r3, r0
 800debc:	6011      	str	r1, [r2, #0]
 800debe:	d1e0      	bne.n	800de82 <_free_r+0x22>
 800dec0:	6818      	ldr	r0, [r3, #0]
 800dec2:	685b      	ldr	r3, [r3, #4]
 800dec4:	6053      	str	r3, [r2, #4]
 800dec6:	4408      	add	r0, r1
 800dec8:	6010      	str	r0, [r2, #0]
 800deca:	e7da      	b.n	800de82 <_free_r+0x22>
 800decc:	d902      	bls.n	800ded4 <_free_r+0x74>
 800dece:	230c      	movs	r3, #12
 800ded0:	602b      	str	r3, [r5, #0]
 800ded2:	e7d6      	b.n	800de82 <_free_r+0x22>
 800ded4:	6820      	ldr	r0, [r4, #0]
 800ded6:	1821      	adds	r1, r4, r0
 800ded8:	428b      	cmp	r3, r1
 800deda:	bf04      	itt	eq
 800dedc:	6819      	ldreq	r1, [r3, #0]
 800dede:	685b      	ldreq	r3, [r3, #4]
 800dee0:	6063      	str	r3, [r4, #4]
 800dee2:	bf04      	itt	eq
 800dee4:	1809      	addeq	r1, r1, r0
 800dee6:	6021      	streq	r1, [r4, #0]
 800dee8:	6054      	str	r4, [r2, #4]
 800deea:	e7ca      	b.n	800de82 <_free_r+0x22>
 800deec:	bd38      	pop	{r3, r4, r5, pc}
 800deee:	bf00      	nop
 800def0:	20003360 	.word	0x20003360

0800def4 <malloc>:
 800def4:	4b02      	ldr	r3, [pc, #8]	@ (800df00 <malloc+0xc>)
 800def6:	4601      	mov	r1, r0
 800def8:	6818      	ldr	r0, [r3, #0]
 800defa:	f000 b825 	b.w	800df48 <_malloc_r>
 800defe:	bf00      	nop
 800df00:	20000068 	.word	0x20000068

0800df04 <sbrk_aligned>:
 800df04:	b570      	push	{r4, r5, r6, lr}
 800df06:	4e0f      	ldr	r6, [pc, #60]	@ (800df44 <sbrk_aligned+0x40>)
 800df08:	460c      	mov	r4, r1
 800df0a:	6831      	ldr	r1, [r6, #0]
 800df0c:	4605      	mov	r5, r0
 800df0e:	b911      	cbnz	r1, 800df16 <sbrk_aligned+0x12>
 800df10:	f000 fe9a 	bl	800ec48 <_sbrk_r>
 800df14:	6030      	str	r0, [r6, #0]
 800df16:	4621      	mov	r1, r4
 800df18:	4628      	mov	r0, r5
 800df1a:	f000 fe95 	bl	800ec48 <_sbrk_r>
 800df1e:	1c43      	adds	r3, r0, #1
 800df20:	d103      	bne.n	800df2a <sbrk_aligned+0x26>
 800df22:	f04f 34ff 	mov.w	r4, #4294967295
 800df26:	4620      	mov	r0, r4
 800df28:	bd70      	pop	{r4, r5, r6, pc}
 800df2a:	1cc4      	adds	r4, r0, #3
 800df2c:	f024 0403 	bic.w	r4, r4, #3
 800df30:	42a0      	cmp	r0, r4
 800df32:	d0f8      	beq.n	800df26 <sbrk_aligned+0x22>
 800df34:	1a21      	subs	r1, r4, r0
 800df36:	4628      	mov	r0, r5
 800df38:	f000 fe86 	bl	800ec48 <_sbrk_r>
 800df3c:	3001      	adds	r0, #1
 800df3e:	d1f2      	bne.n	800df26 <sbrk_aligned+0x22>
 800df40:	e7ef      	b.n	800df22 <sbrk_aligned+0x1e>
 800df42:	bf00      	nop
 800df44:	2000335c 	.word	0x2000335c

0800df48 <_malloc_r>:
 800df48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df4c:	1ccd      	adds	r5, r1, #3
 800df4e:	f025 0503 	bic.w	r5, r5, #3
 800df52:	3508      	adds	r5, #8
 800df54:	2d0c      	cmp	r5, #12
 800df56:	bf38      	it	cc
 800df58:	250c      	movcc	r5, #12
 800df5a:	2d00      	cmp	r5, #0
 800df5c:	4606      	mov	r6, r0
 800df5e:	db01      	blt.n	800df64 <_malloc_r+0x1c>
 800df60:	42a9      	cmp	r1, r5
 800df62:	d904      	bls.n	800df6e <_malloc_r+0x26>
 800df64:	230c      	movs	r3, #12
 800df66:	6033      	str	r3, [r6, #0]
 800df68:	2000      	movs	r0, #0
 800df6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e044 <_malloc_r+0xfc>
 800df72:	f000 f869 	bl	800e048 <__malloc_lock>
 800df76:	f8d8 3000 	ldr.w	r3, [r8]
 800df7a:	461c      	mov	r4, r3
 800df7c:	bb44      	cbnz	r4, 800dfd0 <_malloc_r+0x88>
 800df7e:	4629      	mov	r1, r5
 800df80:	4630      	mov	r0, r6
 800df82:	f7ff ffbf 	bl	800df04 <sbrk_aligned>
 800df86:	1c43      	adds	r3, r0, #1
 800df88:	4604      	mov	r4, r0
 800df8a:	d158      	bne.n	800e03e <_malloc_r+0xf6>
 800df8c:	f8d8 4000 	ldr.w	r4, [r8]
 800df90:	4627      	mov	r7, r4
 800df92:	2f00      	cmp	r7, #0
 800df94:	d143      	bne.n	800e01e <_malloc_r+0xd6>
 800df96:	2c00      	cmp	r4, #0
 800df98:	d04b      	beq.n	800e032 <_malloc_r+0xea>
 800df9a:	6823      	ldr	r3, [r4, #0]
 800df9c:	4639      	mov	r1, r7
 800df9e:	4630      	mov	r0, r6
 800dfa0:	eb04 0903 	add.w	r9, r4, r3
 800dfa4:	f000 fe50 	bl	800ec48 <_sbrk_r>
 800dfa8:	4581      	cmp	r9, r0
 800dfaa:	d142      	bne.n	800e032 <_malloc_r+0xea>
 800dfac:	6821      	ldr	r1, [r4, #0]
 800dfae:	1a6d      	subs	r5, r5, r1
 800dfb0:	4629      	mov	r1, r5
 800dfb2:	4630      	mov	r0, r6
 800dfb4:	f7ff ffa6 	bl	800df04 <sbrk_aligned>
 800dfb8:	3001      	adds	r0, #1
 800dfba:	d03a      	beq.n	800e032 <_malloc_r+0xea>
 800dfbc:	6823      	ldr	r3, [r4, #0]
 800dfbe:	442b      	add	r3, r5
 800dfc0:	6023      	str	r3, [r4, #0]
 800dfc2:	f8d8 3000 	ldr.w	r3, [r8]
 800dfc6:	685a      	ldr	r2, [r3, #4]
 800dfc8:	bb62      	cbnz	r2, 800e024 <_malloc_r+0xdc>
 800dfca:	f8c8 7000 	str.w	r7, [r8]
 800dfce:	e00f      	b.n	800dff0 <_malloc_r+0xa8>
 800dfd0:	6822      	ldr	r2, [r4, #0]
 800dfd2:	1b52      	subs	r2, r2, r5
 800dfd4:	d420      	bmi.n	800e018 <_malloc_r+0xd0>
 800dfd6:	2a0b      	cmp	r2, #11
 800dfd8:	d917      	bls.n	800e00a <_malloc_r+0xc2>
 800dfda:	1961      	adds	r1, r4, r5
 800dfdc:	42a3      	cmp	r3, r4
 800dfde:	6025      	str	r5, [r4, #0]
 800dfe0:	bf18      	it	ne
 800dfe2:	6059      	strne	r1, [r3, #4]
 800dfe4:	6863      	ldr	r3, [r4, #4]
 800dfe6:	bf08      	it	eq
 800dfe8:	f8c8 1000 	streq.w	r1, [r8]
 800dfec:	5162      	str	r2, [r4, r5]
 800dfee:	604b      	str	r3, [r1, #4]
 800dff0:	4630      	mov	r0, r6
 800dff2:	f000 f82f 	bl	800e054 <__malloc_unlock>
 800dff6:	f104 000b 	add.w	r0, r4, #11
 800dffa:	1d23      	adds	r3, r4, #4
 800dffc:	f020 0007 	bic.w	r0, r0, #7
 800e000:	1ac2      	subs	r2, r0, r3
 800e002:	bf1c      	itt	ne
 800e004:	1a1b      	subne	r3, r3, r0
 800e006:	50a3      	strne	r3, [r4, r2]
 800e008:	e7af      	b.n	800df6a <_malloc_r+0x22>
 800e00a:	6862      	ldr	r2, [r4, #4]
 800e00c:	42a3      	cmp	r3, r4
 800e00e:	bf0c      	ite	eq
 800e010:	f8c8 2000 	streq.w	r2, [r8]
 800e014:	605a      	strne	r2, [r3, #4]
 800e016:	e7eb      	b.n	800dff0 <_malloc_r+0xa8>
 800e018:	4623      	mov	r3, r4
 800e01a:	6864      	ldr	r4, [r4, #4]
 800e01c:	e7ae      	b.n	800df7c <_malloc_r+0x34>
 800e01e:	463c      	mov	r4, r7
 800e020:	687f      	ldr	r7, [r7, #4]
 800e022:	e7b6      	b.n	800df92 <_malloc_r+0x4a>
 800e024:	461a      	mov	r2, r3
 800e026:	685b      	ldr	r3, [r3, #4]
 800e028:	42a3      	cmp	r3, r4
 800e02a:	d1fb      	bne.n	800e024 <_malloc_r+0xdc>
 800e02c:	2300      	movs	r3, #0
 800e02e:	6053      	str	r3, [r2, #4]
 800e030:	e7de      	b.n	800dff0 <_malloc_r+0xa8>
 800e032:	230c      	movs	r3, #12
 800e034:	6033      	str	r3, [r6, #0]
 800e036:	4630      	mov	r0, r6
 800e038:	f000 f80c 	bl	800e054 <__malloc_unlock>
 800e03c:	e794      	b.n	800df68 <_malloc_r+0x20>
 800e03e:	6005      	str	r5, [r0, #0]
 800e040:	e7d6      	b.n	800dff0 <_malloc_r+0xa8>
 800e042:	bf00      	nop
 800e044:	20003360 	.word	0x20003360

0800e048 <__malloc_lock>:
 800e048:	4801      	ldr	r0, [pc, #4]	@ (800e050 <__malloc_lock+0x8>)
 800e04a:	f7ff b8ac 	b.w	800d1a6 <__retarget_lock_acquire_recursive>
 800e04e:	bf00      	nop
 800e050:	20003358 	.word	0x20003358

0800e054 <__malloc_unlock>:
 800e054:	4801      	ldr	r0, [pc, #4]	@ (800e05c <__malloc_unlock+0x8>)
 800e056:	f7ff b8a7 	b.w	800d1a8 <__retarget_lock_release_recursive>
 800e05a:	bf00      	nop
 800e05c:	20003358 	.word	0x20003358

0800e060 <_Balloc>:
 800e060:	b570      	push	{r4, r5, r6, lr}
 800e062:	69c6      	ldr	r6, [r0, #28]
 800e064:	4604      	mov	r4, r0
 800e066:	460d      	mov	r5, r1
 800e068:	b976      	cbnz	r6, 800e088 <_Balloc+0x28>
 800e06a:	2010      	movs	r0, #16
 800e06c:	f7ff ff42 	bl	800def4 <malloc>
 800e070:	4602      	mov	r2, r0
 800e072:	61e0      	str	r0, [r4, #28]
 800e074:	b920      	cbnz	r0, 800e080 <_Balloc+0x20>
 800e076:	4b18      	ldr	r3, [pc, #96]	@ (800e0d8 <_Balloc+0x78>)
 800e078:	4818      	ldr	r0, [pc, #96]	@ (800e0dc <_Balloc+0x7c>)
 800e07a:	216b      	movs	r1, #107	@ 0x6b
 800e07c:	f000 fdf4 	bl	800ec68 <__assert_func>
 800e080:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e084:	6006      	str	r6, [r0, #0]
 800e086:	60c6      	str	r6, [r0, #12]
 800e088:	69e6      	ldr	r6, [r4, #28]
 800e08a:	68f3      	ldr	r3, [r6, #12]
 800e08c:	b183      	cbz	r3, 800e0b0 <_Balloc+0x50>
 800e08e:	69e3      	ldr	r3, [r4, #28]
 800e090:	68db      	ldr	r3, [r3, #12]
 800e092:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e096:	b9b8      	cbnz	r0, 800e0c8 <_Balloc+0x68>
 800e098:	2101      	movs	r1, #1
 800e09a:	fa01 f605 	lsl.w	r6, r1, r5
 800e09e:	1d72      	adds	r2, r6, #5
 800e0a0:	0092      	lsls	r2, r2, #2
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f000 fdfe 	bl	800eca4 <_calloc_r>
 800e0a8:	b160      	cbz	r0, 800e0c4 <_Balloc+0x64>
 800e0aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e0ae:	e00e      	b.n	800e0ce <_Balloc+0x6e>
 800e0b0:	2221      	movs	r2, #33	@ 0x21
 800e0b2:	2104      	movs	r1, #4
 800e0b4:	4620      	mov	r0, r4
 800e0b6:	f000 fdf5 	bl	800eca4 <_calloc_r>
 800e0ba:	69e3      	ldr	r3, [r4, #28]
 800e0bc:	60f0      	str	r0, [r6, #12]
 800e0be:	68db      	ldr	r3, [r3, #12]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d1e4      	bne.n	800e08e <_Balloc+0x2e>
 800e0c4:	2000      	movs	r0, #0
 800e0c6:	bd70      	pop	{r4, r5, r6, pc}
 800e0c8:	6802      	ldr	r2, [r0, #0]
 800e0ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e0d4:	e7f7      	b.n	800e0c6 <_Balloc+0x66>
 800e0d6:	bf00      	nop
 800e0d8:	0800f195 	.word	0x0800f195
 800e0dc:	0800f215 	.word	0x0800f215

0800e0e0 <_Bfree>:
 800e0e0:	b570      	push	{r4, r5, r6, lr}
 800e0e2:	69c6      	ldr	r6, [r0, #28]
 800e0e4:	4605      	mov	r5, r0
 800e0e6:	460c      	mov	r4, r1
 800e0e8:	b976      	cbnz	r6, 800e108 <_Bfree+0x28>
 800e0ea:	2010      	movs	r0, #16
 800e0ec:	f7ff ff02 	bl	800def4 <malloc>
 800e0f0:	4602      	mov	r2, r0
 800e0f2:	61e8      	str	r0, [r5, #28]
 800e0f4:	b920      	cbnz	r0, 800e100 <_Bfree+0x20>
 800e0f6:	4b09      	ldr	r3, [pc, #36]	@ (800e11c <_Bfree+0x3c>)
 800e0f8:	4809      	ldr	r0, [pc, #36]	@ (800e120 <_Bfree+0x40>)
 800e0fa:	218f      	movs	r1, #143	@ 0x8f
 800e0fc:	f000 fdb4 	bl	800ec68 <__assert_func>
 800e100:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e104:	6006      	str	r6, [r0, #0]
 800e106:	60c6      	str	r6, [r0, #12]
 800e108:	b13c      	cbz	r4, 800e11a <_Bfree+0x3a>
 800e10a:	69eb      	ldr	r3, [r5, #28]
 800e10c:	6862      	ldr	r2, [r4, #4]
 800e10e:	68db      	ldr	r3, [r3, #12]
 800e110:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e114:	6021      	str	r1, [r4, #0]
 800e116:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e11a:	bd70      	pop	{r4, r5, r6, pc}
 800e11c:	0800f195 	.word	0x0800f195
 800e120:	0800f215 	.word	0x0800f215

0800e124 <__multadd>:
 800e124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e128:	690d      	ldr	r5, [r1, #16]
 800e12a:	4607      	mov	r7, r0
 800e12c:	460c      	mov	r4, r1
 800e12e:	461e      	mov	r6, r3
 800e130:	f101 0c14 	add.w	ip, r1, #20
 800e134:	2000      	movs	r0, #0
 800e136:	f8dc 3000 	ldr.w	r3, [ip]
 800e13a:	b299      	uxth	r1, r3
 800e13c:	fb02 6101 	mla	r1, r2, r1, r6
 800e140:	0c1e      	lsrs	r6, r3, #16
 800e142:	0c0b      	lsrs	r3, r1, #16
 800e144:	fb02 3306 	mla	r3, r2, r6, r3
 800e148:	b289      	uxth	r1, r1
 800e14a:	3001      	adds	r0, #1
 800e14c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e150:	4285      	cmp	r5, r0
 800e152:	f84c 1b04 	str.w	r1, [ip], #4
 800e156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e15a:	dcec      	bgt.n	800e136 <__multadd+0x12>
 800e15c:	b30e      	cbz	r6, 800e1a2 <__multadd+0x7e>
 800e15e:	68a3      	ldr	r3, [r4, #8]
 800e160:	42ab      	cmp	r3, r5
 800e162:	dc19      	bgt.n	800e198 <__multadd+0x74>
 800e164:	6861      	ldr	r1, [r4, #4]
 800e166:	4638      	mov	r0, r7
 800e168:	3101      	adds	r1, #1
 800e16a:	f7ff ff79 	bl	800e060 <_Balloc>
 800e16e:	4680      	mov	r8, r0
 800e170:	b928      	cbnz	r0, 800e17e <__multadd+0x5a>
 800e172:	4602      	mov	r2, r0
 800e174:	4b0c      	ldr	r3, [pc, #48]	@ (800e1a8 <__multadd+0x84>)
 800e176:	480d      	ldr	r0, [pc, #52]	@ (800e1ac <__multadd+0x88>)
 800e178:	21ba      	movs	r1, #186	@ 0xba
 800e17a:	f000 fd75 	bl	800ec68 <__assert_func>
 800e17e:	6922      	ldr	r2, [r4, #16]
 800e180:	3202      	adds	r2, #2
 800e182:	f104 010c 	add.w	r1, r4, #12
 800e186:	0092      	lsls	r2, r2, #2
 800e188:	300c      	adds	r0, #12
 800e18a:	f7ff f80e 	bl	800d1aa <memcpy>
 800e18e:	4621      	mov	r1, r4
 800e190:	4638      	mov	r0, r7
 800e192:	f7ff ffa5 	bl	800e0e0 <_Bfree>
 800e196:	4644      	mov	r4, r8
 800e198:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e19c:	3501      	adds	r5, #1
 800e19e:	615e      	str	r6, [r3, #20]
 800e1a0:	6125      	str	r5, [r4, #16]
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1a8:	0800f204 	.word	0x0800f204
 800e1ac:	0800f215 	.word	0x0800f215

0800e1b0 <__hi0bits>:
 800e1b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	bf36      	itet	cc
 800e1b8:	0403      	lslcc	r3, r0, #16
 800e1ba:	2000      	movcs	r0, #0
 800e1bc:	2010      	movcc	r0, #16
 800e1be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e1c2:	bf3c      	itt	cc
 800e1c4:	021b      	lslcc	r3, r3, #8
 800e1c6:	3008      	addcc	r0, #8
 800e1c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e1cc:	bf3c      	itt	cc
 800e1ce:	011b      	lslcc	r3, r3, #4
 800e1d0:	3004      	addcc	r0, #4
 800e1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1d6:	bf3c      	itt	cc
 800e1d8:	009b      	lslcc	r3, r3, #2
 800e1da:	3002      	addcc	r0, #2
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	db05      	blt.n	800e1ec <__hi0bits+0x3c>
 800e1e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e1e4:	f100 0001 	add.w	r0, r0, #1
 800e1e8:	bf08      	it	eq
 800e1ea:	2020      	moveq	r0, #32
 800e1ec:	4770      	bx	lr

0800e1ee <__lo0bits>:
 800e1ee:	6803      	ldr	r3, [r0, #0]
 800e1f0:	4602      	mov	r2, r0
 800e1f2:	f013 0007 	ands.w	r0, r3, #7
 800e1f6:	d00b      	beq.n	800e210 <__lo0bits+0x22>
 800e1f8:	07d9      	lsls	r1, r3, #31
 800e1fa:	d421      	bmi.n	800e240 <__lo0bits+0x52>
 800e1fc:	0798      	lsls	r0, r3, #30
 800e1fe:	bf49      	itett	mi
 800e200:	085b      	lsrmi	r3, r3, #1
 800e202:	089b      	lsrpl	r3, r3, #2
 800e204:	2001      	movmi	r0, #1
 800e206:	6013      	strmi	r3, [r2, #0]
 800e208:	bf5c      	itt	pl
 800e20a:	6013      	strpl	r3, [r2, #0]
 800e20c:	2002      	movpl	r0, #2
 800e20e:	4770      	bx	lr
 800e210:	b299      	uxth	r1, r3
 800e212:	b909      	cbnz	r1, 800e218 <__lo0bits+0x2a>
 800e214:	0c1b      	lsrs	r3, r3, #16
 800e216:	2010      	movs	r0, #16
 800e218:	b2d9      	uxtb	r1, r3
 800e21a:	b909      	cbnz	r1, 800e220 <__lo0bits+0x32>
 800e21c:	3008      	adds	r0, #8
 800e21e:	0a1b      	lsrs	r3, r3, #8
 800e220:	0719      	lsls	r1, r3, #28
 800e222:	bf04      	itt	eq
 800e224:	091b      	lsreq	r3, r3, #4
 800e226:	3004      	addeq	r0, #4
 800e228:	0799      	lsls	r1, r3, #30
 800e22a:	bf04      	itt	eq
 800e22c:	089b      	lsreq	r3, r3, #2
 800e22e:	3002      	addeq	r0, #2
 800e230:	07d9      	lsls	r1, r3, #31
 800e232:	d403      	bmi.n	800e23c <__lo0bits+0x4e>
 800e234:	085b      	lsrs	r3, r3, #1
 800e236:	f100 0001 	add.w	r0, r0, #1
 800e23a:	d003      	beq.n	800e244 <__lo0bits+0x56>
 800e23c:	6013      	str	r3, [r2, #0]
 800e23e:	4770      	bx	lr
 800e240:	2000      	movs	r0, #0
 800e242:	4770      	bx	lr
 800e244:	2020      	movs	r0, #32
 800e246:	4770      	bx	lr

0800e248 <__i2b>:
 800e248:	b510      	push	{r4, lr}
 800e24a:	460c      	mov	r4, r1
 800e24c:	2101      	movs	r1, #1
 800e24e:	f7ff ff07 	bl	800e060 <_Balloc>
 800e252:	4602      	mov	r2, r0
 800e254:	b928      	cbnz	r0, 800e262 <__i2b+0x1a>
 800e256:	4b05      	ldr	r3, [pc, #20]	@ (800e26c <__i2b+0x24>)
 800e258:	4805      	ldr	r0, [pc, #20]	@ (800e270 <__i2b+0x28>)
 800e25a:	f240 1145 	movw	r1, #325	@ 0x145
 800e25e:	f000 fd03 	bl	800ec68 <__assert_func>
 800e262:	2301      	movs	r3, #1
 800e264:	6144      	str	r4, [r0, #20]
 800e266:	6103      	str	r3, [r0, #16]
 800e268:	bd10      	pop	{r4, pc}
 800e26a:	bf00      	nop
 800e26c:	0800f204 	.word	0x0800f204
 800e270:	0800f215 	.word	0x0800f215

0800e274 <__multiply>:
 800e274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e278:	4614      	mov	r4, r2
 800e27a:	690a      	ldr	r2, [r1, #16]
 800e27c:	6923      	ldr	r3, [r4, #16]
 800e27e:	429a      	cmp	r2, r3
 800e280:	bfa8      	it	ge
 800e282:	4623      	movge	r3, r4
 800e284:	460f      	mov	r7, r1
 800e286:	bfa4      	itt	ge
 800e288:	460c      	movge	r4, r1
 800e28a:	461f      	movge	r7, r3
 800e28c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e290:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e294:	68a3      	ldr	r3, [r4, #8]
 800e296:	6861      	ldr	r1, [r4, #4]
 800e298:	eb0a 0609 	add.w	r6, sl, r9
 800e29c:	42b3      	cmp	r3, r6
 800e29e:	b085      	sub	sp, #20
 800e2a0:	bfb8      	it	lt
 800e2a2:	3101      	addlt	r1, #1
 800e2a4:	f7ff fedc 	bl	800e060 <_Balloc>
 800e2a8:	b930      	cbnz	r0, 800e2b8 <__multiply+0x44>
 800e2aa:	4602      	mov	r2, r0
 800e2ac:	4b44      	ldr	r3, [pc, #272]	@ (800e3c0 <__multiply+0x14c>)
 800e2ae:	4845      	ldr	r0, [pc, #276]	@ (800e3c4 <__multiply+0x150>)
 800e2b0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e2b4:	f000 fcd8 	bl	800ec68 <__assert_func>
 800e2b8:	f100 0514 	add.w	r5, r0, #20
 800e2bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e2c0:	462b      	mov	r3, r5
 800e2c2:	2200      	movs	r2, #0
 800e2c4:	4543      	cmp	r3, r8
 800e2c6:	d321      	bcc.n	800e30c <__multiply+0x98>
 800e2c8:	f107 0114 	add.w	r1, r7, #20
 800e2cc:	f104 0214 	add.w	r2, r4, #20
 800e2d0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e2d4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e2d8:	9302      	str	r3, [sp, #8]
 800e2da:	1b13      	subs	r3, r2, r4
 800e2dc:	3b15      	subs	r3, #21
 800e2de:	f023 0303 	bic.w	r3, r3, #3
 800e2e2:	3304      	adds	r3, #4
 800e2e4:	f104 0715 	add.w	r7, r4, #21
 800e2e8:	42ba      	cmp	r2, r7
 800e2ea:	bf38      	it	cc
 800e2ec:	2304      	movcc	r3, #4
 800e2ee:	9301      	str	r3, [sp, #4]
 800e2f0:	9b02      	ldr	r3, [sp, #8]
 800e2f2:	9103      	str	r1, [sp, #12]
 800e2f4:	428b      	cmp	r3, r1
 800e2f6:	d80c      	bhi.n	800e312 <__multiply+0x9e>
 800e2f8:	2e00      	cmp	r6, #0
 800e2fa:	dd03      	ble.n	800e304 <__multiply+0x90>
 800e2fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e300:	2b00      	cmp	r3, #0
 800e302:	d05b      	beq.n	800e3bc <__multiply+0x148>
 800e304:	6106      	str	r6, [r0, #16]
 800e306:	b005      	add	sp, #20
 800e308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e30c:	f843 2b04 	str.w	r2, [r3], #4
 800e310:	e7d8      	b.n	800e2c4 <__multiply+0x50>
 800e312:	f8b1 a000 	ldrh.w	sl, [r1]
 800e316:	f1ba 0f00 	cmp.w	sl, #0
 800e31a:	d024      	beq.n	800e366 <__multiply+0xf2>
 800e31c:	f104 0e14 	add.w	lr, r4, #20
 800e320:	46a9      	mov	r9, r5
 800e322:	f04f 0c00 	mov.w	ip, #0
 800e326:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e32a:	f8d9 3000 	ldr.w	r3, [r9]
 800e32e:	fa1f fb87 	uxth.w	fp, r7
 800e332:	b29b      	uxth	r3, r3
 800e334:	fb0a 330b 	mla	r3, sl, fp, r3
 800e338:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e33c:	f8d9 7000 	ldr.w	r7, [r9]
 800e340:	4463      	add	r3, ip
 800e342:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e346:	fb0a c70b 	mla	r7, sl, fp, ip
 800e34a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e34e:	b29b      	uxth	r3, r3
 800e350:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e354:	4572      	cmp	r2, lr
 800e356:	f849 3b04 	str.w	r3, [r9], #4
 800e35a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e35e:	d8e2      	bhi.n	800e326 <__multiply+0xb2>
 800e360:	9b01      	ldr	r3, [sp, #4]
 800e362:	f845 c003 	str.w	ip, [r5, r3]
 800e366:	9b03      	ldr	r3, [sp, #12]
 800e368:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e36c:	3104      	adds	r1, #4
 800e36e:	f1b9 0f00 	cmp.w	r9, #0
 800e372:	d021      	beq.n	800e3b8 <__multiply+0x144>
 800e374:	682b      	ldr	r3, [r5, #0]
 800e376:	f104 0c14 	add.w	ip, r4, #20
 800e37a:	46ae      	mov	lr, r5
 800e37c:	f04f 0a00 	mov.w	sl, #0
 800e380:	f8bc b000 	ldrh.w	fp, [ip]
 800e384:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e388:	fb09 770b 	mla	r7, r9, fp, r7
 800e38c:	4457      	add	r7, sl
 800e38e:	b29b      	uxth	r3, r3
 800e390:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e394:	f84e 3b04 	str.w	r3, [lr], #4
 800e398:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e39c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e3a0:	f8be 3000 	ldrh.w	r3, [lr]
 800e3a4:	fb09 330a 	mla	r3, r9, sl, r3
 800e3a8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e3ac:	4562      	cmp	r2, ip
 800e3ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e3b2:	d8e5      	bhi.n	800e380 <__multiply+0x10c>
 800e3b4:	9f01      	ldr	r7, [sp, #4]
 800e3b6:	51eb      	str	r3, [r5, r7]
 800e3b8:	3504      	adds	r5, #4
 800e3ba:	e799      	b.n	800e2f0 <__multiply+0x7c>
 800e3bc:	3e01      	subs	r6, #1
 800e3be:	e79b      	b.n	800e2f8 <__multiply+0x84>
 800e3c0:	0800f204 	.word	0x0800f204
 800e3c4:	0800f215 	.word	0x0800f215

0800e3c8 <__pow5mult>:
 800e3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3cc:	4615      	mov	r5, r2
 800e3ce:	f012 0203 	ands.w	r2, r2, #3
 800e3d2:	4607      	mov	r7, r0
 800e3d4:	460e      	mov	r6, r1
 800e3d6:	d007      	beq.n	800e3e8 <__pow5mult+0x20>
 800e3d8:	4c25      	ldr	r4, [pc, #148]	@ (800e470 <__pow5mult+0xa8>)
 800e3da:	3a01      	subs	r2, #1
 800e3dc:	2300      	movs	r3, #0
 800e3de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e3e2:	f7ff fe9f 	bl	800e124 <__multadd>
 800e3e6:	4606      	mov	r6, r0
 800e3e8:	10ad      	asrs	r5, r5, #2
 800e3ea:	d03d      	beq.n	800e468 <__pow5mult+0xa0>
 800e3ec:	69fc      	ldr	r4, [r7, #28]
 800e3ee:	b97c      	cbnz	r4, 800e410 <__pow5mult+0x48>
 800e3f0:	2010      	movs	r0, #16
 800e3f2:	f7ff fd7f 	bl	800def4 <malloc>
 800e3f6:	4602      	mov	r2, r0
 800e3f8:	61f8      	str	r0, [r7, #28]
 800e3fa:	b928      	cbnz	r0, 800e408 <__pow5mult+0x40>
 800e3fc:	4b1d      	ldr	r3, [pc, #116]	@ (800e474 <__pow5mult+0xac>)
 800e3fe:	481e      	ldr	r0, [pc, #120]	@ (800e478 <__pow5mult+0xb0>)
 800e400:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e404:	f000 fc30 	bl	800ec68 <__assert_func>
 800e408:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e40c:	6004      	str	r4, [r0, #0]
 800e40e:	60c4      	str	r4, [r0, #12]
 800e410:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e414:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e418:	b94c      	cbnz	r4, 800e42e <__pow5mult+0x66>
 800e41a:	f240 2171 	movw	r1, #625	@ 0x271
 800e41e:	4638      	mov	r0, r7
 800e420:	f7ff ff12 	bl	800e248 <__i2b>
 800e424:	2300      	movs	r3, #0
 800e426:	f8c8 0008 	str.w	r0, [r8, #8]
 800e42a:	4604      	mov	r4, r0
 800e42c:	6003      	str	r3, [r0, #0]
 800e42e:	f04f 0900 	mov.w	r9, #0
 800e432:	07eb      	lsls	r3, r5, #31
 800e434:	d50a      	bpl.n	800e44c <__pow5mult+0x84>
 800e436:	4631      	mov	r1, r6
 800e438:	4622      	mov	r2, r4
 800e43a:	4638      	mov	r0, r7
 800e43c:	f7ff ff1a 	bl	800e274 <__multiply>
 800e440:	4631      	mov	r1, r6
 800e442:	4680      	mov	r8, r0
 800e444:	4638      	mov	r0, r7
 800e446:	f7ff fe4b 	bl	800e0e0 <_Bfree>
 800e44a:	4646      	mov	r6, r8
 800e44c:	106d      	asrs	r5, r5, #1
 800e44e:	d00b      	beq.n	800e468 <__pow5mult+0xa0>
 800e450:	6820      	ldr	r0, [r4, #0]
 800e452:	b938      	cbnz	r0, 800e464 <__pow5mult+0x9c>
 800e454:	4622      	mov	r2, r4
 800e456:	4621      	mov	r1, r4
 800e458:	4638      	mov	r0, r7
 800e45a:	f7ff ff0b 	bl	800e274 <__multiply>
 800e45e:	6020      	str	r0, [r4, #0]
 800e460:	f8c0 9000 	str.w	r9, [r0]
 800e464:	4604      	mov	r4, r0
 800e466:	e7e4      	b.n	800e432 <__pow5mult+0x6a>
 800e468:	4630      	mov	r0, r6
 800e46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e46e:	bf00      	nop
 800e470:	0800f270 	.word	0x0800f270
 800e474:	0800f195 	.word	0x0800f195
 800e478:	0800f215 	.word	0x0800f215

0800e47c <__lshift>:
 800e47c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e480:	460c      	mov	r4, r1
 800e482:	6849      	ldr	r1, [r1, #4]
 800e484:	6923      	ldr	r3, [r4, #16]
 800e486:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e48a:	68a3      	ldr	r3, [r4, #8]
 800e48c:	4607      	mov	r7, r0
 800e48e:	4691      	mov	r9, r2
 800e490:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e494:	f108 0601 	add.w	r6, r8, #1
 800e498:	42b3      	cmp	r3, r6
 800e49a:	db0b      	blt.n	800e4b4 <__lshift+0x38>
 800e49c:	4638      	mov	r0, r7
 800e49e:	f7ff fddf 	bl	800e060 <_Balloc>
 800e4a2:	4605      	mov	r5, r0
 800e4a4:	b948      	cbnz	r0, 800e4ba <__lshift+0x3e>
 800e4a6:	4602      	mov	r2, r0
 800e4a8:	4b28      	ldr	r3, [pc, #160]	@ (800e54c <__lshift+0xd0>)
 800e4aa:	4829      	ldr	r0, [pc, #164]	@ (800e550 <__lshift+0xd4>)
 800e4ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e4b0:	f000 fbda 	bl	800ec68 <__assert_func>
 800e4b4:	3101      	adds	r1, #1
 800e4b6:	005b      	lsls	r3, r3, #1
 800e4b8:	e7ee      	b.n	800e498 <__lshift+0x1c>
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	f100 0114 	add.w	r1, r0, #20
 800e4c0:	f100 0210 	add.w	r2, r0, #16
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	4553      	cmp	r3, sl
 800e4c8:	db33      	blt.n	800e532 <__lshift+0xb6>
 800e4ca:	6920      	ldr	r0, [r4, #16]
 800e4cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4d0:	f104 0314 	add.w	r3, r4, #20
 800e4d4:	f019 091f 	ands.w	r9, r9, #31
 800e4d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e4dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e4e0:	d02b      	beq.n	800e53a <__lshift+0xbe>
 800e4e2:	f1c9 0e20 	rsb	lr, r9, #32
 800e4e6:	468a      	mov	sl, r1
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	6818      	ldr	r0, [r3, #0]
 800e4ec:	fa00 f009 	lsl.w	r0, r0, r9
 800e4f0:	4310      	orrs	r0, r2
 800e4f2:	f84a 0b04 	str.w	r0, [sl], #4
 800e4f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4fa:	459c      	cmp	ip, r3
 800e4fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800e500:	d8f3      	bhi.n	800e4ea <__lshift+0x6e>
 800e502:	ebac 0304 	sub.w	r3, ip, r4
 800e506:	3b15      	subs	r3, #21
 800e508:	f023 0303 	bic.w	r3, r3, #3
 800e50c:	3304      	adds	r3, #4
 800e50e:	f104 0015 	add.w	r0, r4, #21
 800e512:	4584      	cmp	ip, r0
 800e514:	bf38      	it	cc
 800e516:	2304      	movcc	r3, #4
 800e518:	50ca      	str	r2, [r1, r3]
 800e51a:	b10a      	cbz	r2, 800e520 <__lshift+0xa4>
 800e51c:	f108 0602 	add.w	r6, r8, #2
 800e520:	3e01      	subs	r6, #1
 800e522:	4638      	mov	r0, r7
 800e524:	612e      	str	r6, [r5, #16]
 800e526:	4621      	mov	r1, r4
 800e528:	f7ff fdda 	bl	800e0e0 <_Bfree>
 800e52c:	4628      	mov	r0, r5
 800e52e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e532:	f842 0f04 	str.w	r0, [r2, #4]!
 800e536:	3301      	adds	r3, #1
 800e538:	e7c5      	b.n	800e4c6 <__lshift+0x4a>
 800e53a:	3904      	subs	r1, #4
 800e53c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e540:	f841 2f04 	str.w	r2, [r1, #4]!
 800e544:	459c      	cmp	ip, r3
 800e546:	d8f9      	bhi.n	800e53c <__lshift+0xc0>
 800e548:	e7ea      	b.n	800e520 <__lshift+0xa4>
 800e54a:	bf00      	nop
 800e54c:	0800f204 	.word	0x0800f204
 800e550:	0800f215 	.word	0x0800f215

0800e554 <__mcmp>:
 800e554:	690a      	ldr	r2, [r1, #16]
 800e556:	4603      	mov	r3, r0
 800e558:	6900      	ldr	r0, [r0, #16]
 800e55a:	1a80      	subs	r0, r0, r2
 800e55c:	b530      	push	{r4, r5, lr}
 800e55e:	d10e      	bne.n	800e57e <__mcmp+0x2a>
 800e560:	3314      	adds	r3, #20
 800e562:	3114      	adds	r1, #20
 800e564:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e568:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e56c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e570:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e574:	4295      	cmp	r5, r2
 800e576:	d003      	beq.n	800e580 <__mcmp+0x2c>
 800e578:	d205      	bcs.n	800e586 <__mcmp+0x32>
 800e57a:	f04f 30ff 	mov.w	r0, #4294967295
 800e57e:	bd30      	pop	{r4, r5, pc}
 800e580:	42a3      	cmp	r3, r4
 800e582:	d3f3      	bcc.n	800e56c <__mcmp+0x18>
 800e584:	e7fb      	b.n	800e57e <__mcmp+0x2a>
 800e586:	2001      	movs	r0, #1
 800e588:	e7f9      	b.n	800e57e <__mcmp+0x2a>
	...

0800e58c <__mdiff>:
 800e58c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e590:	4689      	mov	r9, r1
 800e592:	4606      	mov	r6, r0
 800e594:	4611      	mov	r1, r2
 800e596:	4648      	mov	r0, r9
 800e598:	4614      	mov	r4, r2
 800e59a:	f7ff ffdb 	bl	800e554 <__mcmp>
 800e59e:	1e05      	subs	r5, r0, #0
 800e5a0:	d112      	bne.n	800e5c8 <__mdiff+0x3c>
 800e5a2:	4629      	mov	r1, r5
 800e5a4:	4630      	mov	r0, r6
 800e5a6:	f7ff fd5b 	bl	800e060 <_Balloc>
 800e5aa:	4602      	mov	r2, r0
 800e5ac:	b928      	cbnz	r0, 800e5ba <__mdiff+0x2e>
 800e5ae:	4b3f      	ldr	r3, [pc, #252]	@ (800e6ac <__mdiff+0x120>)
 800e5b0:	f240 2137 	movw	r1, #567	@ 0x237
 800e5b4:	483e      	ldr	r0, [pc, #248]	@ (800e6b0 <__mdiff+0x124>)
 800e5b6:	f000 fb57 	bl	800ec68 <__assert_func>
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e5c0:	4610      	mov	r0, r2
 800e5c2:	b003      	add	sp, #12
 800e5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5c8:	bfbc      	itt	lt
 800e5ca:	464b      	movlt	r3, r9
 800e5cc:	46a1      	movlt	r9, r4
 800e5ce:	4630      	mov	r0, r6
 800e5d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e5d4:	bfba      	itte	lt
 800e5d6:	461c      	movlt	r4, r3
 800e5d8:	2501      	movlt	r5, #1
 800e5da:	2500      	movge	r5, #0
 800e5dc:	f7ff fd40 	bl	800e060 <_Balloc>
 800e5e0:	4602      	mov	r2, r0
 800e5e2:	b918      	cbnz	r0, 800e5ec <__mdiff+0x60>
 800e5e4:	4b31      	ldr	r3, [pc, #196]	@ (800e6ac <__mdiff+0x120>)
 800e5e6:	f240 2145 	movw	r1, #581	@ 0x245
 800e5ea:	e7e3      	b.n	800e5b4 <__mdiff+0x28>
 800e5ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e5f0:	6926      	ldr	r6, [r4, #16]
 800e5f2:	60c5      	str	r5, [r0, #12]
 800e5f4:	f109 0310 	add.w	r3, r9, #16
 800e5f8:	f109 0514 	add.w	r5, r9, #20
 800e5fc:	f104 0e14 	add.w	lr, r4, #20
 800e600:	f100 0b14 	add.w	fp, r0, #20
 800e604:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e608:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e60c:	9301      	str	r3, [sp, #4]
 800e60e:	46d9      	mov	r9, fp
 800e610:	f04f 0c00 	mov.w	ip, #0
 800e614:	9b01      	ldr	r3, [sp, #4]
 800e616:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e61a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e61e:	9301      	str	r3, [sp, #4]
 800e620:	fa1f f38a 	uxth.w	r3, sl
 800e624:	4619      	mov	r1, r3
 800e626:	b283      	uxth	r3, r0
 800e628:	1acb      	subs	r3, r1, r3
 800e62a:	0c00      	lsrs	r0, r0, #16
 800e62c:	4463      	add	r3, ip
 800e62e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e632:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e636:	b29b      	uxth	r3, r3
 800e638:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e63c:	4576      	cmp	r6, lr
 800e63e:	f849 3b04 	str.w	r3, [r9], #4
 800e642:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e646:	d8e5      	bhi.n	800e614 <__mdiff+0x88>
 800e648:	1b33      	subs	r3, r6, r4
 800e64a:	3b15      	subs	r3, #21
 800e64c:	f023 0303 	bic.w	r3, r3, #3
 800e650:	3415      	adds	r4, #21
 800e652:	3304      	adds	r3, #4
 800e654:	42a6      	cmp	r6, r4
 800e656:	bf38      	it	cc
 800e658:	2304      	movcc	r3, #4
 800e65a:	441d      	add	r5, r3
 800e65c:	445b      	add	r3, fp
 800e65e:	461e      	mov	r6, r3
 800e660:	462c      	mov	r4, r5
 800e662:	4544      	cmp	r4, r8
 800e664:	d30e      	bcc.n	800e684 <__mdiff+0xf8>
 800e666:	f108 0103 	add.w	r1, r8, #3
 800e66a:	1b49      	subs	r1, r1, r5
 800e66c:	f021 0103 	bic.w	r1, r1, #3
 800e670:	3d03      	subs	r5, #3
 800e672:	45a8      	cmp	r8, r5
 800e674:	bf38      	it	cc
 800e676:	2100      	movcc	r1, #0
 800e678:	440b      	add	r3, r1
 800e67a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e67e:	b191      	cbz	r1, 800e6a6 <__mdiff+0x11a>
 800e680:	6117      	str	r7, [r2, #16]
 800e682:	e79d      	b.n	800e5c0 <__mdiff+0x34>
 800e684:	f854 1b04 	ldr.w	r1, [r4], #4
 800e688:	46e6      	mov	lr, ip
 800e68a:	0c08      	lsrs	r0, r1, #16
 800e68c:	fa1c fc81 	uxtah	ip, ip, r1
 800e690:	4471      	add	r1, lr
 800e692:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e696:	b289      	uxth	r1, r1
 800e698:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e69c:	f846 1b04 	str.w	r1, [r6], #4
 800e6a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e6a4:	e7dd      	b.n	800e662 <__mdiff+0xd6>
 800e6a6:	3f01      	subs	r7, #1
 800e6a8:	e7e7      	b.n	800e67a <__mdiff+0xee>
 800e6aa:	bf00      	nop
 800e6ac:	0800f204 	.word	0x0800f204
 800e6b0:	0800f215 	.word	0x0800f215

0800e6b4 <__d2b>:
 800e6b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e6b8:	460f      	mov	r7, r1
 800e6ba:	2101      	movs	r1, #1
 800e6bc:	ec59 8b10 	vmov	r8, r9, d0
 800e6c0:	4616      	mov	r6, r2
 800e6c2:	f7ff fccd 	bl	800e060 <_Balloc>
 800e6c6:	4604      	mov	r4, r0
 800e6c8:	b930      	cbnz	r0, 800e6d8 <__d2b+0x24>
 800e6ca:	4602      	mov	r2, r0
 800e6cc:	4b23      	ldr	r3, [pc, #140]	@ (800e75c <__d2b+0xa8>)
 800e6ce:	4824      	ldr	r0, [pc, #144]	@ (800e760 <__d2b+0xac>)
 800e6d0:	f240 310f 	movw	r1, #783	@ 0x30f
 800e6d4:	f000 fac8 	bl	800ec68 <__assert_func>
 800e6d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e6dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e6e0:	b10d      	cbz	r5, 800e6e6 <__d2b+0x32>
 800e6e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e6e6:	9301      	str	r3, [sp, #4]
 800e6e8:	f1b8 0300 	subs.w	r3, r8, #0
 800e6ec:	d023      	beq.n	800e736 <__d2b+0x82>
 800e6ee:	4668      	mov	r0, sp
 800e6f0:	9300      	str	r3, [sp, #0]
 800e6f2:	f7ff fd7c 	bl	800e1ee <__lo0bits>
 800e6f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e6fa:	b1d0      	cbz	r0, 800e732 <__d2b+0x7e>
 800e6fc:	f1c0 0320 	rsb	r3, r0, #32
 800e700:	fa02 f303 	lsl.w	r3, r2, r3
 800e704:	430b      	orrs	r3, r1
 800e706:	40c2      	lsrs	r2, r0
 800e708:	6163      	str	r3, [r4, #20]
 800e70a:	9201      	str	r2, [sp, #4]
 800e70c:	9b01      	ldr	r3, [sp, #4]
 800e70e:	61a3      	str	r3, [r4, #24]
 800e710:	2b00      	cmp	r3, #0
 800e712:	bf0c      	ite	eq
 800e714:	2201      	moveq	r2, #1
 800e716:	2202      	movne	r2, #2
 800e718:	6122      	str	r2, [r4, #16]
 800e71a:	b1a5      	cbz	r5, 800e746 <__d2b+0x92>
 800e71c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e720:	4405      	add	r5, r0
 800e722:	603d      	str	r5, [r7, #0]
 800e724:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e728:	6030      	str	r0, [r6, #0]
 800e72a:	4620      	mov	r0, r4
 800e72c:	b003      	add	sp, #12
 800e72e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e732:	6161      	str	r1, [r4, #20]
 800e734:	e7ea      	b.n	800e70c <__d2b+0x58>
 800e736:	a801      	add	r0, sp, #4
 800e738:	f7ff fd59 	bl	800e1ee <__lo0bits>
 800e73c:	9b01      	ldr	r3, [sp, #4]
 800e73e:	6163      	str	r3, [r4, #20]
 800e740:	3020      	adds	r0, #32
 800e742:	2201      	movs	r2, #1
 800e744:	e7e8      	b.n	800e718 <__d2b+0x64>
 800e746:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e74a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e74e:	6038      	str	r0, [r7, #0]
 800e750:	6918      	ldr	r0, [r3, #16]
 800e752:	f7ff fd2d 	bl	800e1b0 <__hi0bits>
 800e756:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e75a:	e7e5      	b.n	800e728 <__d2b+0x74>
 800e75c:	0800f204 	.word	0x0800f204
 800e760:	0800f215 	.word	0x0800f215

0800e764 <__sfputc_r>:
 800e764:	6893      	ldr	r3, [r2, #8]
 800e766:	3b01      	subs	r3, #1
 800e768:	2b00      	cmp	r3, #0
 800e76a:	b410      	push	{r4}
 800e76c:	6093      	str	r3, [r2, #8]
 800e76e:	da08      	bge.n	800e782 <__sfputc_r+0x1e>
 800e770:	6994      	ldr	r4, [r2, #24]
 800e772:	42a3      	cmp	r3, r4
 800e774:	db01      	blt.n	800e77a <__sfputc_r+0x16>
 800e776:	290a      	cmp	r1, #10
 800e778:	d103      	bne.n	800e782 <__sfputc_r+0x1e>
 800e77a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e77e:	f7fe bc00 	b.w	800cf82 <__swbuf_r>
 800e782:	6813      	ldr	r3, [r2, #0]
 800e784:	1c58      	adds	r0, r3, #1
 800e786:	6010      	str	r0, [r2, #0]
 800e788:	7019      	strb	r1, [r3, #0]
 800e78a:	4608      	mov	r0, r1
 800e78c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e790:	4770      	bx	lr

0800e792 <__sfputs_r>:
 800e792:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e794:	4606      	mov	r6, r0
 800e796:	460f      	mov	r7, r1
 800e798:	4614      	mov	r4, r2
 800e79a:	18d5      	adds	r5, r2, r3
 800e79c:	42ac      	cmp	r4, r5
 800e79e:	d101      	bne.n	800e7a4 <__sfputs_r+0x12>
 800e7a0:	2000      	movs	r0, #0
 800e7a2:	e007      	b.n	800e7b4 <__sfputs_r+0x22>
 800e7a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7a8:	463a      	mov	r2, r7
 800e7aa:	4630      	mov	r0, r6
 800e7ac:	f7ff ffda 	bl	800e764 <__sfputc_r>
 800e7b0:	1c43      	adds	r3, r0, #1
 800e7b2:	d1f3      	bne.n	800e79c <__sfputs_r+0xa>
 800e7b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e7b8 <_vfiprintf_r>:
 800e7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7bc:	460d      	mov	r5, r1
 800e7be:	b09d      	sub	sp, #116	@ 0x74
 800e7c0:	4614      	mov	r4, r2
 800e7c2:	4698      	mov	r8, r3
 800e7c4:	4606      	mov	r6, r0
 800e7c6:	b118      	cbz	r0, 800e7d0 <_vfiprintf_r+0x18>
 800e7c8:	6a03      	ldr	r3, [r0, #32]
 800e7ca:	b90b      	cbnz	r3, 800e7d0 <_vfiprintf_r+0x18>
 800e7cc:	f7fe faf0 	bl	800cdb0 <__sinit>
 800e7d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e7d2:	07d9      	lsls	r1, r3, #31
 800e7d4:	d405      	bmi.n	800e7e2 <_vfiprintf_r+0x2a>
 800e7d6:	89ab      	ldrh	r3, [r5, #12]
 800e7d8:	059a      	lsls	r2, r3, #22
 800e7da:	d402      	bmi.n	800e7e2 <_vfiprintf_r+0x2a>
 800e7dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e7de:	f7fe fce2 	bl	800d1a6 <__retarget_lock_acquire_recursive>
 800e7e2:	89ab      	ldrh	r3, [r5, #12]
 800e7e4:	071b      	lsls	r3, r3, #28
 800e7e6:	d501      	bpl.n	800e7ec <_vfiprintf_r+0x34>
 800e7e8:	692b      	ldr	r3, [r5, #16]
 800e7ea:	b99b      	cbnz	r3, 800e814 <_vfiprintf_r+0x5c>
 800e7ec:	4629      	mov	r1, r5
 800e7ee:	4630      	mov	r0, r6
 800e7f0:	f7fe fc06 	bl	800d000 <__swsetup_r>
 800e7f4:	b170      	cbz	r0, 800e814 <_vfiprintf_r+0x5c>
 800e7f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e7f8:	07dc      	lsls	r4, r3, #31
 800e7fa:	d504      	bpl.n	800e806 <_vfiprintf_r+0x4e>
 800e7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800e800:	b01d      	add	sp, #116	@ 0x74
 800e802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e806:	89ab      	ldrh	r3, [r5, #12]
 800e808:	0598      	lsls	r0, r3, #22
 800e80a:	d4f7      	bmi.n	800e7fc <_vfiprintf_r+0x44>
 800e80c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e80e:	f7fe fccb 	bl	800d1a8 <__retarget_lock_release_recursive>
 800e812:	e7f3      	b.n	800e7fc <_vfiprintf_r+0x44>
 800e814:	2300      	movs	r3, #0
 800e816:	9309      	str	r3, [sp, #36]	@ 0x24
 800e818:	2320      	movs	r3, #32
 800e81a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e81e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e822:	2330      	movs	r3, #48	@ 0x30
 800e824:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e9d4 <_vfiprintf_r+0x21c>
 800e828:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e82c:	f04f 0901 	mov.w	r9, #1
 800e830:	4623      	mov	r3, r4
 800e832:	469a      	mov	sl, r3
 800e834:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e838:	b10a      	cbz	r2, 800e83e <_vfiprintf_r+0x86>
 800e83a:	2a25      	cmp	r2, #37	@ 0x25
 800e83c:	d1f9      	bne.n	800e832 <_vfiprintf_r+0x7a>
 800e83e:	ebba 0b04 	subs.w	fp, sl, r4
 800e842:	d00b      	beq.n	800e85c <_vfiprintf_r+0xa4>
 800e844:	465b      	mov	r3, fp
 800e846:	4622      	mov	r2, r4
 800e848:	4629      	mov	r1, r5
 800e84a:	4630      	mov	r0, r6
 800e84c:	f7ff ffa1 	bl	800e792 <__sfputs_r>
 800e850:	3001      	adds	r0, #1
 800e852:	f000 80a7 	beq.w	800e9a4 <_vfiprintf_r+0x1ec>
 800e856:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e858:	445a      	add	r2, fp
 800e85a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e85c:	f89a 3000 	ldrb.w	r3, [sl]
 800e860:	2b00      	cmp	r3, #0
 800e862:	f000 809f 	beq.w	800e9a4 <_vfiprintf_r+0x1ec>
 800e866:	2300      	movs	r3, #0
 800e868:	f04f 32ff 	mov.w	r2, #4294967295
 800e86c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e870:	f10a 0a01 	add.w	sl, sl, #1
 800e874:	9304      	str	r3, [sp, #16]
 800e876:	9307      	str	r3, [sp, #28]
 800e878:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e87c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e87e:	4654      	mov	r4, sl
 800e880:	2205      	movs	r2, #5
 800e882:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e886:	4853      	ldr	r0, [pc, #332]	@ (800e9d4 <_vfiprintf_r+0x21c>)
 800e888:	f7f1 fca2 	bl	80001d0 <memchr>
 800e88c:	9a04      	ldr	r2, [sp, #16]
 800e88e:	b9d8      	cbnz	r0, 800e8c8 <_vfiprintf_r+0x110>
 800e890:	06d1      	lsls	r1, r2, #27
 800e892:	bf44      	itt	mi
 800e894:	2320      	movmi	r3, #32
 800e896:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e89a:	0713      	lsls	r3, r2, #28
 800e89c:	bf44      	itt	mi
 800e89e:	232b      	movmi	r3, #43	@ 0x2b
 800e8a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8a4:	f89a 3000 	ldrb.w	r3, [sl]
 800e8a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8aa:	d015      	beq.n	800e8d8 <_vfiprintf_r+0x120>
 800e8ac:	9a07      	ldr	r2, [sp, #28]
 800e8ae:	4654      	mov	r4, sl
 800e8b0:	2000      	movs	r0, #0
 800e8b2:	f04f 0c0a 	mov.w	ip, #10
 800e8b6:	4621      	mov	r1, r4
 800e8b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8bc:	3b30      	subs	r3, #48	@ 0x30
 800e8be:	2b09      	cmp	r3, #9
 800e8c0:	d94b      	bls.n	800e95a <_vfiprintf_r+0x1a2>
 800e8c2:	b1b0      	cbz	r0, 800e8f2 <_vfiprintf_r+0x13a>
 800e8c4:	9207      	str	r2, [sp, #28]
 800e8c6:	e014      	b.n	800e8f2 <_vfiprintf_r+0x13a>
 800e8c8:	eba0 0308 	sub.w	r3, r0, r8
 800e8cc:	fa09 f303 	lsl.w	r3, r9, r3
 800e8d0:	4313      	orrs	r3, r2
 800e8d2:	9304      	str	r3, [sp, #16]
 800e8d4:	46a2      	mov	sl, r4
 800e8d6:	e7d2      	b.n	800e87e <_vfiprintf_r+0xc6>
 800e8d8:	9b03      	ldr	r3, [sp, #12]
 800e8da:	1d19      	adds	r1, r3, #4
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	9103      	str	r1, [sp, #12]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	bfbb      	ittet	lt
 800e8e4:	425b      	neglt	r3, r3
 800e8e6:	f042 0202 	orrlt.w	r2, r2, #2
 800e8ea:	9307      	strge	r3, [sp, #28]
 800e8ec:	9307      	strlt	r3, [sp, #28]
 800e8ee:	bfb8      	it	lt
 800e8f0:	9204      	strlt	r2, [sp, #16]
 800e8f2:	7823      	ldrb	r3, [r4, #0]
 800e8f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800e8f6:	d10a      	bne.n	800e90e <_vfiprintf_r+0x156>
 800e8f8:	7863      	ldrb	r3, [r4, #1]
 800e8fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8fc:	d132      	bne.n	800e964 <_vfiprintf_r+0x1ac>
 800e8fe:	9b03      	ldr	r3, [sp, #12]
 800e900:	1d1a      	adds	r2, r3, #4
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	9203      	str	r2, [sp, #12]
 800e906:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e90a:	3402      	adds	r4, #2
 800e90c:	9305      	str	r3, [sp, #20]
 800e90e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e9e4 <_vfiprintf_r+0x22c>
 800e912:	7821      	ldrb	r1, [r4, #0]
 800e914:	2203      	movs	r2, #3
 800e916:	4650      	mov	r0, sl
 800e918:	f7f1 fc5a 	bl	80001d0 <memchr>
 800e91c:	b138      	cbz	r0, 800e92e <_vfiprintf_r+0x176>
 800e91e:	9b04      	ldr	r3, [sp, #16]
 800e920:	eba0 000a 	sub.w	r0, r0, sl
 800e924:	2240      	movs	r2, #64	@ 0x40
 800e926:	4082      	lsls	r2, r0
 800e928:	4313      	orrs	r3, r2
 800e92a:	3401      	adds	r4, #1
 800e92c:	9304      	str	r3, [sp, #16]
 800e92e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e932:	4829      	ldr	r0, [pc, #164]	@ (800e9d8 <_vfiprintf_r+0x220>)
 800e934:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e938:	2206      	movs	r2, #6
 800e93a:	f7f1 fc49 	bl	80001d0 <memchr>
 800e93e:	2800      	cmp	r0, #0
 800e940:	d03f      	beq.n	800e9c2 <_vfiprintf_r+0x20a>
 800e942:	4b26      	ldr	r3, [pc, #152]	@ (800e9dc <_vfiprintf_r+0x224>)
 800e944:	bb1b      	cbnz	r3, 800e98e <_vfiprintf_r+0x1d6>
 800e946:	9b03      	ldr	r3, [sp, #12]
 800e948:	3307      	adds	r3, #7
 800e94a:	f023 0307 	bic.w	r3, r3, #7
 800e94e:	3308      	adds	r3, #8
 800e950:	9303      	str	r3, [sp, #12]
 800e952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e954:	443b      	add	r3, r7
 800e956:	9309      	str	r3, [sp, #36]	@ 0x24
 800e958:	e76a      	b.n	800e830 <_vfiprintf_r+0x78>
 800e95a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e95e:	460c      	mov	r4, r1
 800e960:	2001      	movs	r0, #1
 800e962:	e7a8      	b.n	800e8b6 <_vfiprintf_r+0xfe>
 800e964:	2300      	movs	r3, #0
 800e966:	3401      	adds	r4, #1
 800e968:	9305      	str	r3, [sp, #20]
 800e96a:	4619      	mov	r1, r3
 800e96c:	f04f 0c0a 	mov.w	ip, #10
 800e970:	4620      	mov	r0, r4
 800e972:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e976:	3a30      	subs	r2, #48	@ 0x30
 800e978:	2a09      	cmp	r2, #9
 800e97a:	d903      	bls.n	800e984 <_vfiprintf_r+0x1cc>
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d0c6      	beq.n	800e90e <_vfiprintf_r+0x156>
 800e980:	9105      	str	r1, [sp, #20]
 800e982:	e7c4      	b.n	800e90e <_vfiprintf_r+0x156>
 800e984:	fb0c 2101 	mla	r1, ip, r1, r2
 800e988:	4604      	mov	r4, r0
 800e98a:	2301      	movs	r3, #1
 800e98c:	e7f0      	b.n	800e970 <_vfiprintf_r+0x1b8>
 800e98e:	ab03      	add	r3, sp, #12
 800e990:	9300      	str	r3, [sp, #0]
 800e992:	462a      	mov	r2, r5
 800e994:	4b12      	ldr	r3, [pc, #72]	@ (800e9e0 <_vfiprintf_r+0x228>)
 800e996:	a904      	add	r1, sp, #16
 800e998:	4630      	mov	r0, r6
 800e99a:	f7fd fdc5 	bl	800c528 <_printf_float>
 800e99e:	4607      	mov	r7, r0
 800e9a0:	1c78      	adds	r0, r7, #1
 800e9a2:	d1d6      	bne.n	800e952 <_vfiprintf_r+0x19a>
 800e9a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e9a6:	07d9      	lsls	r1, r3, #31
 800e9a8:	d405      	bmi.n	800e9b6 <_vfiprintf_r+0x1fe>
 800e9aa:	89ab      	ldrh	r3, [r5, #12]
 800e9ac:	059a      	lsls	r2, r3, #22
 800e9ae:	d402      	bmi.n	800e9b6 <_vfiprintf_r+0x1fe>
 800e9b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e9b2:	f7fe fbf9 	bl	800d1a8 <__retarget_lock_release_recursive>
 800e9b6:	89ab      	ldrh	r3, [r5, #12]
 800e9b8:	065b      	lsls	r3, r3, #25
 800e9ba:	f53f af1f 	bmi.w	800e7fc <_vfiprintf_r+0x44>
 800e9be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e9c0:	e71e      	b.n	800e800 <_vfiprintf_r+0x48>
 800e9c2:	ab03      	add	r3, sp, #12
 800e9c4:	9300      	str	r3, [sp, #0]
 800e9c6:	462a      	mov	r2, r5
 800e9c8:	4b05      	ldr	r3, [pc, #20]	@ (800e9e0 <_vfiprintf_r+0x228>)
 800e9ca:	a904      	add	r1, sp, #16
 800e9cc:	4630      	mov	r0, r6
 800e9ce:	f7fe f843 	bl	800ca58 <_printf_i>
 800e9d2:	e7e4      	b.n	800e99e <_vfiprintf_r+0x1e6>
 800e9d4:	0800f370 	.word	0x0800f370
 800e9d8:	0800f37a 	.word	0x0800f37a
 800e9dc:	0800c529 	.word	0x0800c529
 800e9e0:	0800e793 	.word	0x0800e793
 800e9e4:	0800f376 	.word	0x0800f376

0800e9e8 <__sflush_r>:
 800e9e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e9ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9f0:	0716      	lsls	r6, r2, #28
 800e9f2:	4605      	mov	r5, r0
 800e9f4:	460c      	mov	r4, r1
 800e9f6:	d454      	bmi.n	800eaa2 <__sflush_r+0xba>
 800e9f8:	684b      	ldr	r3, [r1, #4]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	dc02      	bgt.n	800ea04 <__sflush_r+0x1c>
 800e9fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	dd48      	ble.n	800ea96 <__sflush_r+0xae>
 800ea04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea06:	2e00      	cmp	r6, #0
 800ea08:	d045      	beq.n	800ea96 <__sflush_r+0xae>
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ea10:	682f      	ldr	r7, [r5, #0]
 800ea12:	6a21      	ldr	r1, [r4, #32]
 800ea14:	602b      	str	r3, [r5, #0]
 800ea16:	d030      	beq.n	800ea7a <__sflush_r+0x92>
 800ea18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ea1a:	89a3      	ldrh	r3, [r4, #12]
 800ea1c:	0759      	lsls	r1, r3, #29
 800ea1e:	d505      	bpl.n	800ea2c <__sflush_r+0x44>
 800ea20:	6863      	ldr	r3, [r4, #4]
 800ea22:	1ad2      	subs	r2, r2, r3
 800ea24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ea26:	b10b      	cbz	r3, 800ea2c <__sflush_r+0x44>
 800ea28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ea2a:	1ad2      	subs	r2, r2, r3
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea30:	6a21      	ldr	r1, [r4, #32]
 800ea32:	4628      	mov	r0, r5
 800ea34:	47b0      	blx	r6
 800ea36:	1c43      	adds	r3, r0, #1
 800ea38:	89a3      	ldrh	r3, [r4, #12]
 800ea3a:	d106      	bne.n	800ea4a <__sflush_r+0x62>
 800ea3c:	6829      	ldr	r1, [r5, #0]
 800ea3e:	291d      	cmp	r1, #29
 800ea40:	d82b      	bhi.n	800ea9a <__sflush_r+0xb2>
 800ea42:	4a2a      	ldr	r2, [pc, #168]	@ (800eaec <__sflush_r+0x104>)
 800ea44:	410a      	asrs	r2, r1
 800ea46:	07d6      	lsls	r6, r2, #31
 800ea48:	d427      	bmi.n	800ea9a <__sflush_r+0xb2>
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	6062      	str	r2, [r4, #4]
 800ea4e:	04d9      	lsls	r1, r3, #19
 800ea50:	6922      	ldr	r2, [r4, #16]
 800ea52:	6022      	str	r2, [r4, #0]
 800ea54:	d504      	bpl.n	800ea60 <__sflush_r+0x78>
 800ea56:	1c42      	adds	r2, r0, #1
 800ea58:	d101      	bne.n	800ea5e <__sflush_r+0x76>
 800ea5a:	682b      	ldr	r3, [r5, #0]
 800ea5c:	b903      	cbnz	r3, 800ea60 <__sflush_r+0x78>
 800ea5e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ea60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea62:	602f      	str	r7, [r5, #0]
 800ea64:	b1b9      	cbz	r1, 800ea96 <__sflush_r+0xae>
 800ea66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea6a:	4299      	cmp	r1, r3
 800ea6c:	d002      	beq.n	800ea74 <__sflush_r+0x8c>
 800ea6e:	4628      	mov	r0, r5
 800ea70:	f7ff f9f6 	bl	800de60 <_free_r>
 800ea74:	2300      	movs	r3, #0
 800ea76:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea78:	e00d      	b.n	800ea96 <__sflush_r+0xae>
 800ea7a:	2301      	movs	r3, #1
 800ea7c:	4628      	mov	r0, r5
 800ea7e:	47b0      	blx	r6
 800ea80:	4602      	mov	r2, r0
 800ea82:	1c50      	adds	r0, r2, #1
 800ea84:	d1c9      	bne.n	800ea1a <__sflush_r+0x32>
 800ea86:	682b      	ldr	r3, [r5, #0]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d0c6      	beq.n	800ea1a <__sflush_r+0x32>
 800ea8c:	2b1d      	cmp	r3, #29
 800ea8e:	d001      	beq.n	800ea94 <__sflush_r+0xac>
 800ea90:	2b16      	cmp	r3, #22
 800ea92:	d11e      	bne.n	800ead2 <__sflush_r+0xea>
 800ea94:	602f      	str	r7, [r5, #0]
 800ea96:	2000      	movs	r0, #0
 800ea98:	e022      	b.n	800eae0 <__sflush_r+0xf8>
 800ea9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea9e:	b21b      	sxth	r3, r3
 800eaa0:	e01b      	b.n	800eada <__sflush_r+0xf2>
 800eaa2:	690f      	ldr	r7, [r1, #16]
 800eaa4:	2f00      	cmp	r7, #0
 800eaa6:	d0f6      	beq.n	800ea96 <__sflush_r+0xae>
 800eaa8:	0793      	lsls	r3, r2, #30
 800eaaa:	680e      	ldr	r6, [r1, #0]
 800eaac:	bf08      	it	eq
 800eaae:	694b      	ldreq	r3, [r1, #20]
 800eab0:	600f      	str	r7, [r1, #0]
 800eab2:	bf18      	it	ne
 800eab4:	2300      	movne	r3, #0
 800eab6:	eba6 0807 	sub.w	r8, r6, r7
 800eaba:	608b      	str	r3, [r1, #8]
 800eabc:	f1b8 0f00 	cmp.w	r8, #0
 800eac0:	dde9      	ble.n	800ea96 <__sflush_r+0xae>
 800eac2:	6a21      	ldr	r1, [r4, #32]
 800eac4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eac6:	4643      	mov	r3, r8
 800eac8:	463a      	mov	r2, r7
 800eaca:	4628      	mov	r0, r5
 800eacc:	47b0      	blx	r6
 800eace:	2800      	cmp	r0, #0
 800ead0:	dc08      	bgt.n	800eae4 <__sflush_r+0xfc>
 800ead2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ead6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eada:	81a3      	strh	r3, [r4, #12]
 800eadc:	f04f 30ff 	mov.w	r0, #4294967295
 800eae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eae4:	4407      	add	r7, r0
 800eae6:	eba8 0800 	sub.w	r8, r8, r0
 800eaea:	e7e7      	b.n	800eabc <__sflush_r+0xd4>
 800eaec:	dfbffffe 	.word	0xdfbffffe

0800eaf0 <_fflush_r>:
 800eaf0:	b538      	push	{r3, r4, r5, lr}
 800eaf2:	690b      	ldr	r3, [r1, #16]
 800eaf4:	4605      	mov	r5, r0
 800eaf6:	460c      	mov	r4, r1
 800eaf8:	b913      	cbnz	r3, 800eb00 <_fflush_r+0x10>
 800eafa:	2500      	movs	r5, #0
 800eafc:	4628      	mov	r0, r5
 800eafe:	bd38      	pop	{r3, r4, r5, pc}
 800eb00:	b118      	cbz	r0, 800eb0a <_fflush_r+0x1a>
 800eb02:	6a03      	ldr	r3, [r0, #32]
 800eb04:	b90b      	cbnz	r3, 800eb0a <_fflush_r+0x1a>
 800eb06:	f7fe f953 	bl	800cdb0 <__sinit>
 800eb0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d0f3      	beq.n	800eafa <_fflush_r+0xa>
 800eb12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eb14:	07d0      	lsls	r0, r2, #31
 800eb16:	d404      	bmi.n	800eb22 <_fflush_r+0x32>
 800eb18:	0599      	lsls	r1, r3, #22
 800eb1a:	d402      	bmi.n	800eb22 <_fflush_r+0x32>
 800eb1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb1e:	f7fe fb42 	bl	800d1a6 <__retarget_lock_acquire_recursive>
 800eb22:	4628      	mov	r0, r5
 800eb24:	4621      	mov	r1, r4
 800eb26:	f7ff ff5f 	bl	800e9e8 <__sflush_r>
 800eb2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb2c:	07da      	lsls	r2, r3, #31
 800eb2e:	4605      	mov	r5, r0
 800eb30:	d4e4      	bmi.n	800eafc <_fflush_r+0xc>
 800eb32:	89a3      	ldrh	r3, [r4, #12]
 800eb34:	059b      	lsls	r3, r3, #22
 800eb36:	d4e1      	bmi.n	800eafc <_fflush_r+0xc>
 800eb38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb3a:	f7fe fb35 	bl	800d1a8 <__retarget_lock_release_recursive>
 800eb3e:	e7dd      	b.n	800eafc <_fflush_r+0xc>

0800eb40 <__swhatbuf_r>:
 800eb40:	b570      	push	{r4, r5, r6, lr}
 800eb42:	460c      	mov	r4, r1
 800eb44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb48:	2900      	cmp	r1, #0
 800eb4a:	b096      	sub	sp, #88	@ 0x58
 800eb4c:	4615      	mov	r5, r2
 800eb4e:	461e      	mov	r6, r3
 800eb50:	da0d      	bge.n	800eb6e <__swhatbuf_r+0x2e>
 800eb52:	89a3      	ldrh	r3, [r4, #12]
 800eb54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800eb58:	f04f 0100 	mov.w	r1, #0
 800eb5c:	bf14      	ite	ne
 800eb5e:	2340      	movne	r3, #64	@ 0x40
 800eb60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eb64:	2000      	movs	r0, #0
 800eb66:	6031      	str	r1, [r6, #0]
 800eb68:	602b      	str	r3, [r5, #0]
 800eb6a:	b016      	add	sp, #88	@ 0x58
 800eb6c:	bd70      	pop	{r4, r5, r6, pc}
 800eb6e:	466a      	mov	r2, sp
 800eb70:	f000 f848 	bl	800ec04 <_fstat_r>
 800eb74:	2800      	cmp	r0, #0
 800eb76:	dbec      	blt.n	800eb52 <__swhatbuf_r+0x12>
 800eb78:	9901      	ldr	r1, [sp, #4]
 800eb7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eb7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eb82:	4259      	negs	r1, r3
 800eb84:	4159      	adcs	r1, r3
 800eb86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eb8a:	e7eb      	b.n	800eb64 <__swhatbuf_r+0x24>

0800eb8c <__smakebuf_r>:
 800eb8c:	898b      	ldrh	r3, [r1, #12]
 800eb8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb90:	079d      	lsls	r5, r3, #30
 800eb92:	4606      	mov	r6, r0
 800eb94:	460c      	mov	r4, r1
 800eb96:	d507      	bpl.n	800eba8 <__smakebuf_r+0x1c>
 800eb98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eb9c:	6023      	str	r3, [r4, #0]
 800eb9e:	6123      	str	r3, [r4, #16]
 800eba0:	2301      	movs	r3, #1
 800eba2:	6163      	str	r3, [r4, #20]
 800eba4:	b003      	add	sp, #12
 800eba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eba8:	ab01      	add	r3, sp, #4
 800ebaa:	466a      	mov	r2, sp
 800ebac:	f7ff ffc8 	bl	800eb40 <__swhatbuf_r>
 800ebb0:	9f00      	ldr	r7, [sp, #0]
 800ebb2:	4605      	mov	r5, r0
 800ebb4:	4639      	mov	r1, r7
 800ebb6:	4630      	mov	r0, r6
 800ebb8:	f7ff f9c6 	bl	800df48 <_malloc_r>
 800ebbc:	b948      	cbnz	r0, 800ebd2 <__smakebuf_r+0x46>
 800ebbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebc2:	059a      	lsls	r2, r3, #22
 800ebc4:	d4ee      	bmi.n	800eba4 <__smakebuf_r+0x18>
 800ebc6:	f023 0303 	bic.w	r3, r3, #3
 800ebca:	f043 0302 	orr.w	r3, r3, #2
 800ebce:	81a3      	strh	r3, [r4, #12]
 800ebd0:	e7e2      	b.n	800eb98 <__smakebuf_r+0xc>
 800ebd2:	89a3      	ldrh	r3, [r4, #12]
 800ebd4:	6020      	str	r0, [r4, #0]
 800ebd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebda:	81a3      	strh	r3, [r4, #12]
 800ebdc:	9b01      	ldr	r3, [sp, #4]
 800ebde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ebe2:	b15b      	cbz	r3, 800ebfc <__smakebuf_r+0x70>
 800ebe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebe8:	4630      	mov	r0, r6
 800ebea:	f000 f81d 	bl	800ec28 <_isatty_r>
 800ebee:	b128      	cbz	r0, 800ebfc <__smakebuf_r+0x70>
 800ebf0:	89a3      	ldrh	r3, [r4, #12]
 800ebf2:	f023 0303 	bic.w	r3, r3, #3
 800ebf6:	f043 0301 	orr.w	r3, r3, #1
 800ebfa:	81a3      	strh	r3, [r4, #12]
 800ebfc:	89a3      	ldrh	r3, [r4, #12]
 800ebfe:	431d      	orrs	r5, r3
 800ec00:	81a5      	strh	r5, [r4, #12]
 800ec02:	e7cf      	b.n	800eba4 <__smakebuf_r+0x18>

0800ec04 <_fstat_r>:
 800ec04:	b538      	push	{r3, r4, r5, lr}
 800ec06:	4d07      	ldr	r5, [pc, #28]	@ (800ec24 <_fstat_r+0x20>)
 800ec08:	2300      	movs	r3, #0
 800ec0a:	4604      	mov	r4, r0
 800ec0c:	4608      	mov	r0, r1
 800ec0e:	4611      	mov	r1, r2
 800ec10:	602b      	str	r3, [r5, #0]
 800ec12:	f7f3 fe1f 	bl	8002854 <_fstat>
 800ec16:	1c43      	adds	r3, r0, #1
 800ec18:	d102      	bne.n	800ec20 <_fstat_r+0x1c>
 800ec1a:	682b      	ldr	r3, [r5, #0]
 800ec1c:	b103      	cbz	r3, 800ec20 <_fstat_r+0x1c>
 800ec1e:	6023      	str	r3, [r4, #0]
 800ec20:	bd38      	pop	{r3, r4, r5, pc}
 800ec22:	bf00      	nop
 800ec24:	20003354 	.word	0x20003354

0800ec28 <_isatty_r>:
 800ec28:	b538      	push	{r3, r4, r5, lr}
 800ec2a:	4d06      	ldr	r5, [pc, #24]	@ (800ec44 <_isatty_r+0x1c>)
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	4604      	mov	r4, r0
 800ec30:	4608      	mov	r0, r1
 800ec32:	602b      	str	r3, [r5, #0]
 800ec34:	f7f3 fe1e 	bl	8002874 <_isatty>
 800ec38:	1c43      	adds	r3, r0, #1
 800ec3a:	d102      	bne.n	800ec42 <_isatty_r+0x1a>
 800ec3c:	682b      	ldr	r3, [r5, #0]
 800ec3e:	b103      	cbz	r3, 800ec42 <_isatty_r+0x1a>
 800ec40:	6023      	str	r3, [r4, #0]
 800ec42:	bd38      	pop	{r3, r4, r5, pc}
 800ec44:	20003354 	.word	0x20003354

0800ec48 <_sbrk_r>:
 800ec48:	b538      	push	{r3, r4, r5, lr}
 800ec4a:	4d06      	ldr	r5, [pc, #24]	@ (800ec64 <_sbrk_r+0x1c>)
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	4604      	mov	r4, r0
 800ec50:	4608      	mov	r0, r1
 800ec52:	602b      	str	r3, [r5, #0]
 800ec54:	f7f3 fe26 	bl	80028a4 <_sbrk>
 800ec58:	1c43      	adds	r3, r0, #1
 800ec5a:	d102      	bne.n	800ec62 <_sbrk_r+0x1a>
 800ec5c:	682b      	ldr	r3, [r5, #0]
 800ec5e:	b103      	cbz	r3, 800ec62 <_sbrk_r+0x1a>
 800ec60:	6023      	str	r3, [r4, #0]
 800ec62:	bd38      	pop	{r3, r4, r5, pc}
 800ec64:	20003354 	.word	0x20003354

0800ec68 <__assert_func>:
 800ec68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec6a:	4614      	mov	r4, r2
 800ec6c:	461a      	mov	r2, r3
 800ec6e:	4b09      	ldr	r3, [pc, #36]	@ (800ec94 <__assert_func+0x2c>)
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	4605      	mov	r5, r0
 800ec74:	68d8      	ldr	r0, [r3, #12]
 800ec76:	b954      	cbnz	r4, 800ec8e <__assert_func+0x26>
 800ec78:	4b07      	ldr	r3, [pc, #28]	@ (800ec98 <__assert_func+0x30>)
 800ec7a:	461c      	mov	r4, r3
 800ec7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ec80:	9100      	str	r1, [sp, #0]
 800ec82:	462b      	mov	r3, r5
 800ec84:	4905      	ldr	r1, [pc, #20]	@ (800ec9c <__assert_func+0x34>)
 800ec86:	f000 f841 	bl	800ed0c <fiprintf>
 800ec8a:	f000 f851 	bl	800ed30 <abort>
 800ec8e:	4b04      	ldr	r3, [pc, #16]	@ (800eca0 <__assert_func+0x38>)
 800ec90:	e7f4      	b.n	800ec7c <__assert_func+0x14>
 800ec92:	bf00      	nop
 800ec94:	20000068 	.word	0x20000068
 800ec98:	0800f3c6 	.word	0x0800f3c6
 800ec9c:	0800f398 	.word	0x0800f398
 800eca0:	0800f38b 	.word	0x0800f38b

0800eca4 <_calloc_r>:
 800eca4:	b570      	push	{r4, r5, r6, lr}
 800eca6:	fba1 5402 	umull	r5, r4, r1, r2
 800ecaa:	b93c      	cbnz	r4, 800ecbc <_calloc_r+0x18>
 800ecac:	4629      	mov	r1, r5
 800ecae:	f7ff f94b 	bl	800df48 <_malloc_r>
 800ecb2:	4606      	mov	r6, r0
 800ecb4:	b928      	cbnz	r0, 800ecc2 <_calloc_r+0x1e>
 800ecb6:	2600      	movs	r6, #0
 800ecb8:	4630      	mov	r0, r6
 800ecba:	bd70      	pop	{r4, r5, r6, pc}
 800ecbc:	220c      	movs	r2, #12
 800ecbe:	6002      	str	r2, [r0, #0]
 800ecc0:	e7f9      	b.n	800ecb6 <_calloc_r+0x12>
 800ecc2:	462a      	mov	r2, r5
 800ecc4:	4621      	mov	r1, r4
 800ecc6:	f7fe f9f1 	bl	800d0ac <memset>
 800ecca:	e7f5      	b.n	800ecb8 <_calloc_r+0x14>

0800eccc <__ascii_mbtowc>:
 800eccc:	b082      	sub	sp, #8
 800ecce:	b901      	cbnz	r1, 800ecd2 <__ascii_mbtowc+0x6>
 800ecd0:	a901      	add	r1, sp, #4
 800ecd2:	b142      	cbz	r2, 800ece6 <__ascii_mbtowc+0x1a>
 800ecd4:	b14b      	cbz	r3, 800ecea <__ascii_mbtowc+0x1e>
 800ecd6:	7813      	ldrb	r3, [r2, #0]
 800ecd8:	600b      	str	r3, [r1, #0]
 800ecda:	7812      	ldrb	r2, [r2, #0]
 800ecdc:	1e10      	subs	r0, r2, #0
 800ecde:	bf18      	it	ne
 800ece0:	2001      	movne	r0, #1
 800ece2:	b002      	add	sp, #8
 800ece4:	4770      	bx	lr
 800ece6:	4610      	mov	r0, r2
 800ece8:	e7fb      	b.n	800ece2 <__ascii_mbtowc+0x16>
 800ecea:	f06f 0001 	mvn.w	r0, #1
 800ecee:	e7f8      	b.n	800ece2 <__ascii_mbtowc+0x16>

0800ecf0 <__ascii_wctomb>:
 800ecf0:	4603      	mov	r3, r0
 800ecf2:	4608      	mov	r0, r1
 800ecf4:	b141      	cbz	r1, 800ed08 <__ascii_wctomb+0x18>
 800ecf6:	2aff      	cmp	r2, #255	@ 0xff
 800ecf8:	d904      	bls.n	800ed04 <__ascii_wctomb+0x14>
 800ecfa:	228a      	movs	r2, #138	@ 0x8a
 800ecfc:	601a      	str	r2, [r3, #0]
 800ecfe:	f04f 30ff 	mov.w	r0, #4294967295
 800ed02:	4770      	bx	lr
 800ed04:	700a      	strb	r2, [r1, #0]
 800ed06:	2001      	movs	r0, #1
 800ed08:	4770      	bx	lr
	...

0800ed0c <fiprintf>:
 800ed0c:	b40e      	push	{r1, r2, r3}
 800ed0e:	b503      	push	{r0, r1, lr}
 800ed10:	4601      	mov	r1, r0
 800ed12:	ab03      	add	r3, sp, #12
 800ed14:	4805      	ldr	r0, [pc, #20]	@ (800ed2c <fiprintf+0x20>)
 800ed16:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed1a:	6800      	ldr	r0, [r0, #0]
 800ed1c:	9301      	str	r3, [sp, #4]
 800ed1e:	f7ff fd4b 	bl	800e7b8 <_vfiprintf_r>
 800ed22:	b002      	add	sp, #8
 800ed24:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed28:	b003      	add	sp, #12
 800ed2a:	4770      	bx	lr
 800ed2c:	20000068 	.word	0x20000068

0800ed30 <abort>:
 800ed30:	b508      	push	{r3, lr}
 800ed32:	2006      	movs	r0, #6
 800ed34:	f000 f82c 	bl	800ed90 <raise>
 800ed38:	2001      	movs	r0, #1
 800ed3a:	f7f3 fd3b 	bl	80027b4 <_exit>

0800ed3e <_raise_r>:
 800ed3e:	291f      	cmp	r1, #31
 800ed40:	b538      	push	{r3, r4, r5, lr}
 800ed42:	4605      	mov	r5, r0
 800ed44:	460c      	mov	r4, r1
 800ed46:	d904      	bls.n	800ed52 <_raise_r+0x14>
 800ed48:	2316      	movs	r3, #22
 800ed4a:	6003      	str	r3, [r0, #0]
 800ed4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed50:	bd38      	pop	{r3, r4, r5, pc}
 800ed52:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ed54:	b112      	cbz	r2, 800ed5c <_raise_r+0x1e>
 800ed56:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ed5a:	b94b      	cbnz	r3, 800ed70 <_raise_r+0x32>
 800ed5c:	4628      	mov	r0, r5
 800ed5e:	f000 f831 	bl	800edc4 <_getpid_r>
 800ed62:	4622      	mov	r2, r4
 800ed64:	4601      	mov	r1, r0
 800ed66:	4628      	mov	r0, r5
 800ed68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed6c:	f000 b818 	b.w	800eda0 <_kill_r>
 800ed70:	2b01      	cmp	r3, #1
 800ed72:	d00a      	beq.n	800ed8a <_raise_r+0x4c>
 800ed74:	1c59      	adds	r1, r3, #1
 800ed76:	d103      	bne.n	800ed80 <_raise_r+0x42>
 800ed78:	2316      	movs	r3, #22
 800ed7a:	6003      	str	r3, [r0, #0]
 800ed7c:	2001      	movs	r0, #1
 800ed7e:	e7e7      	b.n	800ed50 <_raise_r+0x12>
 800ed80:	2100      	movs	r1, #0
 800ed82:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ed86:	4620      	mov	r0, r4
 800ed88:	4798      	blx	r3
 800ed8a:	2000      	movs	r0, #0
 800ed8c:	e7e0      	b.n	800ed50 <_raise_r+0x12>
	...

0800ed90 <raise>:
 800ed90:	4b02      	ldr	r3, [pc, #8]	@ (800ed9c <raise+0xc>)
 800ed92:	4601      	mov	r1, r0
 800ed94:	6818      	ldr	r0, [r3, #0]
 800ed96:	f7ff bfd2 	b.w	800ed3e <_raise_r>
 800ed9a:	bf00      	nop
 800ed9c:	20000068 	.word	0x20000068

0800eda0 <_kill_r>:
 800eda0:	b538      	push	{r3, r4, r5, lr}
 800eda2:	4d07      	ldr	r5, [pc, #28]	@ (800edc0 <_kill_r+0x20>)
 800eda4:	2300      	movs	r3, #0
 800eda6:	4604      	mov	r4, r0
 800eda8:	4608      	mov	r0, r1
 800edaa:	4611      	mov	r1, r2
 800edac:	602b      	str	r3, [r5, #0]
 800edae:	f7f3 fcf1 	bl	8002794 <_kill>
 800edb2:	1c43      	adds	r3, r0, #1
 800edb4:	d102      	bne.n	800edbc <_kill_r+0x1c>
 800edb6:	682b      	ldr	r3, [r5, #0]
 800edb8:	b103      	cbz	r3, 800edbc <_kill_r+0x1c>
 800edba:	6023      	str	r3, [r4, #0]
 800edbc:	bd38      	pop	{r3, r4, r5, pc}
 800edbe:	bf00      	nop
 800edc0:	20003354 	.word	0x20003354

0800edc4 <_getpid_r>:
 800edc4:	f7f3 bcde 	b.w	8002784 <_getpid>

0800edc8 <_init>:
 800edc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edca:	bf00      	nop
 800edcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edce:	bc08      	pop	{r3}
 800edd0:	469e      	mov	lr, r3
 800edd2:	4770      	bx	lr

0800edd4 <_fini>:
 800edd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edd6:	bf00      	nop
 800edd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edda:	bc08      	pop	{r3}
 800eddc:	469e      	mov	lr, r3
 800edde:	4770      	bx	lr
