TimeQuest Timing Analyzer report for MOD_COMP
Fri Jun 03 00:30:05 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'
 35. Slow 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 37. Slow 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'
 47. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'
 49. Fast 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'
 51. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 52. Fast 1200mV 0C Model Hold: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; MOD_COMP                                                         ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE115F29C7                                                    ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.0%      ;
;     Processor 3            ;   1.5%      ;
;     Processor 4            ;   1.2%      ;
;     Processors 5-12        ;   0.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                  ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------+------------------------------------------------------------------+
; CLOCK2_50                                                    ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                         ; { CLOCK2_50 }                                                    ;
; CLOCK_50                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                         ; { CLOCK_50 }                                                     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                         ; { DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc } ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; Generated ; 82.010 ; 12.19 MHz  ; 0.000 ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; CLOCK2_50 ; my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]      ; { my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] }             ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; 10.416 ; 96.01 MHz  ; 0.000 ; 5.208  ; 50.00      ; 25        ; 48          ;       ;        ;           ;            ; false    ; CLOCK_50  ; pll_inst1|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst1|altpll_component|auto_generated|pll1|clk[0] }        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50  ; pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst2|altpll_component|auto_generated|pll1|clk[0] }        ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 119.99 MHz ; 119.99 MHz      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 144.2 MHz  ; 144.2 MHz       ; CLOCK_50                                              ;                                                ;
; 224.97 MHz ; 224.97 MHz      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 439.95 MHz ; 437.64 MHz      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; -7.387 ; -1945.465     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -5.627 ; -179.780      ;
; CLOCK_50                                                     ; -4.060 ; -99.764       ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; -2.221 ; -2.221        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 35.555 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.169 ; 0.000         ;
; CLOCK_50                                                     ; 0.350 ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 0.385 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 0.403 ; 0.000         ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 0.571 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.425  ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 4.824  ; 0.000         ;
; CLOCK_50                                                     ; 9.630  ; 0.000         ;
; CLOCK2_50                                                    ; 18.411 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 19.703 ; 0.000         ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 40.706 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -7.387 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][11] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.484     ; 4.251      ;
; -7.361 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][10] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.484     ; 4.225      ;
; -7.354 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][9]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.484     ; 4.218      ;
; -7.285 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][5]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.477     ; 4.156      ;
; -7.250 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.477     ; 4.121      ;
; -7.242 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][3]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.477     ; 4.113      ;
; -7.219 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.098     ; 4.469      ;
; -7.127 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][15] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.024     ; 4.451      ;
; -6.914 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][7]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.024     ; 4.238      ;
; -6.913 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][2]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.024     ; 4.237      ;
; -6.794 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][4]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.024     ; 4.118      ;
; -6.790 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][1]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.024     ; 4.114      ;
; -6.657 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][13] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.024     ; 3.981      ;
; -6.503 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.024     ; 3.827      ;
; -6.479 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][12] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.024     ; 3.803      ;
; -6.475 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][14] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.024     ; 3.799      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.267 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.576      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.205 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.514      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.197 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.506      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.032 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.341      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.026 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.703     ; 4.337      ;
; -6.024 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.333      ;
; -6.024 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.333      ;
; -6.024 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.333      ;
; -6.024 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.333      ;
; -6.024 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.333      ;
; -6.024 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.333      ;
; -6.024 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.333      ;
; -6.024 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.333      ;
; -6.024 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.705     ; 4.333      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -5.627 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.976      ; 7.640      ;
; -5.581 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.600      ;
; -5.554 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.971      ; 7.563      ;
; -5.541 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.953      ; 7.538      ;
; -5.534 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.979      ; 7.559      ;
; -5.522 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.527      ;
; -5.511 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 3.145      ; 7.565      ;
; -5.493 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.970      ; 7.501      ;
; -5.492 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.976      ; 7.512      ;
; -5.478 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.983      ; 7.505      ;
; -5.476 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.967      ; 7.487      ;
; -5.454 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[30]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.459      ;
; -5.447 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.970      ; 7.464      ;
; -5.447 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.976      ; 7.467      ;
; -5.441 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.452      ;
; -5.439 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.976      ; 7.452      ;
; -5.431 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.450      ;
; -5.429 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.971      ; 7.446      ;
; -5.427 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.976      ; 7.437      ;
; -5.425 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.983      ; 7.445      ;
; -5.418 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.430      ;
; -5.413 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.983      ; 7.430      ;
; -5.410 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.978      ; 7.426      ;
; -5.407 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.976      ; 7.420      ;
; -5.402 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.414      ;
; -5.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[28] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.969      ; 7.403      ;
; -5.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.416      ;
; -5.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.409      ;
; -5.395 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.973      ; 7.412      ;
; -5.395 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.978      ; 7.411      ;
; -5.391 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.403      ;
; -5.389 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[27]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.401      ;
; -5.389 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.401      ;
; -5.386 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[28]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.969      ; 7.392      ;
; -5.386 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.969      ; 7.402      ;
; -5.384 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.403      ;
; -5.383 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.982      ; 7.409      ;
; -5.382 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.976      ; 7.392      ;
; -5.381 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[30] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.969      ; 7.387      ;
; -5.379 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[3]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.977      ; 7.394      ;
; -5.377 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.977      ; 7.392      ;
; -5.376 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[16]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.388      ;
; -5.373 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[33] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.976      ; 7.393      ;
; -5.373 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.962      ; 7.382      ;
; -5.370 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.982      ; 7.396      ;
; -5.366 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.375      ;
; -5.365 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.370      ;
; -5.361 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.380      ;
; -5.360 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.371      ;
; -5.358 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.370      ;
; -5.356 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.374      ;
; -5.355 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.951      ; 7.350      ;
; -5.355 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.982      ; 7.374      ;
; -5.354 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 3.227      ; 7.195      ;
; -5.353 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[11] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.986      ; 7.378      ;
; -5.353 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.953      ; 7.350      ;
; -5.353 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.355      ;
; -5.351 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[28] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.363      ;
; -5.351 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[20] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.362      ;
; -5.351 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.369      ;
; -5.349 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 3.225      ; 7.336      ;
; -5.349 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.367      ;
; -5.348 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.977      ; 7.371      ;
; -5.348 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.983      ; 7.375      ;
; -5.347 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[24]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.358      ;
; -5.346 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.979      ; 7.371      ;
; -5.345 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.363      ;
; -5.343 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[9]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.970      ; 7.351      ;
; -5.343 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.361      ;
; -5.342 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[24] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.354      ;
; -5.342 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[1]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.977      ; 7.357      ;
; -5.341 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.988      ; 7.369      ;
; -5.341 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[2]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.982      ; 7.360      ;
; -5.340 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[28]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.352      ;
; -5.340 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[2]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 3.227      ; 7.181      ;
; -5.339 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.975      ; 7.358      ;
; -5.336 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[27]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.341      ;
; -5.335 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[7]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.977      ; 7.350      ;
; -5.333 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.983      ; 7.360      ;
; -5.332 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.986      ; 7.364      ;
; -5.330 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[16]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.348      ;
; -5.326 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.981      ; 7.344      ;
; -5.325 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 3.143      ; 7.377      ;
; -5.325 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 3.226      ; 7.165      ;
; -5.323 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 3.145      ; 7.377      ;
; -5.323 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.967      ; 7.334      ;
; -5.323 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.341      ;
; -5.321 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.953      ; 7.318      ;
; -5.318 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[17]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.971      ; 7.327      ;
; -5.317 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[3]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.982      ; 7.343      ;
; -5.316 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.961      ; 7.319      ;
; -5.316 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.952      ; 7.312      ;
; -5.315 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.982      ; 7.341      ;
; -5.314 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.973      ; 7.331      ;
; -5.314 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.979      ; 7.339      ;
; -5.312 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.974      ; 7.330      ;
; -5.311 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.968      ; 7.323      ;
; -5.311 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.952      ; 7.307      ;
; -5.310 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.967      ; 7.321      ;
; -5.309 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.981      ; 7.334      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -4.060 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.633      ;
; -4.041 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.614      ;
; -4.017 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.937      ; 6.912      ;
; -3.971 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.544      ;
; -3.873 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.446      ;
; -3.868 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.441      ;
; -3.844 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.417      ;
; -3.836 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.409      ;
; -3.824 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.397      ;
; -3.815 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.388      ;
; -3.777 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.350      ;
; -3.773 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.661      ; 6.352      ;
; -3.621 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.194      ;
; -3.621 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.194      ;
; -3.621 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.194      ;
; -3.621 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.194      ;
; -3.621 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.194      ;
; -3.621 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.194      ;
; -3.523 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.655      ; 6.096      ;
; -3.481 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.662      ; 6.061      ;
; -3.481 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.662      ; 6.061      ;
; -3.481 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.662      ; 6.061      ;
; -3.481 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.662      ; 6.061      ;
; -3.481 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.662      ; 6.061      ;
; -3.481 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.662      ; 6.061      ;
; -3.481 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.662      ; 6.061      ;
; -3.449 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.661      ; 6.028      ;
; 13.065 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.845      ;
; 13.072 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.838      ;
; 13.084 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.826      ;
; 13.091 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.819      ;
; 13.108 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.194      ; 7.124      ;
; 13.115 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.194      ; 7.117      ;
; 13.150 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.760      ;
; 13.161 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.749      ;
; 13.245 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.665      ;
; 13.257 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.653      ;
; 13.259 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.651      ;
; 13.264 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.646      ;
; 13.275 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.635      ;
; 13.281 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.629      ;
; 13.288 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.622      ;
; 13.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.620      ;
; 13.296 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.614      ;
; 13.301 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.609      ;
; 13.308 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.602      ;
; 13.317 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.593      ;
; 13.330 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.580      ;
; 13.332 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.082     ; 6.584      ;
; 13.355 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.555      ;
; 13.359 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.082     ; 6.557      ;
; 13.602 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.308      ;
; 13.609 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.301      ;
; 13.624 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.082     ; 6.292      ;
; 13.652 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.082     ; 6.264      ;
; 13.675 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.235      ;
; 13.689 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.221      ;
; 13.718 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.194      ; 6.514      ;
; 13.735 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.175      ;
; 13.741 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.169      ;
; 13.749 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.161      ;
; 13.751 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.159      ;
; 13.759 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.151      ;
; 13.784 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.194      ; 6.448      ;
; 13.792 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.194      ; 6.440      ;
; 13.797 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.113      ;
; 13.799 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.087     ; 6.112      ;
; 13.805 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.105      ;
; 13.818 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.087     ; 6.093      ;
; 13.830 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.080      ;
; 13.842 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.195      ; 6.391      ;
; 13.860 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.050      ;
; 13.866 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.044      ;
; 13.874 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.036      ;
; 13.875 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.035      ;
; 13.886 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.024      ;
; 13.888 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.087     ; 6.023      ;
; 13.892 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.018      ;
; 13.900 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 6.010      ;
; 13.915 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.995      ;
; 13.917 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.082     ; 5.999      ;
; 13.922 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.988      ;
; 13.928 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.982      ;
; 13.930 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.980      ;
; 13.936 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.974      ;
; 13.936 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.974      ;
; 13.937 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.973      ;
; 13.944 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.966      ;
; 13.945 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.965      ;
; 13.948 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.962      ;
; 13.956 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.954      ;
; 13.977 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.933      ;
; 13.979 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.082     ; 5.937      ;
; 13.985 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.925      ;
; 13.986 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.087     ; 5.925      ;
; 13.987 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.082     ; 5.929      ;
; 13.991 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.087     ; 5.920      ;
; 14.014 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.896      ;
; 14.014 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.896      ;
; 14.014 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.088     ; 5.896      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'                                                                                                         ;
+--------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node     ; Launch Clock                                          ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.221 ; GEN_CE:U3|ce ; val_in_syn1 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.002        ; -0.537     ; 1.544      ;
; 79.737 ; val_in_syn2  ; read        ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 82.010       ; -0.087     ; 2.184      ;
; 80.694 ; val_in_syn1  ; val_in_syn2 ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 82.010       ; -0.094     ; 1.220      ;
+--------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 35.555 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.343      ;
; 35.555 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.343      ;
; 35.555 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.343      ;
; 35.555 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][2]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.343      ;
; 35.555 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.343      ;
; 35.555 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][0]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.343      ;
; 35.584 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][7]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.314      ;
; 35.584 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.314      ;
; 35.584 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.314      ;
; 35.584 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.314      ;
; 35.584 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][2]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.314      ;
; 35.584 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.314      ;
; 35.584 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][0]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.314      ;
; 35.584 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][0]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 4.314      ;
; 35.786 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.132      ;
; 35.786 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.132      ;
; 35.786 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.132      ;
; 35.786 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.132      ;
; 35.786 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.132      ;
; 35.786 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.132      ;
; 35.786 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.132      ;
; 35.786 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.132      ;
; 35.786 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.132      ;
; 35.811 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.090      ;
; 35.811 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.090      ;
; 35.811 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.090      ;
; 35.811 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.090      ;
; 35.811 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.090      ;
; 35.811 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.090      ;
; 35.874 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.044      ;
; 35.874 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.044      ;
; 35.874 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.044      ;
; 35.874 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.044      ;
; 35.874 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.044      ;
; 35.874 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.044      ;
; 35.874 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.044      ;
; 35.874 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.044      ;
; 35.874 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.044      ;
; 35.948 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.970      ;
; 35.948 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.970      ;
; 35.948 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.970      ;
; 35.948 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.970      ;
; 35.948 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.970      ;
; 35.948 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.970      ;
; 35.948 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.970      ;
; 35.948 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.970      ;
; 35.948 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.970      ;
; 35.999 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 35.999 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 35.999 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 35.999 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 35.999 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 35.999 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 35.999 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 35.999 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 35.999 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 36.105 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.813      ;
; 36.105 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.813      ;
; 36.105 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.813      ;
; 36.105 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.813      ;
; 36.105 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.813      ;
; 36.105 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.813      ;
; 36.105 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.813      ;
; 36.105 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.813      ;
; 36.105 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.813      ;
; 36.127 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.791      ;
; 36.127 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.791      ;
; 36.127 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.791      ;
; 36.127 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.791      ;
; 36.127 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.791      ;
; 36.127 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.791      ;
; 36.127 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.791      ;
; 36.127 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.791      ;
; 36.127 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.791      ;
; 36.134 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.787      ;
; 36.134 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.787      ;
; 36.134 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.787      ;
; 36.134 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.787      ;
; 36.134 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.787      ;
; 36.134 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.787      ;
; 36.134 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.787      ;
; 36.134 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.787      ;
; 36.134 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.787      ;
; 36.158 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 3.749      ;
; 36.166 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 3.737      ;
; 36.209 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.712      ;
; 36.209 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.712      ;
; 36.209 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.712      ;
; 36.209 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.712      ;
; 36.209 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.712      ;
; 36.209 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.712      ;
; 36.209 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.712      ;
; 36.209 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.712      ;
; 36.209 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.712      ;
; 36.269 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.652      ;
; 36.289 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.629      ;
; 36.289 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.629      ;
; 36.289 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.629      ;
; 36.289 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.629      ;
; 36.289 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.629      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.169 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.772      ; 4.017      ;
; 0.202 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[14] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.609      ; 3.887      ;
; 0.283 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.758      ; 4.117      ;
; 0.323 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[18] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.608      ; 4.007      ;
; 0.337 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.774      ; 4.187      ;
; 0.377 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.751      ; 4.204      ;
; 0.384 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[33] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.598      ; 4.058      ;
; 0.430 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.599      ; 4.105      ;
; 0.438 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.598      ; 4.112      ;
; 0.458 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.592      ; 4.126      ;
; 0.458 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.591      ; 4.125      ;
; 0.472 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[19] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.591      ; 4.139      ;
; 0.490 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.600      ; 4.166      ;
; 0.525 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.613      ; 4.214      ;
; 0.527 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.598      ; 4.201      ;
; 0.533 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.601      ; 4.210      ;
; 0.538 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.575      ; 4.189      ;
; 0.564 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.593      ; 4.233      ;
; 0.570 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.598      ; 4.244      ;
; 0.615 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.599      ; 4.290      ;
; 2.162 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.105      ;
; 2.214 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[13] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.157      ;
; 2.232 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[9]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.861      ; 6.169      ;
; 2.250 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[16] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.772      ; 6.098      ;
; 2.264 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.207      ;
; 2.283 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.226      ;
; 2.286 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[23]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.774      ; 6.136      ;
; 2.319 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.773      ; 6.168      ;
; 2.329 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.773      ; 6.178      ;
; 2.347 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[16]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.772      ; 6.195      ;
; 2.347 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.201      ;
; 2.350 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.299      ;
; 2.355 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.298      ;
; 2.360 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.773      ; 6.209      ;
; 2.379 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.322      ;
; 2.380 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.323      ;
; 2.384 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.327      ;
; 2.390 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[0]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.623      ; 6.089      ;
; 2.399 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.342      ;
; 2.400 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.343      ;
; 2.422 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.371      ;
; 2.424 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.278      ;
; 2.428 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.773      ; 6.277      ;
; 2.430 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.373      ;
; 2.438 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[32] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.752      ; 6.266      ;
; 2.446 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.300      ;
; 2.446 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.395      ;
; 2.447 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.396      ;
; 2.451 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.400      ;
; 2.457 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.311      ;
; 2.458 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.312      ;
; 2.458 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.407      ;
; 2.458 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.773      ; 6.307      ;
; 2.459 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.313      ;
; 2.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.764      ; 6.301      ;
; 2.463 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.317      ;
; 2.463 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.406      ;
; 2.466 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[19] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[19] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.590      ; 6.132      ;
; 2.466 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.415      ;
; 2.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.416      ;
; 2.479 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.333      ;
; 2.482 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[22] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.592      ; 6.150      ;
; 2.486 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[4]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.586      ; 6.148      ;
; 2.487 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[11]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.430      ;
; 2.488 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[17] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.591      ; 6.155      ;
; 2.488 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.342      ;
; 2.491 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.345      ;
; 2.492 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.435      ;
; 2.493 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[24] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.751      ; 6.320      ;
; 2.497 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.446      ;
; 2.501 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[18] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.614      ; 6.191      ;
; 2.504 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.447      ;
; 2.505 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[0]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.623      ; 6.204      ;
; 2.505 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.773      ; 6.354      ;
; 2.506 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[29]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.592      ; 6.174      ;
; 2.506 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[7]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.449      ;
; 2.509 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.780      ; 6.365      ;
; 2.510 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[2]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.453      ;
; 2.511 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[5]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.586      ; 6.173      ;
; 2.511 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[1]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.454      ;
; 2.512 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.366      ;
; 2.514 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[22] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.758      ; 6.348      ;
; 2.517 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[13] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.772      ; 6.365      ;
; 2.518 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[10] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.772      ; 6.366      ;
; 2.521 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.470      ;
; 2.524 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[27] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.595      ; 6.195      ;
; 2.525 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[5]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.586      ; 6.187      ;
; 2.527 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[10] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.867      ; 6.470      ;
; 2.528 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[2]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.622      ; 6.226      ;
; 2.529 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.767      ; 6.372      ;
; 2.530 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[11]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.772      ; 6.378      ;
; 2.530 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.873      ; 6.479      ;
; 2.533 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.619      ; 6.228      ;
; 2.535 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.773      ; 6.384      ;
; 2.536 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.778      ; 6.390      ;
; 2.538 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.764      ; 6.378      ;
; 2.539 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.773      ; 6.388      ;
; 2.540 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.773      ; 6.389      ;
; 2.542 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[24]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.750      ; 6.368      ;
; 2.544 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[32]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.751      ; 6.371      ;
+-------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.350 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.015      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                       ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                          ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.420 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.687      ;
; 0.428 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.433 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                    ; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.718      ;
; 0.435 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                          ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.703      ;
; 0.449 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk                                                                                                                                          ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.715      ;
; 0.450 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.720      ;
; 0.454 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.720      ;
; 0.458 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.724      ;
; 0.458 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.724      ;
; 0.460 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                               ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.727      ;
; 0.464 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.730      ;
; 0.467 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.734      ;
; 0.467 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.733      ;
; 0.485 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.751      ;
; 0.487 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.753      ;
; 0.545 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.812      ;
; 0.553 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.821      ;
; 0.561 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.828      ;
; 0.592 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.859      ;
; 0.594 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.860      ;
; 0.600 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.868      ;
; 0.615 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.882      ;
; 0.620 ; audio_and_video_config:cfg|data_to_transfer[5]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.887      ;
; 0.622 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[7]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.890      ;
; 0.625 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.892      ;
; 0.625 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.891      ;
; 0.629 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.290      ;
; 0.629 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.896      ;
; 0.634 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.899      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.385 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.400 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[7]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_5qe1:auto_generated|ram_block1a1~porta_address_reg0                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.066      ;
; 0.403 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.412 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[8]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[8]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[8]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.697      ;
; 0.420 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.703      ;
; 0.428 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[9]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[9]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[1]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[1]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[0]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[0]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[7]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[7]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[7]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[7]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[14]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[14]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe1                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[1]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[1]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[3]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[3]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[10]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[10]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[0]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[13]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][3]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][6]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][7]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][15]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[5]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[5]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[12]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[12]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[14]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[14]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][7]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[4]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[4]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][15]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.434 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][13]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][4]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][5]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][8]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][8]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][10]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][1]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.706      ;
; 0.439 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][12]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.445 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.711      ;
; 0.449 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[22]       ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[7]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.451 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.460 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[28]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.726      ;
; 0.547 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[9]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_i6f1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.196      ;
; 0.552 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[3]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_5qe1:auto_generated|ram_block1a10~porta_address_reg0               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.241      ;
; 0.553 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[6]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.575 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.841      ;
; 0.575 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.841      ;
; 0.577 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|val_out                   ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.577 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[16]       ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[7]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.579 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[11]               ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_i6f1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.238      ;
; 0.582 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[23]       ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[15]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.584 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[29]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[7]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.850      ;
; 0.584 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[11]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[11]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.866      ;
; 0.585 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.868      ;
; 0.585 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]                               ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 0.904      ;
; 0.588 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[9]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[9]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.856      ;
; 0.589 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_in_reg[18]           ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_out[20]                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.589 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.590 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.873      ;
; 0.590 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.856      ;
; 0.591 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[13]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 0.891      ;
; 0.591 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.874      ;
; 0.592 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                          ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_5qe1:auto_generated|ram_block1a1~porta_address_reg0                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.251      ;
; 0.594 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_out[18]              ; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[18]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.859      ;
; 0.594 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_out[2]               ; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[2]                                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.859      ;
; 0.595 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.862      ;
; 0.596 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.863      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.403 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.427 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.idle_r ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.429 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.433 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.699      ;
; 0.436 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][0]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.load   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.445 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.711      ;
; 0.451 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.465 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.731      ;
; 0.493 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.shift  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.759      ;
; 0.498 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.shift  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.764      ;
; 0.501 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.shift  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.767      ;
; 0.539 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.805      ;
; 0.543 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.544 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.545 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.546 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.553 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][0]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][1]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.557 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.823      ;
; 0.557 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.823      ;
; 0.557 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.823      ;
; 0.561 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.583 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.849      ;
; 0.590 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.load   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.856      ;
; 0.597 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.864      ;
; 0.600 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.865      ;
; 0.601 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][7]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][1]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][1]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.read ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.604 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.870      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'                                                                                                         ;
+-------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node     ; Launch Clock                                          ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.571 ; GEN_CE:U3|ce ; val_in_syn1 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.000        ; 0.434      ; 1.351      ;
; 0.854 ; val_in_syn1  ; val_in_syn2 ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.000        ; 0.115      ; 1.155      ;
; 1.817 ; val_in_syn2  ; read        ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.000        ; 0.075      ; 2.078      ;
+-------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                     ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 130.91 MHz ; 130.91 MHz      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 155.84 MHz ; 155.84 MHz      ; CLOCK_50                                              ;                                                ;
; 240.85 MHz ; 240.85 MHz      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 475.29 MHz ; 437.64 MHz      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; -6.570 ; -1716.390     ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -5.404 ; -172.098      ;
; CLOCK_50                                                     ; -3.962 ; -97.742       ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; -1.997 ; -1.997        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 35.848 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.294 ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 0.339 ; 0.000         ;
; CLOCK_50                                                     ; 0.354 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 0.354 ; 0.000         ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 0.508 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.457  ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 4.846  ; 0.000         ;
; CLOCK_50                                                     ; 9.650  ; 0.000         ;
; CLOCK2_50                                                    ; 18.408 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 19.704 ; 0.000         ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 40.708 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -6.570 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][11] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.045     ; 3.874      ;
; -6.548 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][10] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.045     ; 3.852      ;
; -6.542 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][9]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.045     ; 3.846      ;
; -6.485 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][5]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.038     ; 3.796      ;
; -6.454 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.038     ; 3.765      ;
; -6.447 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][3]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.038     ; 3.758      ;
; -6.433 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.695     ; 4.087      ;
; -6.330 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][15] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.623     ; 4.056      ;
; -6.137 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][7]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.623     ; 3.863      ;
; -6.134 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][2]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.623     ; 3.860      ;
; -6.038 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][4]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.623     ; 3.764      ;
; -6.032 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][1]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.623     ; 3.758      ;
; -5.887 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][13] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.623     ; 3.613      ;
; -5.759 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.623     ; 3.485      ;
; -5.737 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][12] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.623     ; 3.463      ;
; -5.733 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][14] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.623     ; 3.459      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.570 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.122      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.060      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 4.054      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.339 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.337 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.475     ; 3.891      ;
; -5.333 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.885      ;
; -5.333 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.885      ;
; -5.333 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.885      ;
; -5.333 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.885      ;
; -5.333 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.885      ;
; -5.333 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.885      ;
; -5.333 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.885      ;
; -5.333 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.885      ;
; -5.333 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.477     ; 3.885      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -5.404 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.537      ; 7.062      ;
; -5.369 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 7.030      ;
; -5.352 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.514      ; 6.991      ;
; -5.348 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.539      ; 7.014      ;
; -5.337 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.691      ; 7.032      ;
; -5.334 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.529      ; 6.984      ;
; -5.299 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.528      ; 6.952      ;
; -5.278 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.531      ; 6.936      ;
; -5.276 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[30]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.529      ; 6.926      ;
; -5.231 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.892      ;
; -5.226 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.530      ; 6.877      ;
; -5.212 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[28]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.530      ; 6.863      ;
; -5.210 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[28] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.530      ; 6.861      ;
; -5.206 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[30] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.530      ; 6.857      ;
; -5.198 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[11] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.544      ; 6.864      ;
; -5.187 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.758      ; 6.678      ;
; -5.185 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.840      ;
; -5.182 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.537      ; 6.834      ;
; -5.182 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.521      ; 6.827      ;
; -5.181 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.528      ; 6.830      ;
; -5.181 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.535      ; 6.837      ;
; -5.179 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.755      ; 6.804      ;
; -5.179 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.537      ; 6.837      ;
; -5.177 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[28]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.529      ; 6.831      ;
; -5.177 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.535      ; 6.833      ;
; -5.175 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.830      ;
; -5.175 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[28] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.529      ; 6.829      ;
; -5.169 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[33] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.830      ;
; -5.165 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.535      ; 6.821      ;
; -5.164 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[2]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.758      ; 6.655      ;
; -5.162 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.544      ; 6.829      ;
; -5.161 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.528      ; 6.814      ;
; -5.159 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[2]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.521      ; 6.804      ;
; -5.156 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[24]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.811      ;
; -5.156 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[24] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.535      ; 6.812      ;
; -5.154 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.811      ;
; -5.153 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.757      ; 6.643      ;
; -5.150 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.533      ; 6.808      ;
; -5.148 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.809      ;
; -5.148 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.520      ; 6.792      ;
; -5.148 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.757      ; 6.775      ;
; -5.146 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.805      ;
; -5.144 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[16]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.535      ; 6.800      ;
; -5.144 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.805      ;
; -5.142 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.801      ;
; -5.140 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.533      ; 6.798      ;
; -5.140 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[20] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.795      ;
; -5.137 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.543      ; 6.805      ;
; -5.135 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.530      ; 6.794      ;
; -5.133 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.511      ; 6.769      ;
; -5.131 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.546      ; 6.800      ;
; -5.130 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.789      ;
; -5.129 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.792      ;
; -5.129 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.512      ; 6.766      ;
; -5.127 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[2]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[3]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.524      ; 6.768      ;
; -5.127 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.514      ; 6.766      ;
; -5.126 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.788      ;
; -5.125 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.512      ; 6.762      ;
; -5.125 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.537      ; 6.789      ;
; -5.124 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.535      ; 6.780      ;
; -5.123 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.511      ; 6.759      ;
; -5.123 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.759      ; 6.615      ;
; -5.123 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.539      ; 6.789      ;
; -5.122 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.757      ; 6.612      ;
; -5.121 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[24]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.533      ; 6.779      ;
; -5.121 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[24] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.780      ;
; -5.121 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.537      ; 6.785      ;
; -5.119 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.525      ; 6.770      ;
; -5.119 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.782      ;
; -5.119 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.535      ; 6.779      ;
; -5.118 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.688      ; 6.810      ;
; -5.117 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.520      ; 6.761      ;
; -5.114 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.689      ; 6.807      ;
; -5.113 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.759      ; 6.605      ;
; -5.113 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.512      ; 6.750      ;
; -5.112 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.691      ; 6.807      ;
; -5.110 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.535      ; 6.772      ;
; -5.110 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.689      ; 6.803      ;
; -5.109 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[16]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.768      ;
; -5.109 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.537      ; 6.773      ;
; -5.108 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.522      ; 6.754      ;
; -5.106 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.769      ;
; -5.105 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[11] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.553      ; 6.780      ;
; -5.105 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[20] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.533      ; 6.763      ;
; -5.104 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[24]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.511      ; 6.740      ;
; -5.104 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[24] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.512      ; 6.741      ;
; -5.104 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[20]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.538      ; 6.769      ;
; -5.103 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.534      ; 6.762      ;
; -5.102 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.513      ; 6.740      ;
; -5.102 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.765      ;
; -5.101 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.545      ; 6.769      ;
; -5.100 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[24]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.536      ; 6.763      ;
; -5.100 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[24] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.537      ; 6.764      ;
; -5.099 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.537      ; 6.751      ;
; -5.099 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[33] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.528      ; 6.752      ;
; -5.099 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.526      ; 6.751      ;
; -5.098 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.538      ; 6.763      ;
; -5.098 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.689      ; 6.791      ;
; -5.095 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[19] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.525      ; 6.746      ;
; -5.092 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 2.543      ; 6.756      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -3.962 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 6.195      ;
; -3.955 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.563      ; 6.468      ;
; -3.941 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 6.174      ;
; -3.875 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 6.108      ;
; -3.794 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 6.027      ;
; -3.786 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 6.019      ;
; -3.756 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 5.989      ;
; -3.752 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 5.985      ;
; -3.743 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 5.976      ;
; -3.731 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 5.964      ;
; -3.695 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 5.928      ;
; -3.685 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.320      ; 5.924      ;
; -3.535 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.315      ; 5.769      ;
; -3.535 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.315      ; 5.769      ;
; -3.535 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.315      ; 5.769      ;
; -3.535 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.315      ; 5.769      ;
; -3.535 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.315      ; 5.769      ;
; -3.535 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.315      ; 5.769      ;
; -3.477 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.314      ; 5.710      ;
; -3.437 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.321      ; 5.677      ;
; -3.437 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.321      ; 5.677      ;
; -3.437 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.321      ; 5.677      ;
; -3.437 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.321      ; 5.677      ;
; -3.437 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.321      ; 5.677      ;
; -3.437 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.321      ; 5.677      ;
; -3.437 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.321      ; 5.677      ;
; -3.321 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 2.320      ; 5.560      ;
; 13.583 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.336      ;
; 13.590 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.169      ; 6.609      ;
; 13.591 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.328      ;
; 13.598 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.169      ; 6.601      ;
; 13.604 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.315      ;
; 13.612 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.307      ;
; 13.670 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.249      ;
; 13.678 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.241      ;
; 13.751 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.168      ;
; 13.759 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.160      ;
; 13.759 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.160      ;
; 13.767 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.152      ;
; 13.789 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.130      ;
; 13.793 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.126      ;
; 13.797 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.122      ;
; 13.801 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.118      ;
; 13.802 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.117      ;
; 13.810 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.109      ;
; 13.814 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.105      ;
; 13.822 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.097      ;
; 13.850 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.069      ;
; 13.858 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 6.061      ;
; 13.860 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.074     ; 6.065      ;
; 13.868 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.074     ; 6.057      ;
; 14.068 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.851      ;
; 14.076 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.843      ;
; 14.151 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.768      ;
; 14.158 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.169      ; 6.041      ;
; 14.172 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.747      ;
; 14.197 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.074     ; 5.728      ;
; 14.212 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.707      ;
; 14.212 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.707      ;
; 14.219 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.169      ; 5.980      ;
; 14.219 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.169      ; 5.980      ;
; 14.221 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.074     ; 5.704      ;
; 14.233 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.686      ;
; 14.233 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.686      ;
; 14.238 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.681      ;
; 14.286 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.079     ; 5.634      ;
; 14.293 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.170      ; 5.907      ;
; 14.299 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.620      ;
; 14.299 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.620      ;
; 14.307 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.079     ; 5.613      ;
; 14.319 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.600      ;
; 14.327 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.592      ;
; 14.357 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.562      ;
; 14.361 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.558      ;
; 14.370 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.549      ;
; 14.373 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.079     ; 5.547      ;
; 14.380 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.539      ;
; 14.380 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.539      ;
; 14.382 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.537      ;
; 14.388 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.531      ;
; 14.388 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.531      ;
; 14.418 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.501      ;
; 14.418 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.501      ;
; 14.418 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.501      ;
; 14.422 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.497      ;
; 14.422 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.497      ;
; 14.428 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.074     ; 5.497      ;
; 14.431 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.488      ;
; 14.431 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.488      ;
; 14.443 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.476      ;
; 14.443 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.476      ;
; 14.454 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.079     ; 5.466      ;
; 14.462 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.079     ; 5.458      ;
; 14.479 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.440      ;
; 14.479 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.440      ;
; 14.487 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.080     ; 5.432      ;
; 14.489 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.074     ; 5.436      ;
; 14.489 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.074     ; 5.436      ;
; 14.492 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.079     ; 5.428      ;
; 14.494 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.169      ; 5.705      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'                                                                                                          ;
+--------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node     ; Launch Clock                                          ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.997 ; GEN_CE:U3|ce ; val_in_syn1 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.002        ; -0.477     ; 1.381      ;
; 79.906 ; val_in_syn2  ; read        ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 82.010       ; -0.078     ; 2.025      ;
; 80.799 ; val_in_syn1  ; val_in_syn2 ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 82.010       ; -0.084     ; 1.126      ;
+--------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 35.848 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 4.059      ;
; 35.848 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 4.059      ;
; 35.848 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 4.059      ;
; 35.848 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][2]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 4.059      ;
; 35.848 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 4.059      ;
; 35.848 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][0]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 4.059      ;
; 35.878 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][7]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.030      ;
; 35.878 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.030      ;
; 35.878 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.030      ;
; 35.878 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.030      ;
; 35.878 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][2]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.030      ;
; 35.878 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.030      ;
; 35.878 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][0]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.030      ;
; 35.878 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][0]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.030      ;
; 36.092 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.819      ;
; 36.092 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.819      ;
; 36.092 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.819      ;
; 36.092 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.819      ;
; 36.092 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.819      ;
; 36.092 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.819      ;
; 36.178 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.178 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.178 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.178 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.178 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.178 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.178 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.178 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.178 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.239 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.688      ;
; 36.239 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.688      ;
; 36.239 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.688      ;
; 36.239 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.688      ;
; 36.239 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.688      ;
; 36.239 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.688      ;
; 36.239 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.688      ;
; 36.239 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.688      ;
; 36.239 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.688      ;
; 36.324 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.603      ;
; 36.324 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.603      ;
; 36.324 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.603      ;
; 36.324 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.603      ;
; 36.324 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.603      ;
; 36.324 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.603      ;
; 36.324 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.603      ;
; 36.324 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.603      ;
; 36.324 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.603      ;
; 36.344 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.583      ;
; 36.344 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.583      ;
; 36.344 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.583      ;
; 36.344 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.583      ;
; 36.344 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.583      ;
; 36.344 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.583      ;
; 36.344 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.583      ;
; 36.344 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.583      ;
; 36.344 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.583      ;
; 36.418 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.500      ;
; 36.423 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.491      ;
; 36.455 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.472      ;
; 36.455 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.472      ;
; 36.455 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.472      ;
; 36.455 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.472      ;
; 36.455 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.472      ;
; 36.455 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.472      ;
; 36.455 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.472      ;
; 36.455 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.472      ;
; 36.455 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.472      ;
; 36.460 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.467      ;
; 36.460 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.467      ;
; 36.460 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.467      ;
; 36.460 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.467      ;
; 36.460 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.467      ;
; 36.460 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.467      ;
; 36.460 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.467      ;
; 36.460 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.467      ;
; 36.460 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.467      ;
; 36.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.419      ;
; 36.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.419      ;
; 36.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.419      ;
; 36.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.419      ;
; 36.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.419      ;
; 36.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.419      ;
; 36.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.419      ;
; 36.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.419      ;
; 36.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.419      ;
; 36.523 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.405      ;
; 36.523 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.405      ;
; 36.523 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.405      ;
; 36.523 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.405      ;
; 36.523 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.405      ;
; 36.523 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.405      ;
; 36.523 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.405      ;
; 36.523 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.405      ;
; 36.523 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.405      ;
; 36.599 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.328      ;
; 36.599 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.328      ;
; 36.599 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.328      ;
; 36.599 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.328      ;
; 36.599 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.328      ;
; 36.599 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.328      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.294 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.246      ; 3.616      ;
; 0.316 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[14] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.097      ; 3.489      ;
; 0.368 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.232      ; 3.676      ;
; 0.432 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.248      ; 3.756      ;
; 0.441 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[18] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.095      ; 3.612      ;
; 0.456 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.229      ; 3.761      ;
; 0.463 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[33] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.088      ; 3.627      ;
; 0.510 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.088      ; 3.674      ;
; 0.523 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.087      ; 3.686      ;
; 0.552 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.081      ; 3.709      ;
; 0.560 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.079      ; 3.715      ;
; 0.571 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[19] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.079      ; 3.726      ;
; 0.575 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.089      ; 3.740      ;
; 0.596 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.088      ; 3.760      ;
; 0.607 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.091      ; 3.774      ;
; 0.618 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.064      ; 3.758      ;
; 0.625 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.098      ; 3.799      ;
; 0.632 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.087      ; 3.795      ;
; 0.654 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.081      ; 3.811      ;
; 0.674 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.088      ; 3.838      ;
; 2.097 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.323      ; 5.496      ;
; 2.131 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[13] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.322      ; 5.529      ;
; 2.139 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[9]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.317      ; 5.532      ;
; 2.152 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[16] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.245      ; 5.473      ;
; 2.163 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.563      ;
; 2.177 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[23]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.247      ; 5.500      ;
; 2.179 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.322      ; 5.577      ;
; 2.221 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.330      ; 5.627      ;
; 2.234 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.247      ; 5.557      ;
; 2.238 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.638      ;
; 2.242 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.323      ; 5.641      ;
; 2.243 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[16]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.245      ; 5.564      ;
; 2.256 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.253      ; 5.585      ;
; 2.268 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.323      ; 5.667      ;
; 2.268 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.668      ;
; 2.276 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.676      ;
; 2.279 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.679      ;
; 2.283 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.247      ; 5.606      ;
; 2.290 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.248      ; 5.614      ;
; 2.296 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.330      ; 5.702      ;
; 2.300 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.329      ; 5.705      ;
; 2.319 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[32] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.226      ; 5.621      ;
; 2.326 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.329      ; 5.731      ;
; 2.326 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.330      ; 5.732      ;
; 2.328 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.329      ; 5.733      ;
; 2.330 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.239      ; 5.645      ;
; 2.331 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.323      ; 5.730      ;
; 2.331 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.253      ; 5.660      ;
; 2.334 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.330      ; 5.740      ;
; 2.335 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.252      ; 5.663      ;
; 2.337 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.330      ; 5.743      ;
; 2.340 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.255      ; 5.671      ;
; 2.346 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.746      ;
; 2.356 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.756      ;
; 2.358 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[24] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.228      ; 5.662      ;
; 2.361 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.252      ; 5.689      ;
; 2.361 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.253      ; 5.690      ;
; 2.362 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[4]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.076      ; 5.514      ;
; 2.363 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.252      ; 5.691      ;
; 2.364 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[11]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.322      ; 5.762      ;
; 2.367 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[1]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.767      ;
; 2.369 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.253      ; 5.698      ;
; 2.371 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[33] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.095      ; 5.542      ;
; 2.371 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[19] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[19] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.078      ; 5.525      ;
; 2.372 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.253      ; 5.701      ;
; 2.374 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[17] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.078      ; 5.528      ;
; 2.376 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[2]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.776      ;
; 2.378 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[7]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.778      ;
; 2.380 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.248      ; 5.704      ;
; 2.385 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[29]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.081      ; 5.542      ;
; 2.388 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.323      ; 5.787      ;
; 2.389 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.329      ; 5.794      ;
; 2.396 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.329      ; 5.801      ;
; 2.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[24]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.228      ; 5.701      ;
; 2.399 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[11]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.245      ; 5.720      ;
; 2.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[18] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.102      ; 5.581      ;
; 2.404 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.804      ;
; 2.404 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.330      ; 5.810      ;
; 2.405 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.239      ; 5.720      ;
; 2.407 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[13] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.245      ; 5.728      ;
; 2.409 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.238      ; 5.723      ;
; 2.410 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.247      ; 5.733      ;
; 2.411 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[3]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.324      ; 5.811      ;
; 2.413 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.252      ; 5.741      ;
; 2.414 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.330      ; 5.820      ;
; 2.415 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[11] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.323      ; 5.814      ;
; 2.415 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.255      ; 5.746      ;
; 2.416 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[2]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.107      ; 5.599      ;
; 2.416 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[29]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.226      ; 5.718      ;
; 2.418 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.236      ; 5.730      ;
; 2.419 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[23]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.231      ; 5.726      ;
; 2.419 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.254      ; 5.749      ;
; 2.424 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.252      ; 5.752      ;
; 2.425 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[1]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.330      ; 5.831      ;
; 2.425 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.241      ; 5.742      ;
; 2.430 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[11]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[11] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.097      ; 5.603      ;
; 2.431 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.252      ; 5.759      ;
; 2.432 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.325      ; 5.833      ;
; 2.433 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.325      ; 5.834      ;
; 2.434 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[2]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 3.330      ; 5.840      ;
+-------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.339 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.354 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.381 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[8]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[8]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[8]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.388 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.646      ;
; 0.389 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[7]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_5qe1:auto_generated|ram_block1a1~porta_address_reg0                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.988      ;
; 0.395 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[9]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[9]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[0]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[0]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[1]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[1]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[10]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[10]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[3]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[3]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[7]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[7]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[14]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[14]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[0]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[7]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[7]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[14]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[14]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe1                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[1]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[1]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][3]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][6]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][7]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][7]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[5]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[5]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[12]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[12]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[13]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][15]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[4]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[4]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][15]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][8]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][13]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][4]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][5]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][8]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][10]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][1]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.649      ;
; 0.405 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][12]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.648      ;
; 0.407 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[22]       ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[7]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.416 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.418 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.425 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[28]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.667      ;
; 0.508 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[6]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.514 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[3]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_5qe1:auto_generated|ram_block1a10~porta_address_reg0               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.131      ;
; 0.522 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[16]       ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[7]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.527 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.769      ;
; 0.528 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.770      ;
; 0.529 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|val_out                   ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.771      ;
; 0.531 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]                               ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 0.825      ;
; 0.533 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[11]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[11]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.791      ;
; 0.534 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.792      ;
; 0.535 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[23]       ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[15]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.536 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[29]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[7]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.778      ;
; 0.537 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[9]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_i6f1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.117      ;
; 0.540 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.798      ;
; 0.541 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.799      ;
; 0.542 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[9]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[9]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.786      ;
; 0.544 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_in_reg[18]           ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_out[20]                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.787      ;
; 0.544 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.787      ;
; 0.545 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.547 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][14]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.790      ;
; 0.548 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][3]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][4]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                          ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                       ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.358 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.955      ;
; 0.365 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.623      ;
; 0.387 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.630      ;
; 0.396 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                          ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                    ; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.658      ;
; 0.402 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk                                                                                                                                          ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.649      ;
; 0.407 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.650      ;
; 0.407 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.650      ;
; 0.415 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.657      ;
; 0.415 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.657      ;
; 0.416 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.662      ;
; 0.418 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.661      ;
; 0.420 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.663      ;
; 0.424 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                               ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.667      ;
; 0.431 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.673      ;
; 0.431 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.675      ;
; 0.446 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.689      ;
; 0.448 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.691      ;
; 0.494 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.737      ;
; 0.501 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.744      ;
; 0.509 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.752      ;
; 0.515 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.758      ;
; 0.546 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.789      ;
; 0.548 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.793      ;
; 0.561 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.805      ;
; 0.567 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.810      ;
; 0.569 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.813      ;
; 0.571 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.814      ;
; 0.572 ; audio_and_video_config:cfg|data_to_transfer[5]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.815      ;
; 0.572 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.816      ;
; 0.574 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[7]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.817      ;
; 0.574 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.818      ;
; 0.585 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.354 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.idle_r ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.631      ;
; 0.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][0]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.405 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.load   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.416 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.662      ;
; 0.429 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.671      ;
; 0.456 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.shift  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.699      ;
; 0.461 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.shift  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.704      ;
; 0.464 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.shift  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.707      ;
; 0.494 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.499 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.742      ;
; 0.500 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.501 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.502 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.507 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][0]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][1]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.510 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.511 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.511 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.511 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.514 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.534 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.777      ;
; 0.534 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.load   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.777      ;
; 0.549 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][1]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][1]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][7]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.read ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.793      ;
; 0.554 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.555 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'                                                                                                          ;
+-------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node     ; Launch Clock                                          ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.508 ; GEN_CE:U3|ce ; val_in_syn1 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.000        ; 0.384      ; 1.223      ;
; 0.759 ; val_in_syn1  ; val_in_syn2 ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.000        ; 0.104      ; 1.034      ;
; 1.632 ; val_in_syn2  ; read        ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.000        ; 0.067      ; 1.870      ;
+-------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; -3.416 ; -991.133      ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -2.893 ; -92.559       ;
; CLOCK_50                                                     ; -2.173 ; -52.069       ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; -1.213 ; -1.213        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 37.636 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.236 ; -1.715        ;
; CLOCK_50                                                     ; 0.144  ; 0.000         ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 0.153  ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 0.173  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 0.181  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.375  ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 4.961  ; 0.000         ;
; CLOCK_50                                                     ; 9.373  ; 0.000         ;
; CLOCK2_50                                                    ; 18.094 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 19.774 ; 0.000         ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 40.777 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.416 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][11] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.900     ; 1.853      ;
; -3.401 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][10] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.900     ; 1.838      ;
; -3.397 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][9]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.900     ; 1.834      ;
; -3.369 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][5]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.897     ; 1.809      ;
; -3.352 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.897     ; 1.792      ;
; -3.347 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][3]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.897     ; 1.787      ;
; -3.336 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.718     ; 1.955      ;
; -3.286 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][15] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.686     ; 1.937      ;
; -3.201 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][7]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.686     ; 1.852      ;
; -3.200 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][2]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.686     ; 1.851      ;
; -3.138 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][4]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.686     ; 1.789      ;
; -3.135 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][1]  ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.686     ; 1.786      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.116 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][3]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.235      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.085 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.204      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.081 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][4]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.200      ;
; -3.046 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][13] ; CLOCK_50                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.686     ; 1.697      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.989 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.108      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.985 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][7]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.104      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.103      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.988     ; 2.106      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.103      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.988     ; 2.106      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.103      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.988     ; 2.106      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.103      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.988     ; 2.106      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.103      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.988     ; 2.106      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][2]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.991     ; 2.103      ;
; -2.984 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.988     ; 2.106      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.893 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 4.050      ;
; -2.856 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 4.013      ;
; -2.840 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.679      ; 4.008      ;
; -2.832 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.993      ;
; -2.831 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.680      ; 3.998      ;
; -2.828 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.679      ; 3.996      ;
; -2.823 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.673      ; 3.983      ;
; -2.822 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.983      ;
; -2.820 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.981      ;
; -2.816 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.667      ; 3.973      ;
; -2.815 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.969      ;
; -2.813 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.673      ; 3.973      ;
; -2.810 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.971      ;
; -2.808 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[27]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.962      ;
; -2.807 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.655      ; 3.951      ;
; -2.806 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.959      ;
; -2.803 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.957      ;
; -2.800 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.682      ; 3.971      ;
; -2.799 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[27]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.952      ;
; -2.799 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.660      ; 3.949      ;
; -2.797 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.748      ; 3.972      ;
; -2.797 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.655      ; 3.941      ;
; -2.796 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[27]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.950      ;
; -2.795 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.956      ;
; -2.792 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.675      ; 3.956      ;
; -2.790 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.648      ; 3.927      ;
; -2.788 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.679      ; 3.956      ;
; -2.787 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.748      ; 3.962      ;
; -2.786 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.674      ; 3.949      ;
; -2.786 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.673      ; 3.946      ;
; -2.785 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[25]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.680      ; 3.948      ;
; -2.783 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.944      ;
; -2.782 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.675      ; 3.946      ;
; -2.780 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.741      ; 3.948      ;
; -2.780 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.941      ;
; -2.779 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.664      ; 3.931      ;
; -2.779 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.667      ; 3.936      ;
; -2.777 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[19]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.673      ; 3.933      ;
; -2.775 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 3.932      ;
; -2.774 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[18] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 3.931      ;
; -2.771 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[18]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 3.928      ;
; -2.770 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.655      ; 3.914      ;
; -2.770 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.931      ;
; -2.769 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[3]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.664      ; 3.921      ;
; -2.768 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.671      ; 3.928      ;
; -2.767 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[22]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.673      ; 3.923      ;
; -2.764 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.664      ; 3.916      ;
; -2.763 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.675      ; 3.927      ;
; -2.763 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.917      ;
; -2.760 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.748      ; 3.935      ;
; -2.760 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[21]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.909      ;
; -2.759 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.918      ;
; -2.756 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.671      ; 3.916      ;
; -2.756 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[27]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.910      ;
; -2.755 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.910      ;
; -2.755 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.675      ; 3.919      ;
; -2.752 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[5]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.904      ;
; -2.752 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[30] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.905      ;
; -2.751 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[28] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.905      ;
; -2.751 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[9]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 3.908      ;
; -2.749 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.674      ; 3.912      ;
; -2.748 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[19] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.904      ;
; -2.747 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[30]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.900      ;
; -2.745 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[17]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 3.902      ;
; -2.744 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 3.901      ;
; -2.743 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[11] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.685      ; 3.913      ;
; -2.743 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.654      ; 3.886      ;
; -2.743 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.672      ; 3.904      ;
; -2.742 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[28] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.895      ;
; -2.742 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.675      ; 3.906      ;
; -2.742 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[3]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[5]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.894      ;
; -2.740 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[10] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.674      ; 3.901      ;
; -2.740 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[25] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.894      ;
; -2.740 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[15] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.673      ; 3.896      ;
; -2.739 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.796      ; 3.810      ;
; -2.739 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[28] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.893      ;
; -2.737 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[5]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.889      ;
; -2.736 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[3]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.889      ;
; -2.734 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 3.891      ;
; -2.733 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 3.890      ;
; -2.732 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[3]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.675      ; 3.896      ;
; -2.731 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[25] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.884      ;
; -2.731 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[9]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[11] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.678      ; 3.894      ;
; -2.729 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.883      ;
; -2.728 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[25] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.882      ;
; -2.728 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.674      ; 3.891      ;
; -2.728 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[9]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[10] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.667      ; 3.882      ;
; -2.727 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.675      ; 3.891      ;
; -2.726 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.667      ; 3.882      ;
; -2.725 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[7]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.675      ; 3.889      ;
; -2.724 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[1]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[7]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.664      ; 3.876      ;
; -2.722 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[11] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.685      ; 3.892      ;
; -2.720 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.873      ;
; -2.719 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.682      ; 3.889      ;
; -2.719 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[11] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.668      ; 3.876      ;
; -2.719 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[10] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.674      ; 3.880      ;
; -2.718 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.796      ; 3.789      ;
; -2.717 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[26]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.665      ; 3.871      ;
; -2.716 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[23] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.671      ; 3.876      ;
; -2.714 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[4]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0.004        ; 1.666      ; 3.868      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.173 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.623      ; 3.725      ;
; -2.128 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.525      ;
; -2.119 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.516      ;
; -2.069 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.466      ;
; -2.067 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.464      ;
; -2.048 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.445      ;
; -2.042 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.439      ;
; -2.024 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.493      ; 3.424      ;
; -2.023 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.420      ;
; -2.013 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.410      ;
; -2.005 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.402      ;
; -1.936 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.333      ;
; -1.909 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.491      ; 3.307      ;
; -1.909 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.491      ; 3.307      ;
; -1.909 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.491      ; 3.307      ;
; -1.909 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.491      ; 3.307      ;
; -1.909 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.491      ; 3.307      ;
; -1.909 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.491      ; 3.307      ;
; -1.828 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.490      ; 3.225      ;
; -1.771 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.494      ; 3.172      ;
; -1.771 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.494      ; 3.172      ;
; -1.771 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.494      ; 3.172      ;
; -1.771 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.494      ; 3.172      ;
; -1.771 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.494      ; 3.172      ;
; -1.771 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.494      ; 3.172      ;
; -1.771 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.494      ; 3.172      ;
; -1.743 ; read                                                                                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; CLOCK_50    ; 0.010        ; 1.493      ; 3.143      ;
; 16.392 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.087      ; 3.704      ;
; 16.408 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.087      ; 3.688      ;
; 16.437 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.504      ;
; 16.446 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.495      ;
; 16.453 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.488      ;
; 16.462 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.479      ;
; 16.496 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.445      ;
; 16.498 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.443      ;
; 16.512 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.429      ;
; 16.514 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.427      ;
; 16.517 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.424      ;
; 16.523 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.418      ;
; 16.533 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.408      ;
; 16.539 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.402      ;
; 16.541 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.043     ; 3.403      ;
; 16.542 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.399      ;
; 16.552 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.389      ;
; 16.557 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.043     ; 3.387      ;
; 16.558 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.383      ;
; 16.560 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.381      ;
; 16.568 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.373      ;
; 16.576 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.365      ;
; 16.629 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.312      ;
; 16.645 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.296      ;
; 16.693 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.087      ; 3.403      ;
; 16.717 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.087      ; 3.379      ;
; 16.722 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.087      ; 3.374      ;
; 16.737 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.204      ;
; 16.738 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.203      ;
; 16.747 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.194      ;
; 16.753 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.188      ;
; 16.762 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.179      ;
; 16.767 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.174      ;
; 16.771 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.170      ;
; 16.776 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.165      ;
; 16.796 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.088      ; 3.301      ;
; 16.797 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.144      ;
; 16.799 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.142      ;
; 16.818 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.123      ;
; 16.821 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.120      ;
; 16.822 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.043     ; 3.122      ;
; 16.823 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.118      ;
; 16.824 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.117      ;
; 16.826 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.115      ;
; 16.828 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.113      ;
; 16.838 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.043     ; 3.106      ;
; 16.841 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.045     ; 3.101      ;
; 16.842 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.099      ;
; 16.842 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.043     ; 3.102      ;
; 16.843 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.098      ;
; 16.847 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.094      ;
; 16.848 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.093      ;
; 16.850 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.045     ; 3.092      ;
; 16.853 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.088      ;
; 16.853 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.088      ;
; 16.861 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.080      ;
; 16.866 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.043     ; 3.078      ;
; 16.867 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.074      ;
; 16.867 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.087      ; 3.229      ;
; 16.871 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.043     ; 3.073      ;
; 16.872 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.069      ;
; 16.877 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.064      ;
; 16.882 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.059      ;
; 16.885 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.056      ;
; 16.890 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.046     ; 3.051      ;
; 16.896 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.045     ; 3.046      ;
; 16.896 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.045     ; 3.046      ;
; 16.896 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.045     ; 3.046      ;
; 16.896 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.045     ; 3.046      ;
; 16.896 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.045     ; 3.046      ;
; 16.896 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.045     ; 3.046      ;
; 16.899 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.087      ; 3.197      ;
; 16.900 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.045     ; 3.042      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'                                                                                                          ;
+--------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node     ; Launch Clock                                          ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.213 ; GEN_CE:U3|ce ; val_in_syn1 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.002        ; -0.306     ; 0.756      ;
; 80.856 ; val_in_syn2  ; read        ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 82.010       ; -0.044     ; 1.097      ;
; 81.337 ; val_in_syn1  ; val_in_syn2 ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 82.010       ; -0.050     ; 0.610      ;
+--------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 37.636 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.289      ;
; 37.636 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.289      ;
; 37.636 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.289      ;
; 37.636 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][2]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.289      ;
; 37.636 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.289      ;
; 37.636 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][0]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.289      ;
; 37.649 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][7]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.277      ;
; 37.649 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.277      ;
; 37.649 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.277      ;
; 37.649 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.277      ;
; 37.649 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][2]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.277      ;
; 37.649 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.277      ;
; 37.649 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][0]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.277      ;
; 37.649 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][0]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.277      ;
; 37.779 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.149      ;
; 37.779 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.149      ;
; 37.779 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.149      ;
; 37.779 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.149      ;
; 37.779 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.149      ;
; 37.779 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.149      ;
; 37.954 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.992      ;
; 37.954 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.992      ;
; 37.954 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.992      ;
; 37.954 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.992      ;
; 37.954 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.992      ;
; 37.954 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.992      ;
; 37.954 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.992      ;
; 37.954 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.992      ;
; 37.954 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.992      ;
; 37.984 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 1.947      ;
; 37.988 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 1.948      ;
; 38.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.931      ;
; 38.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.931      ;
; 38.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.931      ;
; 38.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.931      ;
; 38.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.931      ;
; 38.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.931      ;
; 38.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.931      ;
; 38.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.931      ;
; 38.015 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.931      ;
; 38.029 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.917      ;
; 38.029 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.917      ;
; 38.029 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.917      ;
; 38.029 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.917      ;
; 38.029 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.917      ;
; 38.029 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.917      ;
; 38.029 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.917      ;
; 38.029 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.917      ;
; 38.029 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.917      ;
; 38.071 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.875      ;
; 38.071 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.875      ;
; 38.071 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.875      ;
; 38.071 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.875      ;
; 38.071 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.875      ;
; 38.071 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.875      ;
; 38.071 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.875      ;
; 38.071 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.875      ;
; 38.071 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.875      ;
; 38.091 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.091 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.091 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.091 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.091 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.091 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.091 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.091 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.091 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.113 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.833      ;
; 38.113 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.833      ;
; 38.113 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.833      ;
; 38.113 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.833      ;
; 38.113 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.833      ;
; 38.113 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.833      ;
; 38.113 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.833      ;
; 38.113 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.833      ;
; 38.113 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.833      ;
; 38.121 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][6]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 1.809      ;
; 38.121 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][1]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 1.809      ;
; 38.125 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][5]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 1.811      ;
; 38.125 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][4]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 1.811      ;
; 38.126 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][7]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 1.806      ;
; 38.126 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][3]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 1.806      ;
; 38.126 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][2]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 1.806      ;
; 38.129 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.817      ;
; 38.129 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.817      ;
; 38.129 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.817      ;
; 38.129 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.817      ;
; 38.129 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.817      ;
; 38.129 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.817      ;
; 38.129 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.817      ;
; 38.129 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.817      ;
; 38.129 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.817      ;
; 38.144 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 1.788      ;
; 38.144 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 1.788      ;
; 38.144 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 1.788      ;
; 38.144 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 1.788      ;
; 38.144 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]              ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 1.788      ;
; 38.145 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][7]           ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.794      ;
; 38.145 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][7]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.794      ;
; 38.145 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][7]            ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.794      ;
+--------+----------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.236 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[14] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.006      ; 1.846      ;
; -0.227 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.080      ; 1.929      ;
; -0.165 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[18] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.005      ; 1.916      ;
; -0.154 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.075      ; 1.997      ;
; -0.147 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.069      ; 1.998      ;
; -0.103 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[28] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.002      ; 1.975      ;
; -0.103 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.081      ; 2.054      ;
; -0.102 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[26] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.003      ; 1.977      ;
; -0.093 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[33] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.002      ; 1.985      ;
; -0.076 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[22] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.997      ; 1.997      ;
; -0.061 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[19] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.996      ; 2.011      ;
; -0.055 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.996      ; 2.017      ;
; -0.051 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[21] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.003      ; 2.028      ;
; -0.046 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[30] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.002      ; 2.032      ;
; -0.027 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.005      ; 2.054      ;
; -0.022 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[20] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.998      ; 2.052      ;
; -0.020 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[27] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.005      ; 2.061      ;
; -0.018 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[25] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.985      ; 2.043      ;
; -0.009 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.002      ; 2.069      ;
; 0.021  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[14] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[31] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.003      ; 2.100      ;
; 0.768  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 2.976      ;
; 0.802  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[13] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.010      ;
; 0.804  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[16] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.080      ; 2.960      ;
; 0.806  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[9]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.125      ; 3.007      ;
; 0.809  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 2.967      ;
; 0.826  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[23]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[23] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.081      ; 2.983      ;
; 0.826  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.034      ;
; 0.829  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 2.987      ;
; 0.837  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.045      ;
; 0.839  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.002      ;
; 0.839  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 2.997      ;
; 0.844  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[16]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.080      ; 3.000      ;
; 0.858  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.021      ;
; 0.866  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.139      ; 3.081      ;
; 0.868  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.076      ;
; 0.870  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.033      ;
; 0.879  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[32] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.069      ; 3.024      ;
; 0.879  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.087      ;
; 0.880  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.088      ;
; 0.881  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.044      ;
; 0.882  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.045      ;
; 0.883  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[4]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.996      ; 2.955      ;
; 0.883  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.041      ;
; 0.885  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.139      ; 3.100      ;
; 0.886  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.044      ;
; 0.889  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.097      ;
; 0.891  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.054      ;
; 0.892  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.100      ;
; 0.893  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.101      ;
; 0.894  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.057      ;
; 0.894  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.057      ;
; 0.895  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.058      ;
; 0.897  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.139      ; 3.112      ;
; 0.899  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[24] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.069      ; 3.044      ;
; 0.899  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[19] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[19] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.996      ; 2.971      ;
; 0.901  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[18] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.012      ; 2.989      ;
; 0.903  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[0]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.015      ; 2.994      ;
; 0.908  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[24]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.069      ; 3.053      ;
; 0.908  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.139      ; 3.123      ;
; 0.909  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.139      ; 3.124      ;
; 0.912  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.070      ;
; 0.914  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.072      ;
; 0.915  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.078      ;
; 0.917  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.075      ;
; 0.918  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[6]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.015      ; 3.009      ;
; 0.918  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[11]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.080      ; 3.074      ;
; 0.918  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.139      ; 3.133      ;
; 0.919  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.076      ; 3.071      ;
; 0.920  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[5]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.995      ; 2.991      ;
; 0.920  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[23]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.075      ; 3.071      ;
; 0.920  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[13] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.080      ; 3.076      ;
; 0.920  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[18] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.012      ; 3.008      ;
; 0.921  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.129      ;
; 0.921  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.139      ; 3.136      ;
; 0.921  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[5]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.995      ; 2.992      ;
; 0.922  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[13] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.139      ; 3.137      ;
; 0.922  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[6]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.015      ; 3.013      ;
; 0.923  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.086      ;
; 0.923  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[6]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.015      ; 3.014      ;
; 0.924  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[4]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.996      ; 2.996      ;
; 0.926  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[14] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.013      ; 3.015      ;
; 0.926  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.084      ;
; 0.927  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[23]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[24] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.069      ; 3.072      ;
; 0.928  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[17] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[17] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.996      ; 3.000      ;
; 0.928  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.086      ;
; 0.929  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[29]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.069      ; 3.074      ;
; 0.929  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[29]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[29] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.996      ; 3.001      ;
; 0.929  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.137      ;
; 0.929  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[4]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.087      ;
; 0.931  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.094      ;
; 0.931  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[12]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[32] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.089      ;
; 0.932  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[18] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.012      ; 3.020      ;
; 0.934  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.142      ;
; 0.935  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[0]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.015      ; 3.026      ;
; 0.936  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[6]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[16] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.087      ; 3.099      ;
; 0.936  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[0]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[4]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 1.996      ; 3.008      ;
; 0.937  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[12] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.075      ; 3.088      ;
; 0.938  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|acc_res[2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[9]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.132      ; 3.146      ;
; 0.938  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[5]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[8]  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.096      ;
; 0.938  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|mult_res_reg[8]  ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[12] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -0.004       ; 2.082      ; 3.096      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                       ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                          ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                    ; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.327      ;
; 0.193 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                          ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.323      ;
; 0.199 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.328      ;
; 0.204 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                               ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.331      ;
; 0.208 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.333      ;
; 0.208 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk                                                                                                                                          ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.333      ;
; 0.209 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.333      ;
; 0.210 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.336      ;
; 0.213 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.337      ;
; 0.216 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.341      ;
; 0.220 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.345      ;
; 0.222 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.347      ;
; 0.248 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.375      ;
; 0.252 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.380      ;
; 0.257 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.382      ;
; 0.261 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.388      ;
; 0.266 ; audio_and_video_config:cfg|data_to_transfer[5]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.392      ;
; 0.269 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[7]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.396      ;
; 0.272 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.401      ;
; 0.277 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.404      ;
; 0.282 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.407      ;
; 0.284 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.613      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]'                                                                                                          ;
+-------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node     ; Launch Clock                                          ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.153 ; GEN_CE:U3|ce ; val_in_syn1 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.000        ; 0.210      ; 0.607      ;
; 0.366 ; val_in_syn1  ; val_in_syn2 ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.000        ; 0.064      ; 0.514      ;
; 0.833 ; val_in_syn2  ; read        ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ; 0.000        ; 0.040      ; 0.957      ;
+-------+--------------+-------------+-------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.173 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[7]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_5qe1:auto_generated|ram_block1a1~porta_address_reg0                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.506      ;
; 0.174 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[8]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[8]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[8]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.186 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.319      ;
; 0.188 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[7]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[7]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[9]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[9]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[1]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[1]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[0]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[0]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[10]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[10]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[7]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[7]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[14]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[14]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe1                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][3]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][3]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][6]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][7]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][15]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[1]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[1]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[3]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[3]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[5]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[5]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[14]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[14]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[0]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[13]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                                                                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[12][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][7]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[12]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[12]                                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[4]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[4]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][8]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][13]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][15]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][15]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][2]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][4]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][4]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][5]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][5]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][8]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][8]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][10]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][0]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][12]                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][1]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][5]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.320      ;
; 0.200 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.204 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[22]       ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[7]                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.207 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[28]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.207 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.228 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[3]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_5qe1:auto_generated|ram_block1a10~porta_address_reg0               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.577      ;
; 0.244 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[9]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_i6f1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.559      ;
; 0.248 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[6]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.253 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[11]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[11]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[11]               ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_i6f1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.581      ;
; 0.254 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                          ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_5qe1:auto_generated|ram_block1a1~porta_address_reg0                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.584      ;
; 0.255 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[9]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[9]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.388      ;
; 0.255 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.380      ;
; 0.257 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_out[18]              ; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[18]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][15]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_out[13]              ; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[13]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.383      ;
; 0.258 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_out[2]               ; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[2]                                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[13]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[13]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.405      ;
; 0.259 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.392      ;
; 0.259 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.393      ;
; 0.261 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_in_reg[18]           ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|data_out[20]                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|data_out[11]              ; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[11]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[0]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[0]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0|val_out                   ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][0]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.load   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.idle_r ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.207 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.224 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.shift  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.349      ;
; 0.228 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.shift  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.353      ;
; 0.231 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.shift  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.356      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][0]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][1]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.252 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[1]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.378      ;
; 0.257 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.260 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][2]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][2]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.262 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][7]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][1]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][1]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][6]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+---------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; -7.387    ; -0.236 ; N/A      ; N/A     ; 0.375               ;
;  CLOCK2_50                                                    ; N/A       ; N/A    ; N/A      ; N/A     ; 18.094              ;
;  CLOCK_50                                                     ; -4.060    ; 0.144  ; N/A      ; N/A     ; 9.373               ;
;  DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -5.627    ; -0.236 ; N/A      ; N/A     ; 0.375               ;
;  my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; -2.221    ; 0.153  ; N/A      ; N/A     ; 40.706              ;
;  pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; -7.387    ; 0.173  ; N/A      ; N/A     ; 4.824               ;
;  pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 35.555    ; 0.181  ; N/A      ; N/A     ; 19.703              ;
; Design-wide TNS                                               ; -2227.23  ; -1.715 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                     ; -99.764   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; -179.780  ; -1.715 ; N/A      ; N/A     ; 0.000               ;
;  my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; -2.221    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; -1945.465 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_MODE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ADC_DA[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ADC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ADC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ADC_OEB_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ADC_OEB_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_B[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_B[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_B[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_B[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_MODE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DAC_WRT_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_MODE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DAC_B[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_MODE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_WRT_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 2370     ; 0        ; 0        ; 0        ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; CLOCK_50                                                     ; 33       ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0        ; 0        ; 1190     ; 0        ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 2        ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 16       ; 0        ; 0        ; 0        ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 68       ; 120      ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 14428    ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 2060     ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 1762     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 2370     ; 0        ; 0        ; 0        ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; CLOCK_50                                                     ; 33       ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; 0        ; 0        ; 1190     ; 0        ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 2        ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                     ; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 16       ; 0        ; 0        ; 0        ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 68       ; 120      ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 14428    ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; 2060     ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; 1762     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 133   ; 133  ;
; Unconstrained Output Ports      ; 44    ; 44   ;
; Unconstrained Output Port Paths ; 171   ; 171  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                  ;
+--------------------------------------------------------------+--------------------------------------------------------------+-----------+-------------+
; Target                                                       ; Clock                                                        ; Type      ; Status      ;
+--------------------------------------------------------------+--------------------------------------------------------------+-----------+-------------+
; CLOCK2_50                                                    ; CLOCK2_50                                                    ; Base      ; Constrained ;
; CLOCK_50                                                     ; CLOCK_50                                                     ; Base      ; Constrained ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ; Base      ; Constrained ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; Generated ; Constrained ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; Constrained ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; Constrained ;
+--------------------------------------------------------------+--------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CLK_A   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_CLK_B   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK_A   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK_B   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_A   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_B   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CLK_A   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_CLK_B   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK_A   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK_B   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DA[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_A   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_B   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Fri Jun 03 00:29:43 2022
Info: Command: quartus_sta MOD_COMP -c MOD_COMP
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MOD_COMP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK2_50 CLOCK2_50
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst2|altpll_component|auto_generated|pll1|clk[0]} {pll_inst2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name {pll_inst1|altpll_component|auto_generated|pll1|clk[0]} {pll_inst1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name {my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]} {my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.387           -1945.465 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.627            -179.780 DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc 
    Info (332119):    -4.060             -99.764 CLOCK_50 
    Info (332119):    -2.221              -2.221 my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] 
    Info (332119):    35.555               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc 
    Info (332119):     0.350               0.000 CLOCK_50 
    Info (332119):     0.385               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.571               0.000 my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.425               0.000 DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc 
    Info (332119):     4.824               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.630               0.000 CLOCK_50 
    Info (332119):    18.411               0.000 CLOCK2_50 
    Info (332119):    19.703               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.706               0.000 my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.570           -1716.390 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.404            -172.098 DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc 
    Info (332119):    -3.962             -97.742 CLOCK_50 
    Info (332119):    -1.997              -1.997 my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] 
    Info (332119):    35.848               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc 
    Info (332119):     0.339               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.508               0.000 my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.457               0.000 DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc 
    Info (332119):     4.846               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.650               0.000 CLOCK_50 
    Info (332119):    18.408               0.000 CLOCK2_50 
    Info (332119):    19.704               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.708               0.000 my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.416            -991.133 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.893             -92.559 DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc 
    Info (332119):    -2.173             -52.069 CLOCK_50 
    Info (332119):    -1.213              -1.213 my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] 
    Info (332119):    37.636               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.236              -1.715 DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc 
    Info (332119):     0.144               0.000 CLOCK_50 
    Info (332119):     0.153               0.000 my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] 
    Info (332119):     0.173               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.181               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.375               0.000 DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc 
    Info (332119):     4.961               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.373               0.000 CLOCK_50 
    Info (332119):    18.094               0.000 CLOCK2_50 
    Info (332119):    19.774               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.777               0.000 my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 863 megabytes
    Info: Processing ended: Fri Jun 03 00:30:05 2022
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:05


