$date
	Mon Sep 21 12:56:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BancoPrueba32_8 $end
$var wire 1 ! valid_out $end
$var wire 1 " valid_0 $end
$var wire 32 # lane_0 [31:0] $end
$var wire 8 $ data_out [7:0] $end
$var wire 1 % clk_f $end
$var wire 1 & clk_4f $end
$scope module demux $end
$var wire 1 " valid_0 $end
$var wire 32 ' lane_0 [31:0] $end
$var wire 1 & clk_4f $end
$var reg 2 ( counter1 [1:0] $end
$var reg 8 ) data_out [7:0] $end
$var reg 1 ! valid_out $end
$upscope $end
$scope module prob $end
$var wire 8 * data_out [7:0] $end
$var wire 1 ! valid_out $end
$var reg 1 & clk_4f $end
$var reg 1 % clk_f $end
$var reg 32 + lane_0 [31:0] $end
$var reg 1 " valid_0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
bx *
bx )
b0 (
b0 '
0&
0%
bx $
b0 #
0"
x!
$end
#10000000
0!
1&
#20000000
0&
#30000000
1&
#40000000
b10101010101110111010101010111011 #
b10101010101110111010101010111011 '
b10101010101110111010101010111011 +
1"
0&
1%
#50000000
b1 (
1!
b10101010 $
b10101010 )
b10101010 *
1&
#60000000
0&
#70000000
b10 (
b10111011 $
b10111011 )
b10111011 *
1&
#80000000
0&
0%
#90000000
b11 (
b10101010 $
b10101010 )
b10101010 *
1&
#100000000
0&
#110000000
b0 (
b10111011 $
b10111011 )
b10111011 *
1&
#120000000
b11111111110011001111111111001100 #
b11111111110011001111111111001100 '
b11111111110011001111111111001100 +
0&
1%
#130000000
b1 (
b11111111 $
b11111111 )
b11111111 *
1&
#140000000
0&
#150000000
b10 (
b11001100 $
b11001100 )
b11001100 *
1&
#160000000
0&
0%
#170000000
b11 (
b11111111 $
b11111111 )
b11111111 *
1&
#180000000
0&
#190000000
b0 (
b11001100 $
b11001100 )
b11001100 *
1&
#200000000
0"
0&
1%
#210000000
0!
1&
#220000000
0&
#230000000
1&
#240000000
0&
0%
#250000000
1&
#260000000
0&
#270000000
1&
#280000000
b11 #
b11 '
b11 +
1"
0&
1%
