ftableid dram_id
///////////////////////////////////////////////////////////
//Total Size: 2GB
///////////////////////////////////////////////////////////
//set dram clock
//////		1066M		//////
//bit[9:0]
//800M:		0x21f
//1000M:	0x113
//1066M:	0x114
//1333M:	0x119

memw16 0x1ff81f68 0x1114
memw16 0x1ff81f68 0x114
udelay 500
///////////////////////////////////////////////////////////
//Dram CRC base addr (no use at dram initial)
//memw32 0x1ff80c00 0x00000000

//start auto adjustment for 1/4t clock delay
memw32 0x1ff80c04 0x80000000

//set auto adj or manual delay
memw32 0x1ff80c08 0x00008080

//1/4t delay/TNI (bit 23 set to 1 if use ddr3 and lpddr3)
memw32 0x1ff80c0C 0x0089e480

//memory type/burst length/data width
memw32 0x1ff80c10 0x1803625a

//1T command/MA type/rank1 disable/BA address select
//memw32 0x1ff80c14 0x0911022b

//RR2WTARD??
memw32 0x1ff80c18 0x123f2180

//DRAM timing 
memw32 0x1ff80c1c 0x4866b124

//DRAM timing
memw32 0x1ff80c20 0x2000da55

//bank interleave(8 bank)
memw32 0x1ff80c24 0x0000c2f7

//DRAM misc control
memw32 0x1ff80c28 0x04006541

//ODT delay
memw32 0x1ff80c2c 0x00009018

//IO PAD driving
memw32 0x1ff80c30 0x00550000

//IO PAD driving
memw32 0x1ff80c34 0x00000860

//DRAM driving
memw32 0x1ff80c38 0x8a886600

//DRAM driving
memw32 0x1ff80c3c 0x66664646

//QDM/CLK output duty control
//memw32 0x1ff80c40 0x00000000

//DQ/DQS output duty control
//memw32 0x1ff80c44 0x00000000

//ODT terminal toggle (bit27 0:read/write 1:stop toggle when read)
memw32 0x1ff80c50 0x08000000

//DQ&DQS per byte delay (write)
memw32 0x1ff80c58 0x0f09040e

//DQ&DQS per byte delay (read)
//memw32 0x1ff80c5c 0x00000000

//ZQCS configuration
//memw32 0x1ff80c48 0x00000000

//unused
memw32 0x1ff80c4c 0x000f0000

//LPDDR2 configuration
memw32 0x1ff80c60 0x00000200

//LPDDR2 configuration
//memw32 0x1ff80c64 0x00008000

//bank swap configuration
memw32 0x1ff80c68 0x00110000

//suspend mode and dynamic clock
memw32 0x1ff80c70 0x00000000

//DIMM clock delay control
memw32 0x1ff80c78 0x00000001

//DQS delay 
memw32 0x1ff80c7c 0x0b080a18

///////////////////////////////////////////////////////////
//Set clock gating Register
///////////////////////////////////////////////////////////
//disable multiple page mode
memw32 0x1ff80c24 0x0000c2f7

//DRAM misc control (Refresh Counter=0)
memw32 0x1ff80c28 0x04006500

//memory reset
memw32 0x1ff80c10 0x1003625a

//minimum delay 200us
udelay 200

//memory type/burst length/data width/operation with normal mode
memw32 0x1ff80c10 0x1803625a

//after reset delay 500us
udelay 500

///////////////////////////////////////////////////////////
// Initial Rank 0
///////////////////////////////////////////////////////////
//set MA MAP for MRS mode
//1T command/MA type/rank1 disable/BA address select
memw32 0x1ff80c14 0x0b33023f

//set MA MAP to NOP mode
memw32 0x1ff80c10 0x1903625a

//start NOP command
memw32 0x1ff80c04 0x80081000

//clear request trigger bit
memw32 0x1ff80c04 0x80001000

//minimum delay 360ns
udelay 1

//start MRS command
//Operation mode change to MRS
memw32 0x1ff80c10 0x1b03625a

//MR2
//set BA and MA
memw32 0x1ff80c04 0x800a0008

//clear request trigger bit
memw32 0x1ff80c04 0x80020008

//minimum delay 8ns

//MR3
//set BA and MA
memw32 0x1ff80c04 0x800b0000

//clear request trigger bit
memw32 0x1ff80c04 0x80030000

//minimum delay 8ns

//MR1
//set BA and MA
memw32 0x1ff80c04 0x80090040

//clear request trigger bit
memw32 0x1ff80c04 0x80010040

//minimum delay 8ns

//MR0
//set BA and MA
memw32 0x1ff80c04 0x80081930

//clear request trigger bit
memw32 0x1ff80c04 0x80001930

//minimum delay 24ns
udelay 1

//Operation mode change to ZQCL
memw32 0x1ff80c10 0x1e03625a

//start ZQCL command
memw32 0x1ff80c04 0x80080000

//clear request trigger bit
memw32 0x1ff80c04 0x80000000

//set MA MAP to NOP mode
memw32 0x1ff80c10 0x1903625a

//start NOP command
memw32 0x1ff80c04 0x80080000

//clear request trigger bit
memw32 0x1ff80c04 0x80000000

//minimum delay 1024ns
udelay 2

///////////////////////////////////////////////////////////
//Initial Rank 1
///////////////////////////////////////////////////////////
//set MA MAP for MRS mode
//1T command/MA type/rank0 disable/BA address select
memw32 0x1ff80c14 0x0b33026f

//set MA MAP to NOP mode
memw32 0x1ff80c10 0x1903625a

//start NOP command
memw32 0x1ff80c04 0x80081000

//clear request trigger bit
memw32 0x1ff80c04 0x80001000

//minimum delay 360ns
udelay 1

//start MRS command
//Operation mode change to MRS
memw32 0x1ff80c10 0x1b03625a

//MR2
//set BA and MA
memw32 0x1ff80c04 0x800a0008

//clear request trigger bit
memw32 0x1ff80c04 0x80020008

//minimum delay 8ns

//MR3
//set BA and MA
memw32 0x1ff80c04 0x800b0000

//clear request trigger bit
memw32 0x1ff80c04 0x80030000

//minimum delay 8ns

//MR1
//set BA and MA
memw32 0x1ff80c04 0x80090040

//clear request trigger bit
memw32 0x1ff80c04 0x80010040

//minimum delay 8ns

//MR0
//set BA and MA
memw32 0x1ff80c04 0x80081930

//clear request trigger bit
memw32 0x1ff80c04 0x80001930

//minimum delay 24ns
udelay 1

//Operation mode change to ZQCL
memw32 0x1ff80c10 0x1e03625a

//start ZQCL command
memw32 0x1ff80c04 0x80080000

//clear request trigger bit
memw32 0x1ff80c04 0x80000000

//set MA MAP to NOP mode
memw32 0x1ff80c10 0x1903625a

//start NOP command
memw32 0x1ff80c04 0x80080000

//clear request trigger bit
memw32 0x1ff80c04 0x80000000

//minimum delay 1024ns
udelay 2

///////////////////////////////////////////////////////////
//normal mode
///////////////////////////////////////////////////////////
//Operation mode change to normal mode
//16 bits mode/DDR3
//memw32 0x1ff80c10 0x1883625a
//clrbit32 0x1ff81f00 (0x1<<21)
//setbit32 0x1ff81f00 (0x1<<21)
//32 bits mode/DDR3
memw32 0x1ff80c10 0x9883626a

//enable DDR self-refresh DET
clrbit32 0x1ff81f00 (0x1<<24)
setbit32 0x1ff81f00 (0x1<<24)

//set MR into normal function
memw32 0x1ff80c04 0x80000000

//DRAM timing
//CKE always high when not in self-refresh
memw32 0x1ff80c20 0x2000da55
//CKE low when dram idle
//memw32 0x1ff80c20 0x3000da55

//bank interleave(8 bank)/multiple page mode
memw32 0x1ff80c24 0x0000c3f7

//DRAM misc control (enable auto self refresh)
memw32 0x1ff80c28 0x04007d41

///////////////////////////////////////////////////////////
//occupy timer configuration
memw32 0x1ff80c8c 0x0c101001
//idle timer configuration
//memw32 0x1ff80c94 0x00402001
memw32 0x1ff80c94 0x000f0f01
//dram L1 mode clock gating configuration
memw32 0x1ff80c9c 0x00000001
//dram_CRC module L2 mode clock gating configuration
memw32 0x1ff80ca0 0x00000001
///////////////////////////////////////////////////////////

///////////////////////////////////////////////////////////
//DRAM MA MAP
//1T command/MA type/BA address select
//enable 1 Rank
//4Gb
//memw32 0x1ff80c14 0x0923011b
//8Gb
//memw32 0x1ff80c14 0x0923021b
//enable 2 Rank
//4gb
//memw32 0x1ff80c14 0x0923017b
//8gb
memw32 0x1ff80c14 0x0923027b
///////////////////////////////////////////////////////////

//disable debug
memw32 0x1ff80054 0x00000000