// This code is automatically generated

#![allow(unused)]

use risc0_zkp::{
    adapter::{MixState, PolyFp, PolyFpContext},
    core::{fp::Fp, fp4::Fp4},
};

use super::CircuitImpl;

impl PolyFp for CircuitImpl {
    fn poly_fp(
        &self,
        ctx: &PolyFpContext,
        code: &[Fp],
        out: &[Fp],
        data: &[Fp],
        mix: &[Fp],
        accum: &[Fp],
    ) -> MixState {
        let x0 = ctx._const(7, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x1 = ctx._const(2, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x2 = ctx._const(3, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x3 = ctx._const(4, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x4 = ctx._const(5, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x5 = ctx._const(6, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x6 = ctx._const(8, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x7 = ctx._const(9, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x8 = ctx._const(10, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x9 = ctx._const(11, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28");
        let x10 = ctx._const(
            1509949441,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x11 = ctx._const(16, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46");
        let x12 = ctx._const(64, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46");
        let x13 = ctx._const(256, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46");
        let x14 = ctx._const(1024, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46");
        let x15 = ctx._const(4096, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46");
        let x16 = ctx._const(16384, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46");
        let x17 = ctx._const(65536, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46");
        let x18 = ctx._const(262144, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46");
        let x19 = ctx._const(
            1048576,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x20 = ctx._const(
            4194304,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x21 = ctx._const(
            16777216,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x22 = ctx._const(
            67108864,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x23 = ctx._const(
            268435456,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x24 = ctx._const(
            1073741824,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x25 = ctx._const(
            1887436801,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:49",
        );
        let x26 = ctx._const(32, "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47");
        let x27 = ctx._const(128, "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47");
        let x28 = ctx._const(512, "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47");
        let x29 = ctx._const(
            2048,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x30 = ctx._const(
            8192,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x31 = ctx._const(
            32768,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x32 = ctx._const(
            2013235201,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x33 = ctx._const(63488, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x34 = ctx._const(65535, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x35 = ctx._const(61440, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x36 = ctx._const(65520, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x37 = ctx._const(12, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x38 = ctx._const(24, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x39 = ctx._const(27, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x40 = ctx._const(25, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x41 = ctx._const(13, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x42 = ctx._const(28, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x43 = ctx._const(14, "circuits/rv32im-legacy/port.cpp:207");
        let x44 = ctx._const(15, "circuits/rv32im-legacy/port.cpp:207");
        let x45 = ctx._const(17, "circuits/rv32im-legacy/port.cpp:207");
        let x46 = ctx._const(18, "circuits/rv32im-legacy/port.cpp:207");
        let x47 = ctx._const(19, "circuits/rv32im-legacy/port.cpp:207");
        let x48 = ctx._const(20, "circuits/rv32im-legacy/port.cpp:207");
        let x49 = ctx._const(21, "circuits/rv32im-legacy/port.cpp:207");
        let x50 = ctx._const(22, "circuits/rv32im-legacy/port.cpp:207");
        let x51 = ctx._const(23, "circuits/rv32im-legacy/port.cpp:207");
        let x52 = ctx._const(26, "circuits/rv32im-legacy/port.cpp:207");
        let x53 = ctx._const(29, "circuits/rv32im-legacy/port.cpp:207");
        let x54 = ctx._const(30, "circuits/rv32im-legacy/port.cpp:207");
        let x55 = ctx._const(31, "circuits/rv32im-legacy/port.cpp:207");
        let x56 = ctx._const(131072, "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63");
        let x57 = ctx._const(524288, "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63");
        let x58 = ctx._const(
            2097152,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x59 = ctx._const(
            8388608,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x60 = ctx._const(65280, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x61 = ctx._const(
            2013265801,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x62 = ctx._const(8190, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x63 = ctx._const(131070, "external/risc0/risc0/zkvm/circuit/edsl.h:123");
        let x64 = ctx._const(
            2013264001,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:97",
        );
        let x65 = ctx._const(
            2005401601,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x66 = ctx._const(
            11010048,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:97",
        );
        let x67 = ctx._const(1761607681, "external/risc0/risc0/zkvm/circuit/types.h:140");
        let x68 = ctx._const(0, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:27");
        let x69 = ctx._const(2013265910, "external/risc0/risc0/zkvm/circuit/edsl.h:122");
        let x70 = ctx._const(1, "circuits/rv32im-legacy/port.cpp:207");
        let x71 = ctx._true("circuits/rv32im-legacy/port.cpp:302");
        let x72 = ctx._get(
            code,
            0,
            0,
            18,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:23",
        );
        let x73 = ctx._get(
            code,
            3,
            0,
            21,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:25",
        );
        let x74 = ctx._get(
            data,
            128,
            0,
            696,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x75 = ctx._and_eqz(
            x71,
            x74,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x76 = ctx._get(
            data,
            131,
            0,
            701,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:21",
        );
        let x77 = ctx._and_eqz(
            x75,
            x76,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:21",
        );
        let x78 = ctx._get(
            data,
            133,
            0,
            704,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x79 = ctx._get(
            data,
            134,
            0,
            705,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x80 = ctx._mul(
            x79,
            x1,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x81 = ctx._add(
            x78,
            x80,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x82 = ctx._get(
            data,
            135,
            0,
            706,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x83 = ctx._mul(
            x82,
            x2,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x84 = ctx._add(
            x81,
            x83,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x85 = ctx._get(
            data,
            136,
            0,
            707,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x86 = ctx._mul(
            x85,
            x3,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x87 = ctx._add(
            x84,
            x86,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x88 = ctx._get(
            data,
            137,
            0,
            708,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x89 = ctx._mul(
            x88,
            x4,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x90 = ctx._add(
            x87,
            x89,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x91 = ctx._get(
            data,
            138,
            0,
            709,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x92 = ctx._mul(
            x91,
            x5,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x93 = ctx._add(
            x90,
            x92,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x94 = ctx._get(
            data,
            139,
            0,
            710,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x95 = ctx._mul(
            x94,
            x0,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x96 = ctx._add(
            x93,
            x95,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x97 = ctx._get(
            data,
            140,
            0,
            712,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x98 = ctx._mul(
            x97,
            x6,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x99 = ctx._add(
            x96,
            x98,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x100 = ctx._get(
            data,
            141,
            0,
            714,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x101 = ctx._mul(
            x100,
            x7,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x102 = ctx._add(
            x99,
            x101,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x103 = ctx._get(
            data,
            142,
            0,
            716,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x104 = ctx._mul(
            x103,
            x8,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x105 = ctx._add(
            x102,
            x104,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x106 = ctx._get(
            data,
            143,
            0,
            718,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x107 = ctx._mul(
            x106,
            x9,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x108 = ctx._add(
            x105,
            x107,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:28",
        );
        let x109 = ctx._sub(x108, x0, "circuits/rv32im-legacy/port.cpp:211");
        let x110 = ctx._and_eqz(x77, x109, "circuits/rv32im-legacy/port.cpp:211");
        let x111 = ctx._get(
            data,
            132,
            0,
            702,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x112 = ctx._sub(
            x111,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x113 = ctx._mul(
            x111,
            x112,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x114 = ctx._and_eqz(
            x110,
            x113,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x115 = ctx._sub(x78, x70, "external/risc0/risc0/zkvm/circuit/data_regs.h:60");
        let x116 = ctx._mul(
            x78,
            x115,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x117 = ctx._and_eqz(
            x114,
            x116,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x118 = ctx._sub(x79, x70, "external/risc0/risc0/zkvm/circuit/data_regs.h:60");
        let x119 = ctx._mul(
            x79,
            x118,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x120 = ctx._and_eqz(
            x117,
            x119,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x121 = ctx._sub(x82, x70, "external/risc0/risc0/zkvm/circuit/data_regs.h:60");
        let x122 = ctx._mul(
            x82,
            x121,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x123 = ctx._and_eqz(
            x120,
            x122,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x124 = ctx._sub(x85, x70, "external/risc0/risc0/zkvm/circuit/data_regs.h:60");
        let x125 = ctx._mul(
            x85,
            x124,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x126 = ctx._and_eqz(
            x123,
            x125,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x127 = ctx._sub(x88, x70, "external/risc0/risc0/zkvm/circuit/data_regs.h:60");
        let x128 = ctx._mul(
            x88,
            x127,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x129 = ctx._and_eqz(
            x126,
            x128,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x130 = ctx._sub(x91, x70, "external/risc0/risc0/zkvm/circuit/data_regs.h:60");
        let x131 = ctx._mul(
            x91,
            x130,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x132 = ctx._and_eqz(
            x129,
            x131,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x133 = ctx._sub(x94, x70, "external/risc0/risc0/zkvm/circuit/data_regs.h:60");
        let x134 = ctx._mul(
            x94,
            x133,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x135 = ctx._and_eqz(
            x132,
            x134,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x136 = ctx._sub(x97, x70, "external/risc0/risc0/zkvm/circuit/data_regs.h:60");
        let x137 = ctx._mul(
            x97,
            x136,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x138 = ctx._and_eqz(
            x135,
            x137,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x139 = ctx._sub(
            x100,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x140 = ctx._mul(
            x100,
            x139,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x141 = ctx._and_eqz(
            x138,
            x140,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x142 = ctx._sub(
            x103,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x143 = ctx._mul(
            x103,
            x142,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x144 = ctx._and_eqz(
            x141,
            x143,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x145 = ctx._sub(
            x106,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x146 = ctx._mul(
            x106,
            x145,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x147 = ctx._and_eqz(
            x144,
            x146,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x148 = ctx._add(
            x111,
            x78,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x149 = ctx._add(
            x148,
            x79,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x150 = ctx._add(
            x149,
            x82,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x151 = ctx._add(
            x150,
            x85,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x152 = ctx._add(
            x151,
            x88,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x153 = ctx._add(
            x152,
            x91,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x154 = ctx._add(
            x153,
            x94,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x155 = ctx._add(
            x154,
            x97,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x156 = ctx._add(
            x155,
            x100,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x157 = ctx._add(
            x156,
            x103,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x158 = ctx._add(
            x157,
            x106,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x159 = ctx._sub(
            x158,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x160 = ctx._and_eqz(
            x147,
            x159,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x161 = ctx._and_cond(
            x71,
            x73,
            x160,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:25",
        );
        let x162 = ctx._get(
            code,
            4,
            0,
            22,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:30",
        );
        let x163 = ctx._get(
            code,
            10,
            0,
            28,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:32",
        );
        let x164 = ctx._get(
            code,
            13,
            0,
            31,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:32",
        );
        let x165 = ctx._get(
            code,
            12,
            0,
            30,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:32",
        );
        let x166 = ctx._get(
            code,
            11,
            0,
            29,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:34",
        );
        let x167 = ctx._sub(
            x74,
            x163,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:31",
        );
        let x168 = ctx._and_eqz(
            x71,
            x167,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:31",
        );
        let x169 = ctx._sub(
            x70,
            x166,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:32",
        );
        let x170 = ctx._sub(
            x76,
            x169,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:32",
        );
        let x171 = ctx._and_eqz(
            x168,
            x170,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:32",
        );
        let x172 = ctx._get(
            data,
            129,
            0,
            697,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x173 = ctx._sub(
            x172,
            x165,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x174 = ctx._and_eqz(
            x171,
            x173,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x175 = ctx._get(
            data,
            130,
            0,
            699,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x176 = ctx._sub(
            x175,
            x164,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x177 = ctx._and_eqz(
            x174,
            x176,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x178 = ctx._and_eqz(x177, x109, "circuits/rv32im-legacy/port.cpp:211");
        let x179 = ctx._and_eqz(
            x178,
            x113,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x180 = ctx._and_eqz(
            x179,
            x116,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x181 = ctx._and_eqz(
            x180,
            x119,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x182 = ctx._and_eqz(
            x181,
            x122,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x183 = ctx._and_eqz(
            x182,
            x125,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x184 = ctx._and_eqz(
            x183,
            x128,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x185 = ctx._and_eqz(
            x184,
            x131,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x186 = ctx._and_eqz(
            x185,
            x134,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x187 = ctx._and_eqz(
            x186,
            x137,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x188 = ctx._and_eqz(
            x187,
            x140,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x189 = ctx._and_eqz(
            x188,
            x143,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x190 = ctx._and_eqz(
            x189,
            x146,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x191 = ctx._and_eqz(
            x190,
            x159,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x192 = ctx._and_cond(
            x161,
            x162,
            x191,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:30",
        );
        let x193 = ctx._get(
            code,
            5,
            0,
            23,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:37",
        );
        let x194 = ctx._get(
            data,
            17,
            0,
            136,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x195 = ctx._get(
            data,
            18,
            0,
            142,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x196 = ctx._mul(
            x195,
            x1,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x197 = ctx._add(
            x194,
            x196,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x198 = ctx._get(
            data,
            19,
            0,
            148,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x199 = ctx._mul(
            x198,
            x2,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x200 = ctx._add(
            x197,
            x199,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x201 = ctx._get(
            data,
            20,
            0,
            154,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x202 = ctx._mul(
            x201,
            x3,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x203 = ctx._add(
            x200,
            x202,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x204 = ctx._get(
            data,
            21,
            0,
            160,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x205 = ctx._mul(
            x204,
            x4,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x206 = ctx._add(
            x203,
            x205,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x207 = ctx._get(
            data,
            22,
            0,
            166,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x208 = ctx._mul(
            x207,
            x5,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x209 = ctx._add(
            x206,
            x208,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x210 = ctx._get(
            data,
            23,
            0,
            172,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x211 = ctx._mul(
            x210,
            x0,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x212 = ctx._add(
            x209,
            x211,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:43",
        );
        let x213 = ctx._and_eqz(x110, x212, "circuits/rv32im-legacy/port.cpp:211");
        let x214 = ctx._get(
            data,
            25,
            0,
            184,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:44",
        );
        let x215 = ctx._get(
            data,
            26,
            0,
            190,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:44",
        );
        let x216 = ctx._mul(
            x215,
            x1,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:44",
        );
        let x217 = ctx._add(
            x214,
            x216,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:44",
        );
        let x218 = ctx._get(
            data,
            27,
            0,
            196,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:44",
        );
        let x219 = ctx._mul(
            x218,
            x2,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:44",
        );
        let x220 = ctx._add(
            x217,
            x219,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:44",
        );
        let x221 = ctx._and_eqz(x213, x220, "circuits/rv32im-legacy/port.cpp:211");
        let x222 = ctx._get(
            data,
            0,
            0,
            34,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x223 = ctx._get(
            data,
            1,
            0,
            40,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x224 = ctx._mul(
            x223,
            x3,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x225 = ctx._add(
            x222,
            x224,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x226 = ctx._get(
            data,
            2,
            0,
            46,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x227 = ctx._mul(
            x226,
            x11,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x228 = ctx._add(
            x225,
            x227,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x229 = ctx._get(
            data,
            3,
            0,
            52,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x230 = ctx._mul(
            x229,
            x12,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x231 = ctx._add(
            x228,
            x230,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x232 = ctx._get(
            data,
            4,
            0,
            58,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x233 = ctx._mul(
            x232,
            x13,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x234 = ctx._add(
            x231,
            x233,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x235 = ctx._get(
            data,
            5,
            0,
            64,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x236 = ctx._mul(
            x235,
            x14,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x237 = ctx._add(
            x234,
            x236,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x238 = ctx._get(
            data,
            6,
            0,
            70,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x239 = ctx._mul(
            x238,
            x15,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x240 = ctx._add(
            x237,
            x239,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x241 = ctx._get(
            data,
            7,
            0,
            76,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x242 = ctx._mul(
            x241,
            x16,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x243 = ctx._add(
            x240,
            x242,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x244 = ctx._get(
            data,
            8,
            0,
            82,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x245 = ctx._mul(
            x244,
            x17,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x246 = ctx._add(
            x243,
            x245,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x247 = ctx._get(
            data,
            9,
            0,
            88,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x248 = ctx._mul(
            x247,
            x18,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x249 = ctx._add(
            x246,
            x248,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x250 = ctx._get(
            data,
            10,
            0,
            94,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x251 = ctx._mul(
            x250,
            x19,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x252 = ctx._add(
            x249,
            x251,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x253 = ctx._get(
            data,
            11,
            0,
            100,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x254 = ctx._mul(
            x253,
            x20,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x255 = ctx._add(
            x252,
            x254,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x256 = ctx._get(
            data,
            12,
            0,
            106,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x257 = ctx._mul(
            x256,
            x21,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x258 = ctx._add(
            x255,
            x257,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x259 = ctx._get(
            data,
            13,
            0,
            112,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x260 = ctx._mul(
            x259,
            x22,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x261 = ctx._add(
            x258,
            x260,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x262 = ctx._get(
            data,
            14,
            0,
            118,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x263 = ctx._mul(
            x262,
            x23,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x264 = ctx._add(
            x261,
            x263,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x265 = ctx._get(
            data,
            15,
            0,
            124,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x266 = ctx._mul(
            x265,
            x24,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x267 = ctx._add(
            x264,
            x266,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x268 = ctx._sub(
            x163,
            x267,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x269 = ctx._and_eqz(
            x221,
            x268,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:46",
        );
        let x270 = ctx._get(
            data,
            28,
            0,
            202,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:47",
        );
        let x271 = ctx._and_eqz(
            x269,
            x270,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:47",
        );
        let x272 = ctx._get(
            data,
            29,
            0,
            208,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:48",
        );
        let x273 = ctx._and_eqz(
            x271,
            x272,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:48",
        );
        let x274 = ctx._get(
            data,
            30,
            0,
            214,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:49",
        );
        let x275 = ctx._get(
            data,
            31,
            0,
            220,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:49",
        );
        let x276 = ctx._mul(
            x275,
            x3,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:49",
        );
        let x277 = ctx._add(
            x274,
            x276,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:49",
        );
        let x278 = ctx._sub(
            x68,
            x277,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:49",
        );
        let x279 = ctx._mul(
            x278,
            x25,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:49",
        );
        let x280 = ctx._and_eqz(
            x273,
            x279,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:49",
        );
        let x281 = ctx._get(
            data,
            32,
            0,
            226,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x282 = ctx._and_eqz(
            x280,
            x281,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x283 = ctx._get(
            data,
            33,
            0,
            232,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x284 = ctx._and_eqz(
            x282,
            x283,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x285 = ctx._get(
            data,
            34,
            0,
            238,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x286 = ctx._and_eqz(
            x284,
            x285,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x287 = ctx._get(
            data,
            35,
            0,
            244,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x288 = ctx._and_eqz(
            x286,
            x287,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x289 = ctx._get(
            data,
            36,
            0,
            250,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x290 = ctx._and_eqz(
            x288,
            x289,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x291 = ctx._get(
            data,
            37,
            0,
            256,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x292 = ctx._and_eqz(
            x290,
            x291,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x293 = ctx._get(
            data,
            38,
            0,
            262,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x294 = ctx._and_eqz(
            x292,
            x293,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x295 = ctx._get(
            data,
            39,
            0,
            268,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x296 = ctx._and_eqz(
            x294,
            x295,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x297 = ctx._get(
            data,
            40,
            0,
            274,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x298 = ctx._and_eqz(
            x296,
            x297,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x299 = ctx._get(
            data,
            41,
            0,
            280,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x300 = ctx._and_eqz(
            x298,
            x299,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x301 = ctx._get(
            data,
            42,
            0,
            286,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x302 = ctx._and_eqz(
            x300,
            x301,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x303 = ctx._get(
            data,
            43,
            0,
            292,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x304 = ctx._and_eqz(
            x302,
            x303,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x305 = ctx._get(
            data,
            44,
            0,
            298,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x306 = ctx._and_eqz(
            x304,
            x305,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x307 = ctx._get(
            data,
            45,
            0,
            304,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x308 = ctx._and_eqz(
            x306,
            x307,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x309 = ctx._get(
            data,
            46,
            0,
            310,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x310 = ctx._and_eqz(
            x308,
            x309,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x311 = ctx._get(
            data,
            47,
            0,
            316,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x312 = ctx._and_eqz(
            x310,
            x311,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x313 = ctx._get(
            data,
            48,
            0,
            322,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x314 = ctx._and_eqz(
            x312,
            x313,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x315 = ctx._get(
            data,
            49,
            0,
            328,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x316 = ctx._and_eqz(
            x314,
            x315,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x317 = ctx._get(
            data,
            50,
            0,
            334,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x318 = ctx._and_eqz(
            x316,
            x317,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x319 = ctx._get(
            data,
            51,
            0,
            340,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x320 = ctx._and_eqz(
            x318,
            x319,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x321 = ctx._get(
            data,
            52,
            0,
            346,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x322 = ctx._and_eqz(
            x320,
            x321,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x323 = ctx._get(
            data,
            53,
            0,
            352,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x324 = ctx._and_eqz(
            x322,
            x323,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x325 = ctx._get(
            data,
            54,
            0,
            358,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x326 = ctx._and_eqz(
            x324,
            x325,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x327 = ctx._get(
            data,
            55,
            0,
            364,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x328 = ctx._and_eqz(
            x326,
            x327,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x329 = ctx._get(
            data,
            56,
            0,
            370,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x330 = ctx._and_eqz(
            x328,
            x329,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x331 = ctx._get(
            data,
            57,
            0,
            376,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x332 = ctx._and_eqz(
            x330,
            x331,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x333 = ctx._get(
            data,
            58,
            0,
            382,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x334 = ctx._and_eqz(
            x332,
            x333,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x335 = ctx._get(
            data,
            59,
            0,
            388,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x336 = ctx._and_eqz(
            x334,
            x335,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x337 = ctx._get(
            data,
            60,
            0,
            394,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x338 = ctx._and_eqz(
            x336,
            x337,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x339 = ctx._get(
            data,
            61,
            0,
            400,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x340 = ctx._and_eqz(
            x338,
            x339,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x341 = ctx._get(
            data,
            62,
            0,
            406,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x342 = ctx._and_eqz(
            x340,
            x341,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x343 = ctx._get(
            data,
            63,
            0,
            412,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x344 = ctx._and_eqz(
            x342,
            x343,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x345 = ctx._get(
            data,
            64,
            0,
            418,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x346 = ctx._and_eqz(
            x344,
            x345,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x347 = ctx._get(
            data,
            65,
            0,
            425,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x348 = ctx._and_eqz(
            x346,
            x347,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x349 = ctx._get(
            data,
            66,
            0,
            432,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x350 = ctx._and_eqz(
            x348,
            x349,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x351 = ctx._get(
            data,
            67,
            0,
            439,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x352 = ctx._and_eqz(
            x350,
            x351,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x353 = ctx._get(
            data,
            68,
            0,
            446,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x354 = ctx._and_eqz(
            x352,
            x353,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x355 = ctx._get(
            data,
            69,
            0,
            453,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x356 = ctx._and_eqz(
            x354,
            x355,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x357 = ctx._get(
            data,
            70,
            0,
            460,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x358 = ctx._and_eqz(
            x356,
            x357,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x359 = ctx._get(
            data,
            71,
            0,
            467,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x360 = ctx._and_eqz(
            x358,
            x359,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x361 = ctx._get(
            data,
            72,
            0,
            474,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x362 = ctx._and_eqz(
            x360,
            x361,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x363 = ctx._get(
            data,
            73,
            0,
            481,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x364 = ctx._and_eqz(
            x362,
            x363,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x365 = ctx._get(
            data,
            74,
            0,
            488,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x366 = ctx._and_eqz(
            x364,
            x365,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x367 = ctx._get(
            data,
            75,
            0,
            495,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x368 = ctx._and_eqz(
            x366,
            x367,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x369 = ctx._get(
            data,
            76,
            0,
            502,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x370 = ctx._and_eqz(
            x368,
            x369,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x371 = ctx._get(
            data,
            77,
            0,
            509,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x372 = ctx._and_eqz(
            x370,
            x371,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x373 = ctx._get(
            data,
            78,
            0,
            516,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x374 = ctx._and_eqz(
            x372,
            x373,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x375 = ctx._get(
            data,
            79,
            0,
            523,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x376 = ctx._and_eqz(
            x374,
            x375,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x377 = ctx._get(
            data,
            80,
            0,
            530,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x378 = ctx._and_eqz(
            x376,
            x377,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x379 = ctx._get(
            data,
            81,
            0,
            537,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x380 = ctx._and_eqz(
            x378,
            x379,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x381 = ctx._get(
            data,
            82,
            0,
            544,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x382 = ctx._and_eqz(
            x380,
            x381,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x383 = ctx._get(
            data,
            83,
            0,
            551,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x384 = ctx._and_eqz(
            x382,
            x383,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x385 = ctx._get(
            data,
            84,
            0,
            558,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x386 = ctx._and_eqz(
            x384,
            x385,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x387 = ctx._get(
            data,
            85,
            0,
            565,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x388 = ctx._and_eqz(
            x386,
            x387,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x389 = ctx._get(
            data,
            86,
            0,
            572,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x390 = ctx._and_eqz(
            x388,
            x389,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x391 = ctx._get(
            data,
            87,
            0,
            579,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x392 = ctx._and_eqz(
            x390,
            x391,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x393 = ctx._get(
            data,
            88,
            0,
            586,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x394 = ctx._and_eqz(
            x392,
            x393,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x395 = ctx._get(
            data,
            89,
            0,
            593,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x396 = ctx._and_eqz(
            x394,
            x395,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x397 = ctx._get(
            data,
            90,
            0,
            600,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x398 = ctx._and_eqz(
            x396,
            x397,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x399 = ctx._get(
            data,
            91,
            0,
            607,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x400 = ctx._and_eqz(
            x398,
            x399,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x401 = ctx._get(
            data,
            92,
            0,
            614,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x402 = ctx._and_eqz(
            x400,
            x401,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x403 = ctx._get(
            data,
            93,
            0,
            621,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x404 = ctx._and_eqz(
            x402,
            x403,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x405 = ctx._get(
            data,
            94,
            0,
            628,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x406 = ctx._and_eqz(
            x404,
            x405,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:51",
        );
        let x407 = ctx._get(
            data,
            95,
            0,
            635,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x408 = ctx._and_eqz(
            x406,
            x407,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:52",
        );
        let x409 = ctx._sub(
            x222,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x410 = ctx._mul(
            x222,
            x409,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x411 = ctx._sub(x222, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x412 = ctx._mul(
            x410,
            x411,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x413 = ctx._sub(x222, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x414 = ctx._mul(
            x412,
            x413,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x415 = ctx._and_eqz(
            x408,
            x414,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x416 = ctx._sub(
            x223,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x417 = ctx._mul(
            x223,
            x416,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x418 = ctx._sub(x223, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x419 = ctx._mul(
            x417,
            x418,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x420 = ctx._sub(x223, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x421 = ctx._mul(
            x419,
            x420,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x422 = ctx._and_eqz(
            x415,
            x421,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x423 = ctx._sub(
            x226,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x424 = ctx._mul(
            x226,
            x423,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x425 = ctx._sub(x226, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x426 = ctx._mul(
            x424,
            x425,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x427 = ctx._sub(x226, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x428 = ctx._mul(
            x426,
            x427,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x429 = ctx._and_eqz(
            x422,
            x428,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x430 = ctx._sub(
            x229,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x431 = ctx._mul(
            x229,
            x430,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x432 = ctx._sub(x229, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x433 = ctx._mul(
            x431,
            x432,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x434 = ctx._sub(x229, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x435 = ctx._mul(
            x433,
            x434,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x436 = ctx._and_eqz(
            x429,
            x435,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x437 = ctx._sub(
            x232,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x438 = ctx._mul(
            x232,
            x437,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x439 = ctx._sub(x232, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x440 = ctx._mul(
            x438,
            x439,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x441 = ctx._sub(x232, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x442 = ctx._mul(
            x440,
            x441,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x443 = ctx._and_eqz(
            x436,
            x442,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x444 = ctx._sub(
            x235,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x445 = ctx._mul(
            x235,
            x444,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x446 = ctx._sub(x235, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x447 = ctx._mul(
            x445,
            x446,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x448 = ctx._sub(x235, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x449 = ctx._mul(
            x447,
            x448,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x450 = ctx._and_eqz(
            x443,
            x449,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x451 = ctx._sub(
            x238,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x452 = ctx._mul(
            x238,
            x451,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x453 = ctx._sub(x238, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x454 = ctx._mul(
            x452,
            x453,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x455 = ctx._sub(x238, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x456 = ctx._mul(
            x454,
            x455,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x457 = ctx._and_eqz(
            x450,
            x456,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x458 = ctx._sub(
            x241,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x459 = ctx._mul(
            x241,
            x458,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x460 = ctx._sub(x241, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x461 = ctx._mul(
            x459,
            x460,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x462 = ctx._sub(x241, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x463 = ctx._mul(
            x461,
            x462,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x464 = ctx._and_eqz(
            x457,
            x463,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x465 = ctx._sub(
            x244,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x466 = ctx._mul(
            x244,
            x465,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x467 = ctx._sub(x244, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x468 = ctx._mul(
            x466,
            x467,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x469 = ctx._sub(x244, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x470 = ctx._mul(
            x468,
            x469,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x471 = ctx._and_eqz(
            x464,
            x470,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x472 = ctx._sub(
            x247,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x473 = ctx._mul(
            x247,
            x472,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x474 = ctx._sub(x247, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x475 = ctx._mul(
            x473,
            x474,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x476 = ctx._sub(x247, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x477 = ctx._mul(
            x475,
            x476,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x478 = ctx._and_eqz(
            x471,
            x477,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x479 = ctx._sub(
            x250,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x480 = ctx._mul(
            x250,
            x479,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x481 = ctx._sub(x250, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x482 = ctx._mul(
            x480,
            x481,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x483 = ctx._sub(x250, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x484 = ctx._mul(
            x482,
            x483,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x485 = ctx._and_eqz(
            x478,
            x484,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x486 = ctx._sub(
            x253,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x487 = ctx._mul(
            x253,
            x486,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x488 = ctx._sub(x253, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x489 = ctx._mul(
            x487,
            x488,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x490 = ctx._sub(x253, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x491 = ctx._mul(
            x489,
            x490,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x492 = ctx._and_eqz(
            x485,
            x491,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x493 = ctx._sub(
            x256,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x494 = ctx._mul(
            x256,
            x493,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x495 = ctx._sub(x256, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x496 = ctx._mul(
            x494,
            x495,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x497 = ctx._sub(x256, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x498 = ctx._mul(
            x496,
            x497,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x499 = ctx._and_eqz(
            x492,
            x498,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x500 = ctx._sub(
            x259,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x501 = ctx._mul(
            x259,
            x500,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x502 = ctx._sub(x259, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x503 = ctx._mul(
            x501,
            x502,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x504 = ctx._sub(x259, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x505 = ctx._mul(
            x503,
            x504,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x506 = ctx._and_eqz(
            x499,
            x505,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x507 = ctx._sub(
            x262,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x508 = ctx._mul(
            x262,
            x507,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x509 = ctx._sub(x262, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x510 = ctx._mul(
            x508,
            x509,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x511 = ctx._sub(x262, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x512 = ctx._mul(
            x510,
            x511,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x513 = ctx._and_eqz(
            x506,
            x512,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x514 = ctx._sub(
            x265,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x515 = ctx._mul(
            x265,
            x514,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x516 = ctx._sub(x265, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x517 = ctx._mul(
            x515,
            x516,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x518 = ctx._sub(x265, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x519 = ctx._mul(
            x517,
            x518,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x520 = ctx._and_eqz(
            x513,
            x519,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x521 = ctx._get(
            data,
            16,
            0,
            130,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x522 = ctx._sub(
            x521,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x523 = ctx._mul(
            x521,
            x522,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x524 = ctx._sub(x521, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x525 = ctx._mul(
            x523,
            x524,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x526 = ctx._sub(x521, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x527 = ctx._mul(
            x525,
            x526,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x528 = ctx._and_eqz(
            x520,
            x527,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x529 = ctx._sub(
            x194,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x530 = ctx._mul(
            x194,
            x529,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x531 = ctx._sub(x194, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x532 = ctx._mul(
            x530,
            x531,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x533 = ctx._sub(x194, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x534 = ctx._mul(
            x532,
            x533,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x535 = ctx._and_eqz(
            x528,
            x534,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x536 = ctx._sub(
            x195,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x537 = ctx._mul(
            x195,
            x536,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x538 = ctx._sub(x195, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x539 = ctx._mul(
            x537,
            x538,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x540 = ctx._sub(x195, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x541 = ctx._mul(
            x539,
            x540,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x542 = ctx._and_eqz(
            x535,
            x541,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x543 = ctx._sub(
            x198,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x544 = ctx._mul(
            x198,
            x543,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x545 = ctx._sub(x198, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x546 = ctx._mul(
            x544,
            x545,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x547 = ctx._sub(x198, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x548 = ctx._mul(
            x546,
            x547,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x549 = ctx._and_eqz(
            x542,
            x548,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x550 = ctx._sub(
            x201,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x551 = ctx._mul(
            x201,
            x550,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x552 = ctx._sub(x201, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x553 = ctx._mul(
            x551,
            x552,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x554 = ctx._sub(x201, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x555 = ctx._mul(
            x553,
            x554,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x556 = ctx._and_eqz(
            x549,
            x555,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x557 = ctx._sub(
            x204,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x558 = ctx._mul(
            x204,
            x557,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x559 = ctx._sub(x204, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x560 = ctx._mul(
            x558,
            x559,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x561 = ctx._sub(x204, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x562 = ctx._mul(
            x560,
            x561,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x563 = ctx._and_eqz(
            x556,
            x562,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x564 = ctx._sub(
            x207,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x565 = ctx._mul(
            x207,
            x564,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x566 = ctx._sub(x207, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x567 = ctx._mul(
            x565,
            x566,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x568 = ctx._sub(x207, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x569 = ctx._mul(
            x567,
            x568,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x570 = ctx._and_eqz(
            x563,
            x569,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x571 = ctx._sub(
            x210,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x572 = ctx._mul(
            x210,
            x571,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x573 = ctx._sub(x210, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x574 = ctx._mul(
            x572,
            x573,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x575 = ctx._sub(x210, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x576 = ctx._mul(
            x574,
            x575,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x577 = ctx._and_eqz(
            x570,
            x576,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x578 = ctx._get(
            data,
            24,
            0,
            178,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x579 = ctx._sub(
            x578,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x580 = ctx._mul(
            x578,
            x579,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x581 = ctx._sub(x578, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x582 = ctx._mul(
            x580,
            x581,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x583 = ctx._sub(x578, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x584 = ctx._mul(
            x582,
            x583,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x585 = ctx._and_eqz(
            x577,
            x584,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x586 = ctx._sub(
            x214,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x587 = ctx._mul(
            x214,
            x586,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x588 = ctx._sub(x214, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x589 = ctx._mul(
            x587,
            x588,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x590 = ctx._sub(x214, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x591 = ctx._mul(
            x589,
            x590,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x592 = ctx._and_eqz(
            x585,
            x591,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x593 = ctx._sub(
            x215,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x594 = ctx._mul(
            x215,
            x593,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x595 = ctx._sub(x215, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x596 = ctx._mul(
            x594,
            x595,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x597 = ctx._sub(x215, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x598 = ctx._mul(
            x596,
            x597,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x599 = ctx._and_eqz(
            x592,
            x598,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x600 = ctx._sub(
            x218,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x601 = ctx._mul(
            x218,
            x600,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x602 = ctx._sub(x218, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x603 = ctx._mul(
            x601,
            x602,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x604 = ctx._sub(x218, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x605 = ctx._mul(
            x603,
            x604,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x606 = ctx._and_eqz(
            x599,
            x605,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x607 = ctx._sub(
            x270,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x608 = ctx._mul(
            x270,
            x607,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x609 = ctx._sub(x270, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x610 = ctx._mul(
            x608,
            x609,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x611 = ctx._sub(x270, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x612 = ctx._mul(
            x610,
            x611,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x613 = ctx._and_eqz(
            x606,
            x612,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x614 = ctx._sub(
            x272,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x615 = ctx._mul(
            x272,
            x614,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x616 = ctx._sub(x272, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x617 = ctx._mul(
            x615,
            x616,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x618 = ctx._sub(x272, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x619 = ctx._mul(
            x617,
            x618,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x620 = ctx._and_eqz(
            x613,
            x619,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x621 = ctx._sub(
            x274,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x622 = ctx._mul(
            x274,
            x621,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x623 = ctx._sub(x274, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x624 = ctx._mul(
            x622,
            x623,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x625 = ctx._sub(x274, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x626 = ctx._mul(
            x624,
            x625,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x627 = ctx._and_eqz(
            x620,
            x626,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x628 = ctx._sub(
            x275,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x629 = ctx._mul(
            x275,
            x628,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x630 = ctx._sub(x275, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x631 = ctx._mul(
            x629,
            x630,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x632 = ctx._sub(x275, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:50");
        let x633 = ctx._mul(
            x631,
            x632,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x634 = ctx._and_eqz(
            x627,
            x633,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x635 = ctx._and_eqz(
            x634,
            x523,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x636 = ctx._and_eqz(
            x635,
            x530,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x637 = ctx._and_eqz(
            x636,
            x537,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x638 = ctx._and_eqz(
            x637,
            x544,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x639 = ctx._and_eqz(
            x638,
            x551,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x640 = ctx._and_eqz(
            x639,
            x558,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x641 = ctx._and_eqz(
            x640,
            x565,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x642 = ctx._and_eqz(
            x641,
            x572,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x643 = ctx._add(
            x521,
            x194,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x644 = ctx._add(
            x643,
            x195,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x645 = ctx._add(
            x644,
            x198,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x646 = ctx._add(
            x645,
            x201,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x647 = ctx._add(
            x646,
            x204,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x648 = ctx._add(
            x647,
            x207,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x649 = ctx._add(
            x648,
            x210,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x650 = ctx._sub(
            x649,
            x70,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x651 = ctx._and_eqz(
            x642,
            x650,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x652 = ctx._and_eqz(
            x651,
            x580,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x653 = ctx._and_eqz(
            x652,
            x587,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x654 = ctx._and_eqz(
            x653,
            x594,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x655 = ctx._and_eqz(
            x654,
            x601,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x656 = ctx._add(
            x578,
            x214,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x657 = ctx._add(
            x656,
            x215,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x658 = ctx._add(
            x657,
            x218,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x659 = ctx._sub(
            x658,
            x70,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x660 = ctx._and_eqz(
            x655,
            x659,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x661 = ctx._and_eqz(
            x660,
            x608,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:34",
        );
        let x662 = ctx._and_eqz(
            x661,
            x615,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:35",
        );
        let x663 = ctx._and_eqz(
            x662,
            x113,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x664 = ctx._and_eqz(
            x663,
            x116,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x665 = ctx._and_eqz(
            x664,
            x119,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x666 = ctx._and_eqz(
            x665,
            x122,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x667 = ctx._and_eqz(
            x666,
            x125,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x668 = ctx._and_eqz(
            x667,
            x128,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x669 = ctx._and_eqz(
            x668,
            x131,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x670 = ctx._and_eqz(
            x669,
            x134,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x671 = ctx._and_eqz(
            x670,
            x137,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x672 = ctx._and_eqz(
            x671,
            x140,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x673 = ctx._and_eqz(
            x672,
            x143,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x674 = ctx._and_eqz(
            x673,
            x146,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x675 = ctx._and_eqz(
            x674,
            x159,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x676 = ctx._and_cond(
            x192,
            x193,
            x675,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:37",
        );
        let x677 = ctx._get(
            code,
            6,
            0,
            24,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:55",
        );
        let x678 = ctx._sub(x108, x9, "circuits/rv32im-legacy/port.cpp:211");
        let x679 = ctx._and_eqz(x77, x678, "circuits/rv32im-legacy/port.cpp:211");
        let x680 = ctx._get(
            data,
            143,
            1,
            719,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:60",
        );
        let x681 = ctx._sub(
            x680,
            x70,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:60",
        );
        let x682 = ctx._and_eqz(
            x679,
            x681,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:60",
        );
        let x683 = ctx._and_eqz(
            x682,
            x113,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x684 = ctx._and_eqz(
            x683,
            x116,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x685 = ctx._and_eqz(
            x684,
            x119,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x686 = ctx._and_eqz(
            x685,
            x122,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x687 = ctx._and_eqz(
            x686,
            x125,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x688 = ctx._and_eqz(
            x687,
            x128,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x689 = ctx._and_eqz(
            x688,
            x131,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x690 = ctx._and_eqz(
            x689,
            x134,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x691 = ctx._and_eqz(
            x690,
            x137,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x692 = ctx._and_eqz(
            x691,
            x140,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x693 = ctx._and_eqz(
            x692,
            x143,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x694 = ctx._and_eqz(
            x693,
            x146,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x695 = ctx._and_eqz(
            x694,
            x159,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x696 = ctx._and_cond(
            x676,
            x677,
            x695,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:55",
        );
        let x697 = ctx._get(
            code,
            7,
            0,
            25,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:62",
        );
        let x698 = ctx._mul(
            x697,
            x166,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:62",
        );
        let x699 = ctx._get(
            code,
            1,
            0,
            19,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:63",
        );
        let x700 = ctx._get(
            data,
            139,
            1,
            711,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:69",
        );
        let x701 = ctx._and_eqz(x71, x108, "circuits/rv32im-legacy/port.cpp:211");
        let x702 = ctx._and_cond(
            x71,
            x700,
            x701,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:69",
        );
        let x703 = ctx._get(
            data,
            132,
            1,
            703,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:72",
        );
        let x704 = ctx._get(
            data,
            120,
            1,
            682,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:73",
        );
        let x705 = ctx._sub(x108, x704, "circuits/rv32im-legacy/port.cpp:211");
        let x706 = ctx._and_eqz(x71, x705, "circuits/rv32im-legacy/port.cpp:211");
        let x707 = ctx._get(
            data,
            34,
            2,
            240,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x708 = ctx._get_global(out, 0, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77");
        let x709 = ctx._sub(
            x708,
            x707,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x710 = ctx._and_eqz(
            x71,
            x709,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x711 = ctx._get(
            data,
            35,
            2,
            246,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x712 = ctx._get_global(out, 1, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78");
        let x713 = ctx._sub(
            x712,
            x711,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x714 = ctx._and_eqz(
            x710,
            x713,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x715 = ctx._get(
            data,
            36,
            2,
            252,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x716 = ctx._get_global(out, 2, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77");
        let x717 = ctx._sub(
            x716,
            x715,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x718 = ctx._and_eqz(
            x714,
            x717,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x719 = ctx._get(
            data,
            37,
            2,
            258,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x720 = ctx._get_global(out, 3, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78");
        let x721 = ctx._sub(
            x720,
            x719,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x722 = ctx._and_eqz(
            x718,
            x721,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x723 = ctx._get(
            data,
            38,
            2,
            264,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x724 = ctx._get_global(out, 4, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77");
        let x725 = ctx._sub(
            x724,
            x723,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x726 = ctx._and_eqz(
            x722,
            x725,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x727 = ctx._get(
            data,
            39,
            2,
            270,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x728 = ctx._get_global(out, 5, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78");
        let x729 = ctx._sub(
            x728,
            x727,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x730 = ctx._and_eqz(
            x726,
            x729,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x731 = ctx._get(
            data,
            40,
            2,
            276,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x732 = ctx._get_global(out, 6, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77");
        let x733 = ctx._sub(
            x732,
            x731,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x734 = ctx._and_eqz(
            x730,
            x733,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x735 = ctx._get(
            data,
            41,
            2,
            282,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x736 = ctx._get_global(out, 7, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78");
        let x737 = ctx._sub(
            x736,
            x735,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x738 = ctx._and_eqz(
            x734,
            x737,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x739 = ctx._get(
            data,
            42,
            2,
            288,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x740 = ctx._get_global(out, 8, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77");
        let x741 = ctx._sub(
            x740,
            x739,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x742 = ctx._and_eqz(
            x738,
            x741,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x743 = ctx._get(
            data,
            43,
            2,
            294,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x744 = ctx._get_global(out, 9, "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78");
        let x745 = ctx._sub(
            x744,
            x743,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x746 = ctx._and_eqz(
            x742,
            x745,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x747 = ctx._get(
            data,
            44,
            2,
            300,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x748 = ctx._get_global(
            out,
            10,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x749 = ctx._sub(
            x748,
            x747,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x750 = ctx._and_eqz(
            x746,
            x749,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x751 = ctx._get(
            data,
            45,
            2,
            306,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x752 = ctx._get_global(
            out,
            11,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x753 = ctx._sub(
            x752,
            x751,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x754 = ctx._and_eqz(
            x750,
            x753,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x755 = ctx._get(
            data,
            46,
            2,
            312,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x756 = ctx._get_global(
            out,
            12,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x757 = ctx._sub(
            x756,
            x755,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x758 = ctx._and_eqz(
            x754,
            x757,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x759 = ctx._get(
            data,
            47,
            2,
            318,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x760 = ctx._get_global(
            out,
            13,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x761 = ctx._sub(
            x760,
            x759,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x762 = ctx._and_eqz(
            x758,
            x761,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x763 = ctx._get(
            data,
            48,
            2,
            324,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x764 = ctx._get_global(
            out,
            14,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x765 = ctx._sub(
            x764,
            x763,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x766 = ctx._and_eqz(
            x762,
            x765,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x767 = ctx._get(
            data,
            49,
            2,
            330,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x768 = ctx._get_global(
            out,
            15,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x769 = ctx._sub(
            x768,
            x767,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x770 = ctx._and_eqz(
            x766,
            x769,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x771 = ctx._get(
            data,
            50,
            2,
            336,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x772 = ctx._get_global(
            out,
            16,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x773 = ctx._sub(
            x772,
            x771,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x774 = ctx._and_eqz(
            x770,
            x773,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:77",
        );
        let x775 = ctx._get(
            data,
            51,
            2,
            342,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x776 = ctx._get_global(
            out,
            17,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x777 = ctx._sub(
            x776,
            x775,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x778 = ctx._and_eqz(
            x774,
            x777,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:78",
        );
        let x779 = ctx._and_cond(
            x706,
            x97,
            x778,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:74",
        );
        let x780 = ctx._and_cond(
            x702,
            x703,
            x779,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:72",
        );
        let x781 = ctx._get(
            data,
            140,
            1,
            713,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:82",
        );
        let x782 = ctx._sub(x108, x7, "circuits/rv32im-legacy/port.cpp:211");
        let x783 = ctx._and_eqz(x71, x782, "circuits/rv32im-legacy/port.cpp:211");
        let x784 = ctx._and_cond(
            x71,
            x698,
            x783,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:83",
        );
        let x785 = ctx._sub(
            x70,
            x698,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:86",
        );
        let x786 = ctx._sub(x108, x6, "circuits/rv32im-legacy/port.cpp:211");
        let x787 = ctx._and_eqz(x71, x786, "circuits/rv32im-legacy/port.cpp:211");
        let x788 = ctx._and_cond(
            x784,
            x785,
            x787,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:86",
        );
        let x789 = ctx._and_cond(
            x780,
            x781,
            x788,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:82",
        );
        let x790 = ctx._get(
            data,
            141,
            1,
            715,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:91",
        );
        let x791 = ctx._get(
            data,
            142,
            1,
            717,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:91",
        );
        let x792 = ctx._add(
            x790,
            x791,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:91",
        );
        let x793 = ctx._get(
            data,
            127,
            1,
            695,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:92",
        );
        let x794 = ctx._sub(x108, x793, "circuits/rv32im-legacy/port.cpp:211");
        let x795 = ctx._and_eqz(x71, x794, "circuits/rv32im-legacy/port.cpp:211");
        let x796 = ctx._and_cond(
            x789,
            x792,
            x795,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:91",
        );
        let x797 = ctx._and_eqz(x71, x678, "circuits/rv32im-legacy/port.cpp:211");
        let x798 = ctx._and_cond(
            x796,
            x680,
            x797,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:94",
        );
        let x799 = ctx._get(
            data,
            0,
            1,
            35,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:37",
        );
        let x800 = ctx._and_eqz(
            x71,
            x799,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:37",
        );
        let x801 = ctx._get(
            data,
            1,
            1,
            41,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x802 = ctx._get(
            data,
            2,
            1,
            47,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x803 = ctx._mul(
            x802,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x804 = ctx._add(
            x801,
            x803,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x805 = ctx._get(
            data,
            3,
            1,
            53,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x806 = ctx._mul(
            x805,
            x11,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x807 = ctx._add(
            x804,
            x806,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x808 = ctx._get(
            data,
            4,
            1,
            59,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x809 = ctx._mul(
            x808,
            x12,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x810 = ctx._add(
            x807,
            x809,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x811 = ctx._get(
            data,
            5,
            1,
            65,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x812 = ctx._mul(
            x811,
            x13,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x813 = ctx._add(
            x810,
            x812,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x814 = ctx._get(
            data,
            6,
            1,
            71,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x815 = ctx._mul(
            x814,
            x14,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x816 = ctx._add(
            x813,
            x815,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x817 = ctx._get(
            data,
            7,
            1,
            77,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x818 = ctx._mul(
            x817,
            x15,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x819 = ctx._add(
            x816,
            x818,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x820 = ctx._get(
            data,
            8,
            1,
            83,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x821 = ctx._mul(
            x820,
            x16,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x822 = ctx._add(
            x819,
            x821,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x823 = ctx._get(
            data,
            9,
            1,
            89,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x824 = ctx._mul(
            x823,
            x17,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x825 = ctx._add(
            x822,
            x824,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x826 = ctx._get(
            data,
            10,
            1,
            95,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x827 = ctx._mul(
            x826,
            x18,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x828 = ctx._add(
            x825,
            x827,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x829 = ctx._get(
            data,
            11,
            1,
            101,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x830 = ctx._mul(
            x829,
            x19,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x831 = ctx._add(
            x828,
            x830,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x832 = ctx._get(
            data,
            12,
            1,
            107,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x833 = ctx._mul(
            x832,
            x20,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x834 = ctx._add(
            x831,
            x833,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:39",
        );
        let x835 = ctx._sub(
            x74,
            x834,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x836 = ctx._and_eqz(
            x800,
            x835,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x837 = ctx._and_eqz(
            x836,
            x76,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:21",
        );
        let x838 = ctx._mul(
            x223,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x839 = ctx._add(
            x222,
            x838,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x840 = ctx._mul(
            x226,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x841 = ctx._add(
            x839,
            x840,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x842 = ctx._mul(
            x229,
            x6,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x843 = ctx._add(
            x841,
            x842,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x844 = ctx._mul(
            x232,
            x11,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x845 = ctx._add(
            x843,
            x844,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x846 = ctx._mul(
            x235,
            x26,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x847 = ctx._add(
            x845,
            x846,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x848 = ctx._mul(
            x238,
            x12,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x849 = ctx._add(
            x847,
            x848,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x850 = ctx._mul(
            x241,
            x27,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x851 = ctx._add(
            x849,
            x850,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x852 = ctx._mul(
            x244,
            x13,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x853 = ctx._add(
            x851,
            x852,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x854 = ctx._mul(
            x247,
            x28,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x855 = ctx._add(
            x853,
            x854,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x856 = ctx._mul(
            x250,
            x14,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x857 = ctx._add(
            x855,
            x856,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x858 = ctx._mul(
            x253,
            x29,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x859 = ctx._add(
            x857,
            x858,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x860 = ctx._mul(
            x256,
            x15,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x861 = ctx._add(
            x859,
            x860,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x862 = ctx._mul(
            x259,
            x30,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x863 = ctx._add(
            x861,
            x862,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x864 = ctx._mul(
            x262,
            x16,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x865 = ctx._add(
            x863,
            x864,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x866 = ctx._mul(
            x265,
            x31,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x867 = ctx._add(
            x865,
            x866,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x868 = ctx._sub(
            x172,
            x867,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x869 = ctx._mul(
            x868,
            x32,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x870 = ctx._and_eqz(
            x837,
            x869,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x871 = ctx._mul(
            x194,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x872 = ctx._add(
            x521,
            x871,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x873 = ctx._mul(
            x195,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x874 = ctx._add(
            x872,
            x873,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x875 = ctx._mul(
            x198,
            x6,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x876 = ctx._add(
            x874,
            x875,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x877 = ctx._mul(
            x201,
            x11,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x878 = ctx._add(
            x876,
            x877,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x879 = ctx._mul(
            x204,
            x26,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x880 = ctx._add(
            x878,
            x879,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x881 = ctx._mul(
            x207,
            x12,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x882 = ctx._add(
            x880,
            x881,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x883 = ctx._mul(
            x210,
            x27,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x884 = ctx._add(
            x882,
            x883,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x885 = ctx._mul(
            x578,
            x13,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x886 = ctx._add(
            x884,
            x885,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x887 = ctx._mul(
            x214,
            x28,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x888 = ctx._add(
            x886,
            x887,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x889 = ctx._mul(
            x215,
            x14,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x890 = ctx._add(
            x888,
            x889,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x891 = ctx._mul(
            x218,
            x29,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x892 = ctx._add(
            x890,
            x891,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x893 = ctx._mul(
            x270,
            x15,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x894 = ctx._add(
            x892,
            x893,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x895 = ctx._mul(
            x272,
            x30,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x896 = ctx._add(
            x894,
            x895,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x897 = ctx._mul(
            x274,
            x16,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x898 = ctx._add(
            x896,
            x897,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x899 = ctx._mul(
            x275,
            x31,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x900 = ctx._add(
            x898,
            x899,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x901 = ctx._sub(
            x175,
            x900,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x902 = ctx._mul(
            x901,
            x32,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x903 = ctx._and_eqz(
            x870,
            x902,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:47",
        );
        let x904 = ctx._and_eqz(
            x903,
            x409,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:50",
        );
        let x905 = ctx._and_eqz(
            x904,
            x416,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:51",
        );
        let x906 = ctx._mul(
            x218,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x907 = ctx._add(
            x217,
            x906,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x908 = ctx._mul(
            x270,
            x6,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x909 = ctx._add(
            x907,
            x908,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x910 = ctx._mul(
            x272,
            x11,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x911 = ctx._add(
            x909,
            x910,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x912 = ctx._mul(
            x274,
            x26,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x913 = ctx._add(
            x911,
            x912,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x914 = ctx._mul(
            x913,
            x26,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:61",
        );
        let x915 = ctx._mul(
            x207,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x916 = ctx._add(
            x204,
            x915,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x917 = ctx._mul(
            x210,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x918 = ctx._add(
            x916,
            x917,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x919 = ctx._mul(
            x578,
            x6,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x920 = ctx._add(
            x918,
            x919,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x921 = ctx._mul(
            x920,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:62",
        );
        let x922 = ctx._mul(
            x247,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x923 = ctx._add(
            x244,
            x922,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x924 = ctx._mul(
            x250,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x925 = ctx._add(
            x923,
            x924,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x926 = ctx._mul(
            x253,
            x6,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x927 = ctx._add(
            x925,
            x926,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x928 = ctx._mul(
            x927,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:63",
        );
        let x929 = ctx._mul(
            x259,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x930 = ctx._add(
            x256,
            x929,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x931 = ctx._mul(
            x262,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x932 = ctx._add(
            x930,
            x931,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x933 = ctx._mul(
            x265,
            x6,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x934 = ctx._add(
            x932,
            x933,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x935 = ctx._mul(
            x934,
            x15,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:64",
        );
        let x936 = ctx._mul(
            x204,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x937 = ctx._add(
            x201,
            x936,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x938 = ctx._mul(
            x207,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x939 = ctx._add(
            x937,
            x938,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x940 = ctx._mul(
            x210,
            x6,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x941 = ctx._add(
            x939,
            x940,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x942 = ctx._mul(
            x578,
            x11,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x943 = ctx._add(
            x941,
            x942,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x944 = ctx._mul(
            x214,
            x26,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x945 = ctx._add(
            x943,
            x944,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x946 = ctx._mul(
            x215,
            x12,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x947 = ctx._add(
            x945,
            x946,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x948 = ctx._mul(
            x218,
            x27,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x949 = ctx._add(
            x947,
            x948,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x950 = ctx._mul(
            x270,
            x13,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x951 = ctx._add(
            x949,
            x950,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x952 = ctx._mul(
            x272,
            x28,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x953 = ctx._add(
            x951,
            x952,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x954 = ctx._mul(
            x274,
            x14,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x955 = ctx._add(
            x953,
            x954,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:60",
        );
        let x956 = ctx._mul(
            x955,
            x11,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:66",
        );
        let x957 = ctx._add(
            x914,
            x921,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:73",
        );
        let x958 = ctx._add(
            x957,
            x201,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:73",
        );
        let x959 = ctx._mul(
            x275,
            x33,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:73",
        );
        let x960 = ctx._add(
            x958,
            x959,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:73",
        );
        let x961 = ctx._mul(
            x275,
            x34,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:73",
        );
        let x962 = ctx._add(
            x914,
            x928,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:74",
        );
        let x963 = ctx._add(
            x962,
            x241,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:74",
        );
        let x964 = ctx._add(
            x963,
            x959,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:74",
        );
        let x965 = ctx._mul(
            x241,
            x29,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:75",
        );
        let x966 = ctx._add(
            x962,
            x965,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:75",
        );
        let x967 = ctx._mul(
            x275,
            x35,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:75",
        );
        let x968 = ctx._add(
            x966,
            x967,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:75",
        );
        let x969 = ctx._add(
            x956,
            x876,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:77",
        );
        let x970 = ctx._add(
            x969,
            x899,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:77",
        );
        let x971 = ctx._mul(
            x201,
            x29,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:78",
        );
        let x972 = ctx._add(
            x935,
            x971,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:78",
        );
        let x973 = ctx._add(
            x972,
            x914,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:78",
        );
        let x974 = ctx._add(
            x973,
            x921,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:78",
        );
        let x975 = ctx._mul(
            x275,
            x36,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:79",
        );
        let x976 = ctx._add(
            x876,
            x975,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:79",
        );
        let x977 = ctx._mul(
            x521,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:82",
        );
        let x978 = ctx._add(
            x265,
            x977,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:82",
        );
        let x979 = ctx._mul(
            x194,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:82",
        );
        let x980 = ctx._add(
            x978,
            x979,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:82",
        );
        let x981 = ctx._mul(
            x397,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x982 = ctx._add(
            x395,
            x981,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x983 = ctx._mul(
            x399,
            x2,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x984 = ctx._add(
            x982,
            x983,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x985 = ctx._mul(
            x401,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x986 = ctx._add(
            x984,
            x985,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x987 = ctx._mul(
            x403,
            x4,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x988 = ctx._add(
            x986,
            x987,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x989 = ctx._mul(
            x405,
            x5,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x990 = ctx._add(
            x988,
            x989,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x991 = ctx._mul(
            x407,
            x0,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x992 = ctx._add(
            x990,
            x991,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:84",
        );
        let x993 = ctx._sub(x992, x980, "circuits/rv32im-legacy/port.cpp:211");
        let x994 = ctx._and_eqz(x905, x993, "circuits/rv32im-legacy/port.cpp:211");
        let x995 = ctx._get(
            data,
            101,
            0,
            651,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x996 = ctx._get(
            data,
            102,
            0,
            653,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x997 = ctx._mul(
            x996,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x998 = ctx._add(
            x995,
            x997,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x999 = ctx._get(
            data,
            103,
            0,
            655,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1000 = ctx._mul(
            x999,
            x2,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1001 = ctx._add(
            x998,
            x1000,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1002 = ctx._get(
            data,
            104,
            0,
            657,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1003 = ctx._mul(
            x1002,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1004 = ctx._add(
            x1001,
            x1003,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1005 = ctx._get(
            data,
            105,
            0,
            659,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1006 = ctx._mul(
            x1005,
            x4,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1007 = ctx._add(
            x1004,
            x1006,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1008 = ctx._get(
            data,
            106,
            0,
            661,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1009 = ctx._mul(
            x1008,
            x5,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1010 = ctx._add(
            x1007,
            x1009,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1011 = ctx._get(
            data,
            107,
            0,
            662,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1012 = ctx._mul(
            x1011,
            x0,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1013 = ctx._add(
            x1010,
            x1012,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:85",
        );
        let x1014 = ctx._sub(x1013, x939, "circuits/rv32im-legacy/port.cpp:211");
        let x1015 = ctx._and_eqz(x994, x1014, "circuits/rv32im-legacy/port.cpp:211");
        let x1016 = ctx._mul(
            x198,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:86",
        );
        let x1017 = ctx._add(
            x195,
            x1016,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:86",
        );
        let x1018 = ctx._get(
            data,
            97,
            0,
            644,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:86",
        );
        let x1019 = ctx._get(
            data,
            98,
            0,
            646,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:86",
        );
        let x1020 = ctx._mul(
            x1019,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:86",
        );
        let x1021 = ctx._add(
            x1018,
            x1020,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:86",
        );
        let x1022 = ctx._get(
            data,
            99,
            0,
            648,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:86",
        );
        let x1023 = ctx._mul(
            x1022,
            x2,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:86",
        );
        let x1024 = ctx._add(
            x1021,
            x1023,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:86",
        );
        let x1025 = ctx._sub(x1024, x1017, "circuits/rv32im-legacy/port.cpp:211");
        let x1026 = ctx._and_eqz(x1015, x1025, "circuits/rv32im-legacy/port.cpp:211");
        let x1027 = ctx._mul(
            x578,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:87",
        );
        let x1028 = ctx._add(
            x210,
            x1027,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:87",
        );
        let x1029 = ctx._get(
            data,
            109,
            0,
            664,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:87",
        );
        let x1030 = ctx._get(
            data,
            110,
            0,
            665,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:87",
        );
        let x1031 = ctx._mul(
            x1030,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:87",
        );
        let x1032 = ctx._add(
            x1029,
            x1031,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:87",
        );
        let x1033 = ctx._get(
            data,
            111,
            0,
            666,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:87",
        );
        let x1034 = ctx._mul(
            x1033,
            x2,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:87",
        );
        let x1035 = ctx._add(
            x1032,
            x1034,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:87",
        );
        let x1036 = ctx._sub(x1035, x1028, "circuits/rv32im-legacy/port.cpp:211");
        let x1037 = ctx._and_eqz(x1026, x1036, "circuits/rv32im-legacy/port.cpp:211");
        let x1038 = ctx._get(
            data,
            96,
            0,
            642,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1039 = ctx._mul(
            x395,
            x1038,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1040 = ctx._get(
            data,
            108,
            0,
            663,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1041 = ctx._mul(
            x995,
            x1040,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1042 = ctx._get(
            data,
            34,
            1,
            239,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1043 = ctx._get(
            data,
            35,
            1,
            245,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1044 = ctx._mul(x1039, x1042, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1045 = ctx._mul(x1039, x1043, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1046 = ctx._mul(x1041, x1042, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1047 = ctx._mul(x1041, x1043, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1048 = ctx._mul(
            x397,
            x1038,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1049 = ctx._mul(
            x996,
            x1040,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1050 = ctx._get(
            data,
            36,
            1,
            251,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1051 = ctx._get(
            data,
            37,
            1,
            257,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1052 = ctx._mul(x1048, x1050, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1053 = ctx._mul(x1048, x1051, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1054 = ctx._add(x1044, x1052, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1055 = ctx._add(x1045, x1053, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1056 = ctx._mul(x1049, x1050, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1057 = ctx._mul(x1049, x1051, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1058 = ctx._add(x1046, x1056, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1059 = ctx._add(x1047, x1057, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1060 = ctx._mul(
            x399,
            x1038,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1061 = ctx._mul(
            x999,
            x1040,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1062 = ctx._get(
            data,
            38,
            1,
            263,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1063 = ctx._get(
            data,
            39,
            1,
            269,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1064 = ctx._mul(x1060, x1062, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1065 = ctx._mul(x1060, x1063, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1066 = ctx._add(x1054, x1064, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1067 = ctx._add(x1055, x1065, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1068 = ctx._mul(x1061, x1062, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1069 = ctx._mul(x1061, x1063, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1070 = ctx._add(x1058, x1068, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1071 = ctx._add(x1059, x1069, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1072 = ctx._mul(
            x401,
            x1038,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1073 = ctx._mul(
            x1002,
            x1040,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1074 = ctx._get(
            data,
            40,
            1,
            275,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1075 = ctx._get(
            data,
            41,
            1,
            281,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1076 = ctx._mul(x1072, x1074, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1077 = ctx._mul(x1072, x1075, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1078 = ctx._add(x1066, x1076, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1079 = ctx._add(x1067, x1077, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1080 = ctx._mul(x1073, x1074, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1081 = ctx._mul(x1073, x1075, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1082 = ctx._add(x1070, x1080, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1083 = ctx._add(x1071, x1081, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1084 = ctx._mul(
            x403,
            x1038,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1085 = ctx._mul(
            x1005,
            x1040,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1086 = ctx._get(
            data,
            42,
            1,
            287,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1087 = ctx._get(
            data,
            43,
            1,
            293,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1088 = ctx._mul(x1084, x1086, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1089 = ctx._mul(x1084, x1087, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1090 = ctx._add(x1078, x1088, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1091 = ctx._add(x1079, x1089, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1092 = ctx._mul(x1085, x1086, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1093 = ctx._mul(x1085, x1087, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1094 = ctx._add(x1082, x1092, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1095 = ctx._add(x1083, x1093, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1096 = ctx._mul(
            x405,
            x1038,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1097 = ctx._mul(
            x1008,
            x1040,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1098 = ctx._get(
            data,
            44,
            1,
            299,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1099 = ctx._get(
            data,
            45,
            1,
            305,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1100 = ctx._mul(x1096, x1098, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1101 = ctx._mul(x1096, x1099, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1102 = ctx._add(x1090, x1100, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1103 = ctx._add(x1091, x1101, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1104 = ctx._mul(x1097, x1098, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1105 = ctx._mul(x1097, x1099, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1106 = ctx._add(x1094, x1104, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1107 = ctx._add(x1095, x1105, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1108 = ctx._mul(
            x407,
            x1038,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1109 = ctx._mul(
            x1011,
            x1040,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1110 = ctx._get(
            data,
            46,
            1,
            311,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1111 = ctx._get(
            data,
            47,
            1,
            317,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1112 = ctx._mul(x1108, x1110, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1113 = ctx._mul(x1108, x1111, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1114 = ctx._add(x1102, x1112, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1115 = ctx._add(x1103, x1113, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1116 = ctx._mul(x1109, x1110, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1117 = ctx._mul(x1109, x1111, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1118 = ctx._add(x1106, x1116, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1119 = ctx._add(x1107, x1117, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1120 = ctx._mul(
            x393,
            x1018,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1121 = ctx._get(
            data,
            100,
            0,
            649,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1122 = ctx._mul(
            x1121,
            x1029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1123 = ctx._get(
            data,
            48,
            1,
            323,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1124 = ctx._get(
            data,
            49,
            1,
            329,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1125 = ctx._mul(x1120, x1123, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1126 = ctx._mul(x1120, x1124, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1127 = ctx._add(x1114, x1125, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1128 = ctx._add(x1115, x1126, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1129 = ctx._mul(x1122, x1123, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1130 = ctx._mul(x1122, x1124, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1131 = ctx._add(x1118, x1129, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1132 = ctx._add(x1119, x1130, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1133 = ctx._mul(
            x395,
            x1018,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1134 = ctx._mul(
            x995,
            x1029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1135 = ctx._get(
            data,
            50,
            1,
            335,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1136 = ctx._get(
            data,
            51,
            1,
            341,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1137 = ctx._mul(x1133, x1135, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1138 = ctx._mul(x1133, x1136, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1139 = ctx._add(x1127, x1137, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1140 = ctx._add(x1128, x1138, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1141 = ctx._mul(x1134, x1135, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1142 = ctx._mul(x1134, x1136, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1143 = ctx._add(x1131, x1141, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1144 = ctx._add(x1132, x1142, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1145 = ctx._mul(
            x397,
            x1018,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1146 = ctx._mul(
            x996,
            x1029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1147 = ctx._get(
            data,
            52,
            1,
            347,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1148 = ctx._get(
            data,
            53,
            1,
            353,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1149 = ctx._mul(x1145, x1147, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1150 = ctx._mul(x1145, x1148, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1151 = ctx._add(x1139, x1149, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1152 = ctx._add(x1140, x1150, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1153 = ctx._mul(x1146, x1147, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1154 = ctx._mul(x1146, x1148, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1155 = ctx._add(x1143, x1153, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1156 = ctx._add(x1144, x1154, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1157 = ctx._mul(
            x399,
            x1018,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1158 = ctx._mul(
            x999,
            x1029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1159 = ctx._get(
            data,
            54,
            1,
            359,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1160 = ctx._get(
            data,
            55,
            1,
            365,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1161 = ctx._mul(x1157, x1159, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1162 = ctx._mul(x1157, x1160, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1163 = ctx._add(x1151, x1161, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1164 = ctx._add(x1152, x1162, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1165 = ctx._mul(x1158, x1159, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1166 = ctx._mul(x1158, x1160, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1167 = ctx._add(x1155, x1165, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1168 = ctx._add(x1156, x1166, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1169 = ctx._mul(
            x401,
            x1018,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1170 = ctx._mul(
            x1002,
            x1029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1171 = ctx._get(
            data,
            56,
            1,
            371,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1172 = ctx._get(
            data,
            57,
            1,
            377,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1173 = ctx._mul(x1169, x1171, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1174 = ctx._mul(x1169, x1172, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1175 = ctx._add(x1163, x1173, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1176 = ctx._add(x1164, x1174, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1177 = ctx._mul(x1170, x1171, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1178 = ctx._mul(x1170, x1172, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1179 = ctx._add(x1167, x1177, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1180 = ctx._add(x1168, x1178, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1181 = ctx._mul(
            x403,
            x1018,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1182 = ctx._mul(
            x1005,
            x1029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1183 = ctx._get(
            data,
            58,
            1,
            383,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1184 = ctx._get(
            data,
            59,
            1,
            389,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1185 = ctx._mul(x1181, x1183, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1186 = ctx._mul(x1181, x1184, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1187 = ctx._add(x1175, x1185, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1188 = ctx._add(x1176, x1186, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1189 = ctx._mul(x1182, x1183, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1190 = ctx._mul(x1182, x1184, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1191 = ctx._add(x1179, x1189, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1192 = ctx._add(x1180, x1190, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1193 = ctx._mul(
            x405,
            x1018,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1194 = ctx._mul(
            x1008,
            x1029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1195 = ctx._get(
            data,
            60,
            1,
            395,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1196 = ctx._get(
            data,
            61,
            1,
            401,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1197 = ctx._mul(x1193, x1195, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1198 = ctx._mul(x1193, x1196, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1199 = ctx._add(x1187, x1197, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1200 = ctx._add(x1188, x1198, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1201 = ctx._mul(x1194, x1195, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1202 = ctx._mul(x1194, x1196, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1203 = ctx._add(x1191, x1201, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1204 = ctx._add(x1192, x1202, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1205 = ctx._mul(
            x407,
            x1018,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1206 = ctx._mul(
            x1011,
            x1029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1207 = ctx._get(
            data,
            62,
            1,
            407,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1208 = ctx._get(
            data,
            63,
            1,
            413,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1209 = ctx._mul(x1205, x1207, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1210 = ctx._mul(x1205, x1208, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1211 = ctx._add(x1199, x1209, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1212 = ctx._add(x1200, x1210, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1213 = ctx._mul(x1206, x1207, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1214 = ctx._mul(x1206, x1208, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1215 = ctx._add(x1203, x1213, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1216 = ctx._add(x1204, x1214, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1217 = ctx._mul(
            x393,
            x1019,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1218 = ctx._mul(
            x1121,
            x1030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1219 = ctx._get(
            data,
            64,
            1,
            419,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1220 = ctx._get(
            data,
            65,
            1,
            426,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1221 = ctx._mul(x1217, x1219, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1222 = ctx._mul(x1217, x1220, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1223 = ctx._add(x1211, x1221, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1224 = ctx._add(x1212, x1222, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1225 = ctx._mul(x1218, x1219, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1226 = ctx._mul(x1218, x1220, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1227 = ctx._add(x1215, x1225, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1228 = ctx._add(x1216, x1226, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1229 = ctx._mul(
            x395,
            x1019,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1230 = ctx._mul(
            x995,
            x1030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1231 = ctx._get(
            data,
            66,
            1,
            433,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1232 = ctx._get(
            data,
            67,
            1,
            440,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1233 = ctx._mul(x1229, x1231, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1234 = ctx._mul(x1229, x1232, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1235 = ctx._add(x1223, x1233, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1236 = ctx._add(x1224, x1234, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1237 = ctx._mul(x1230, x1231, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1238 = ctx._mul(x1230, x1232, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1239 = ctx._add(x1227, x1237, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1240 = ctx._add(x1228, x1238, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1241 = ctx._mul(
            x397,
            x1019,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1242 = ctx._mul(
            x996,
            x1030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1243 = ctx._get(
            data,
            68,
            1,
            447,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1244 = ctx._get(
            data,
            69,
            1,
            454,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1245 = ctx._mul(x1241, x1243, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1246 = ctx._mul(x1241, x1244, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1247 = ctx._add(x1235, x1245, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1248 = ctx._add(x1236, x1246, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1249 = ctx._mul(x1242, x1243, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1250 = ctx._mul(x1242, x1244, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1251 = ctx._add(x1239, x1249, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1252 = ctx._add(x1240, x1250, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1253 = ctx._mul(
            x399,
            x1019,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1254 = ctx._mul(
            x999,
            x1030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1255 = ctx._get(
            data,
            70,
            1,
            461,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1256 = ctx._get(
            data,
            71,
            1,
            468,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1257 = ctx._mul(x1253, x1255, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1258 = ctx._mul(x1253, x1256, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1259 = ctx._add(x1247, x1257, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1260 = ctx._add(x1248, x1258, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1261 = ctx._mul(x1254, x1255, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1262 = ctx._mul(x1254, x1256, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1263 = ctx._add(x1251, x1261, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1264 = ctx._add(x1252, x1262, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1265 = ctx._mul(
            x401,
            x1019,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1266 = ctx._mul(
            x1002,
            x1030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1267 = ctx._get(
            data,
            72,
            1,
            475,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1268 = ctx._get(
            data,
            73,
            1,
            482,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1269 = ctx._mul(x1265, x1267, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1270 = ctx._mul(x1265, x1268, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1271 = ctx._add(x1259, x1269, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1272 = ctx._add(x1260, x1270, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1273 = ctx._mul(x1266, x1267, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1274 = ctx._mul(x1266, x1268, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1275 = ctx._add(x1263, x1273, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1276 = ctx._add(x1264, x1274, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1277 = ctx._mul(
            x403,
            x1019,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1278 = ctx._mul(
            x1005,
            x1030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1279 = ctx._get(
            data,
            74,
            1,
            489,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1280 = ctx._get(
            data,
            75,
            1,
            496,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1281 = ctx._mul(x1277, x1279, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1282 = ctx._mul(x1277, x1280, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1283 = ctx._add(x1271, x1281, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1284 = ctx._add(x1272, x1282, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1285 = ctx._mul(x1278, x1279, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1286 = ctx._mul(x1278, x1280, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1287 = ctx._add(x1275, x1285, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1288 = ctx._add(x1276, x1286, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1289 = ctx._mul(
            x405,
            x1019,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1290 = ctx._mul(
            x1008,
            x1030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1291 = ctx._get(
            data,
            76,
            1,
            503,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1292 = ctx._get(
            data,
            77,
            1,
            510,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1293 = ctx._mul(x1289, x1291, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1294 = ctx._mul(x1289, x1292, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1295 = ctx._add(x1283, x1293, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1296 = ctx._add(x1284, x1294, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1297 = ctx._mul(x1290, x1291, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1298 = ctx._mul(x1290, x1292, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1299 = ctx._add(x1287, x1297, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1300 = ctx._add(x1288, x1298, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1301 = ctx._mul(
            x407,
            x1019,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1302 = ctx._mul(
            x1011,
            x1030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1303 = ctx._get(
            data,
            78,
            1,
            517,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1304 = ctx._get(
            data,
            79,
            1,
            524,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1305 = ctx._mul(x1301, x1303, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1306 = ctx._mul(x1301, x1304, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1307 = ctx._add(x1295, x1305, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1308 = ctx._add(x1296, x1306, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1309 = ctx._mul(x1302, x1303, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1310 = ctx._mul(x1302, x1304, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1311 = ctx._add(x1299, x1309, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1312 = ctx._add(x1300, x1310, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1313 = ctx._mul(
            x393,
            x1022,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1314 = ctx._mul(
            x1121,
            x1033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1315 = ctx._get(
            data,
            80,
            1,
            531,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1316 = ctx._get(
            data,
            81,
            1,
            538,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1317 = ctx._mul(x1313, x1315, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1318 = ctx._mul(x1313, x1316, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1319 = ctx._add(x1307, x1317, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1320 = ctx._add(x1308, x1318, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1321 = ctx._mul(x1314, x1315, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1322 = ctx._mul(x1314, x1316, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1323 = ctx._add(x1311, x1321, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1324 = ctx._add(x1312, x1322, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1325 = ctx._mul(
            x395,
            x1022,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1326 = ctx._mul(
            x995,
            x1033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1327 = ctx._get(
            data,
            82,
            1,
            545,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1328 = ctx._get(
            data,
            83,
            1,
            552,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1329 = ctx._mul(x1325, x1327, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1330 = ctx._mul(x1325, x1328, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1331 = ctx._add(x1319, x1329, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1332 = ctx._add(x1320, x1330, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1333 = ctx._mul(x1326, x1327, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1334 = ctx._mul(x1326, x1328, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1335 = ctx._add(x1323, x1333, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1336 = ctx._add(x1324, x1334, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1337 = ctx._mul(
            x397,
            x1022,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1338 = ctx._mul(
            x996,
            x1033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1339 = ctx._get(
            data,
            84,
            1,
            559,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1340 = ctx._get(
            data,
            85,
            1,
            566,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1341 = ctx._mul(x1337, x1339, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1342 = ctx._mul(x1337, x1340, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1343 = ctx._add(x1331, x1341, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1344 = ctx._add(x1332, x1342, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1345 = ctx._mul(x1338, x1339, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1346 = ctx._mul(x1338, x1340, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1347 = ctx._add(x1335, x1345, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1348 = ctx._add(x1336, x1346, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1349 = ctx._mul(
            x399,
            x1022,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1350 = ctx._mul(
            x999,
            x1033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1351 = ctx._get(
            data,
            86,
            1,
            573,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1352 = ctx._get(
            data,
            87,
            1,
            580,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1353 = ctx._mul(x1349, x1351, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1354 = ctx._mul(x1349, x1352, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1355 = ctx._add(x1343, x1353, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1356 = ctx._add(x1344, x1354, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1357 = ctx._mul(x1350, x1351, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1358 = ctx._mul(x1350, x1352, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1359 = ctx._add(x1347, x1357, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1360 = ctx._add(x1348, x1358, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1361 = ctx._mul(
            x401,
            x1022,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1362 = ctx._mul(
            x1002,
            x1033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1363 = ctx._get(
            data,
            88,
            1,
            587,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1364 = ctx._get(
            data,
            89,
            1,
            594,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1365 = ctx._mul(x1361, x1363, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1366 = ctx._mul(x1361, x1364, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1367 = ctx._add(x1355, x1365, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1368 = ctx._add(x1356, x1366, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1369 = ctx._mul(x1362, x1363, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1370 = ctx._mul(x1362, x1364, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1371 = ctx._add(x1359, x1369, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1372 = ctx._add(x1360, x1370, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1373 = ctx._mul(
            x403,
            x1022,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1374 = ctx._mul(
            x1005,
            x1033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1375 = ctx._get(
            data,
            90,
            1,
            601,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1376 = ctx._get(
            data,
            91,
            1,
            608,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1377 = ctx._mul(x1373, x1375, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1378 = ctx._mul(x1373, x1376, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1379 = ctx._add(x1367, x1377, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1380 = ctx._add(x1368, x1378, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1381 = ctx._mul(x1374, x1375, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1382 = ctx._mul(x1374, x1376, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1383 = ctx._add(x1371, x1381, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1384 = ctx._add(x1372, x1382, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1385 = ctx._mul(
            x405,
            x1022,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1386 = ctx._mul(
            x1008,
            x1033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1387 = ctx._get(
            data,
            92,
            1,
            615,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1388 = ctx._get(
            data,
            93,
            1,
            622,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1389 = ctx._mul(x1385, x1387, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1390 = ctx._mul(x1385, x1388, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1391 = ctx._add(x1379, x1389, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1392 = ctx._add(x1380, x1390, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1393 = ctx._mul(x1386, x1387, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1394 = ctx._mul(x1386, x1388, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1395 = ctx._add(x1383, x1393, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1396 = ctx._add(x1384, x1394, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1397 = ctx._mul(
            x407,
            x1022,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:93",
        );
        let x1398 = ctx._mul(
            x1011,
            x1033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:94",
        );
        let x1399 = ctx._get(
            data,
            94,
            1,
            629,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1400 = ctx._get(
            data,
            95,
            1,
            636,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:95",
        );
        let x1401 = ctx._mul(x1397, x1399, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1402 = ctx._mul(x1397, x1400, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1403 = ctx._add(x1391, x1401, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1404 = ctx._add(x1392, x1402, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1405 = ctx._mul(x1398, x1399, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1406 = ctx._mul(x1398, x1400, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x1407 = ctx._add(x1395, x1405, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1408 = ctx._add(x1396, x1406, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x1409 = ctx._get(
            data,
            116,
            0,
            673,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:98",
        );
        let x1410 = ctx._sub(
            x1409,
            x1403,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:98",
        );
        let x1411 = ctx._and_eqz(
            x1037,
            x1410,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:98",
        );
        let x1412 = ctx._get(
            data,
            117,
            0,
            675,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:98",
        );
        let x1413 = ctx._sub(
            x1412,
            x1404,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:98",
        );
        let x1414 = ctx._and_eqz(
            x1411,
            x1413,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:98",
        );
        let x1415 = ctx._get(
            data,
            118,
            0,
            677,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:99",
        );
        let x1416 = ctx._sub(
            x1415,
            x1407,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:99",
        );
        let x1417 = ctx._and_eqz(
            x1414,
            x1416,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:99",
        );
        let x1418 = ctx._get(
            data,
            119,
            0,
            679,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:99",
        );
        let x1419 = ctx._sub(
            x1418,
            x1408,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:99",
        );
        let x1420 = ctx._and_eqz(
            x1417,
            x1419,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:99",
        );
        let x1421 = ctx._mul(
            x229,
            x1,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:102",
        );
        let x1422 = ctx._add(
            x226,
            x1421,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:102",
        );
        let x1423 = ctx._mul(
            x232,
            x3,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:102",
        );
        let x1424 = ctx._add(
            x1422,
            x1423,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:102",
        );
        let x1425 = ctx._mul(
            x235,
            x6,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:102",
        );
        let x1426 = ctx._add(
            x1424,
            x1425,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:102",
        );
        let x1427 = ctx._mul(
            x238,
            x11,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:102",
        );
        let x1428 = ctx._add(
            x1426,
            x1427,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:102",
        );
        let x1429 = ctx._mul(
            x275,
            x12,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:104",
        );
        let x1430 = ctx._add(
            x913,
            x1429,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:104",
        );
        let x1431 = ctx._mul(
            x361,
            x377,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1432 = ctx._sub(
            x1428,
            x37,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1433 = ctx._and_eqz(
            x71,
            x1432,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1434 = ctx._and_eqz(
            x1433,
            x932,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1435 = ctx._and_eqz(
            x1434,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1436 = ctx._get(
            data,
            114,
            0,
            669,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1437 = ctx._and_eqz(
            x71,
            x1436,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1438 = ctx._get(
            data,
            115,
            0,
            671,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1439 = ctx._and_eqz(
            x1437,
            x1438,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1440 = ctx._mul(
            x347,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1441 = ctx._add(
            x345,
            x1440,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1442 = ctx._mul(
            x349,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1443 = ctx._add(
            x1441,
            x1442,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1444 = ctx._mul(
            x351,
            x12,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1445 = ctx._add(
            x1443,
            x1444,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1446 = ctx._mul(
            x353,
            x13,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1447 = ctx._add(
            x1445,
            x1446,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1448 = ctx._mul(
            x355,
            x14,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1449 = ctx._add(
            x1447,
            x1448,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1450 = ctx._mul(
            x357,
            x15,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1451 = ctx._add(
            x1449,
            x1450,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1452 = ctx._mul(
            x359,
            x16,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1453 = ctx._add(
            x1451,
            x1452,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1454 = ctx._sub(
            x1415,
            x1453,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1455 = ctx._mul(
            x1454,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1456 = ctx._and_eqz(
            x1439,
            x1455,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1457 = ctx._get(
            data,
            112,
            0,
            667,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1458 = ctx._get(
            data,
            113,
            0,
            668,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1459 = ctx._mul(
            x1458,
            x1,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1460 = ctx._add(
            x1457,
            x1459,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1461 = ctx._sub(
            x349,
            x1460,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1462 = ctx._mul(
            x1461,
            x10,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1463 = ctx._and_eqz(
            x1456,
            x1462,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1464 = ctx._mul(
            x1457,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1465 = ctx._add(
            x1441,
            x1464,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1466 = ctx._mul(
            x285,
            x1,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1467 = ctx._add(
            x283,
            x1466,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1468 = ctx._mul(
            x287,
            x2,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1469 = ctx._add(
            x1467,
            x1468,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1470 = ctx._mul(
            x289,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1471 = ctx._add(
            x1469,
            x1470,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1472 = ctx._mul(
            x291,
            x4,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1473 = ctx._add(
            x1471,
            x1472,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1474 = ctx._mul(
            x293,
            x5,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1475 = ctx._add(
            x1473,
            x1474,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1476 = ctx._mul(
            x295,
            x0,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1477 = ctx._add(
            x1475,
            x1476,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1478 = ctx._mul(
            x297,
            x6,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1479 = ctx._add(
            x1477,
            x1478,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1480 = ctx._mul(
            x299,
            x7,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1481 = ctx._add(
            x1479,
            x1480,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1482 = ctx._mul(
            x301,
            x8,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1483 = ctx._add(
            x1481,
            x1482,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1484 = ctx._mul(
            x303,
            x9,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1485 = ctx._add(
            x1483,
            x1484,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1486 = ctx._mul(
            x305,
            x37,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1487 = ctx._add(
            x1485,
            x1486,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1488 = ctx._mul(
            x307,
            x41,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1489 = ctx._add(
            x1487,
            x1488,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1490 = ctx._mul(
            x309,
            x43,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1491 = ctx._add(
            x1489,
            x1490,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1492 = ctx._mul(
            x311,
            x44,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1493 = ctx._add(
            x1491,
            x1492,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1494 = ctx._mul(
            x313,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1495 = ctx._add(
            x1493,
            x1494,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1496 = ctx._mul(
            x315,
            x45,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1497 = ctx._add(
            x1495,
            x1496,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1498 = ctx._mul(
            x317,
            x46,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1499 = ctx._add(
            x1497,
            x1498,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1500 = ctx._mul(
            x319,
            x47,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1501 = ctx._add(
            x1499,
            x1500,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1502 = ctx._mul(
            x321,
            x48,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1503 = ctx._add(
            x1501,
            x1502,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1504 = ctx._mul(
            x323,
            x49,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1505 = ctx._add(
            x1503,
            x1504,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1506 = ctx._mul(
            x325,
            x50,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1507 = ctx._add(
            x1505,
            x1506,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1508 = ctx._mul(
            x327,
            x51,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1509 = ctx._add(
            x1507,
            x1508,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1510 = ctx._mul(
            x329,
            x38,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1511 = ctx._add(
            x1509,
            x1510,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1512 = ctx._mul(
            x331,
            x40,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1513 = ctx._add(
            x1511,
            x1512,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1514 = ctx._mul(
            x333,
            x52,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1515 = ctx._add(
            x1513,
            x1514,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1516 = ctx._mul(
            x335,
            x39,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1517 = ctx._add(
            x1515,
            x1516,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1518 = ctx._mul(
            x337,
            x42,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1519 = ctx._add(
            x1517,
            x1518,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1520 = ctx._mul(
            x339,
            x53,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1521 = ctx._add(
            x1519,
            x1520,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1522 = ctx._mul(
            x341,
            x54,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1523 = ctx._add(
            x1521,
            x1522,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1524 = ctx._mul(
            x343,
            x55,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1525 = ctx._add(
            x1523,
            x1524,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1526 = ctx._sub(x1525, x1465, "circuits/rv32im-legacy/port.cpp:211");
        let x1527 = ctx._and_eqz(x1463, x1526, "circuits/rv32im-legacy/port.cpp:211");
        let x1528 = ctx._and_cond(
            x1435,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1529 = ctx._get(
            data,
            120,
            0,
            681,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1530 = ctx._sub(
            x1529,
            x70,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1531 = ctx._and_eqz(
            x1528,
            x1530,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1532 = ctx._and_cond(
            x1420,
            x1431,
            x1531,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x1533 = ctx._mul(
            x363,
            x377,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x1534 = ctx._sub(
            x1430,
            x26,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x1535 = ctx._and_eqz(
            x1434,
            x1534,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x1536 = ctx._and_cond(
            x1535,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x1537 = ctx._and_eqz(
            x1536,
            x1530,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x1538 = ctx._and_cond(
            x1532,
            x1533,
            x1537,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x1539 = ctx._mul(
            x365,
            x377,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x1540 = ctx._sub(
            x932,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x1541 = ctx._and_eqz(
            x1433,
            x1540,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x1542 = ctx._and_eqz(
            x1541,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x1543 = ctx._and_cond(
            x1542,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x1544 = ctx._and_eqz(
            x1543,
            x1530,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x1545 = ctx._and_cond(
            x1538,
            x1539,
            x1544,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x1546 = ctx._mul(
            x367,
            x377,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x1547 = ctx._sub(
            x932,
            x5,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x1548 = ctx._and_eqz(
            x1433,
            x1547,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x1549 = ctx._and_eqz(
            x1548,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x1550 = ctx._and_cond(
            x1549,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x1551 = ctx._and_eqz(
            x1550,
            x1530,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x1552 = ctx._and_cond(
            x1545,
            x1546,
            x1551,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x1553 = ctx._mul(
            x369,
            x377,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x1554 = ctx._sub(
            x932,
            x0,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x1555 = ctx._and_eqz(
            x1433,
            x1554,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x1556 = ctx._and_eqz(
            x1555,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x1557 = ctx._and_cond(
            x1556,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x1558 = ctx._and_eqz(
            x1557,
            x1530,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x1559 = ctx._and_cond(
            x1552,
            x1553,
            x1558,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x1560 = ctx._mul(
            x371,
            x377,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x1561 = ctx._sub(
            x932,
            x1,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x1562 = ctx._and_eqz(
            x1433,
            x1561,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x1563 = ctx._and_eqz(
            x1562,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x1564 = ctx._and_cond(
            x1563,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x1565 = ctx._and_eqz(
            x1564,
            x1530,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x1566 = ctx._and_cond(
            x1559,
            x1560,
            x1565,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x1567 = ctx._mul(
            x373,
            x377,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x1568 = ctx._sub(
            x932,
            x2,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x1569 = ctx._and_eqz(
            x1433,
            x1568,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x1570 = ctx._and_eqz(
            x1569,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x1571 = ctx._and_cond(
            x1570,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x1572 = ctx._and_eqz(
            x1571,
            x1530,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x1573 = ctx._and_cond(
            x1566,
            x1567,
            x1572,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x1574 = ctx._mul(
            x375,
            x377,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1575 = ctx._sub(
            x1428,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1576 = ctx._and_eqz(
            x71,
            x1575,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1577 = ctx._and_eqz(
            x1576,
            x932,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1578 = ctx._sub(
            x1436,
            x960,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1579 = ctx._and_eqz(
            x71,
            x1578,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1580 = ctx._sub(
            x1438,
            x961,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1581 = ctx._and_eqz(
            x1579,
            x1580,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1582 = ctx._sub(
            x1436,
            x1453,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1583 = ctx._mul(
            x1582,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1584 = ctx._and_eqz(
            x1581,
            x1583,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1585 = ctx._and_eqz(
            x1584,
            x1462,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1586 = ctx._and_eqz(x1585, x1526, "circuits/rv32im-legacy/port.cpp:211");
        let x1587 = ctx._and_cond(
            x1577,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1588 = ctx._and_eqz(
            x1587,
            x1530,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1589 = ctx._and_cond(
            x1573,
            x1574,
            x1588,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x1590 = ctx._mul(
            x361,
            x379,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x1591 = ctx._and_eqz(
            x1576,
            x1540,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x1592 = ctx._and_cond(
            x1591,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x1593 = ctx._sub(
            x1529,
            x1,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x1594 = ctx._and_eqz(
            x1592,
            x1593,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x1595 = ctx._and_cond(
            x1589,
            x1590,
            x1594,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x1596 = ctx._mul(
            x363,
            x379,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x1597 = ctx._and_eqz(
            x1576,
            x1547,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x1598 = ctx._and_cond(
            x1597,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x1599 = ctx._and_eqz(
            x1598,
            x1593,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x1600 = ctx._and_cond(
            x1595,
            x1596,
            x1599,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x1601 = ctx._mul(
            x365,
            x379,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x1602 = ctx._and_eqz(
            x1576,
            x1554,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x1603 = ctx._and_cond(
            x1602,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x1604 = ctx._and_eqz(
            x1603,
            x1593,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x1605 = ctx._and_cond(
            x1600,
            x1601,
            x1604,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x1606 = ctx._mul(
            x367,
            x379,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x1607 = ctx._and_eqz(
            x1576,
            x1561,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x1608 = ctx._and_cond(
            x1607,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x1609 = ctx._and_eqz(
            x1608,
            x1593,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x1610 = ctx._and_cond(
            x1605,
            x1606,
            x1609,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x1611 = ctx._mul(
            x371,
            x379,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x1612 = ctx._and_eqz(
            x1576,
            x1568,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x1613 = ctx._and_cond(
            x1612,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x1614 = ctx._and_eqz(
            x1613,
            x1593,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x1615 = ctx._and_cond(
            x1610,
            x1611,
            x1614,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x1616 = ctx._mul(
            x373,
            x379,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x1617 = ctx._and_eqz(
            x71,
            x1428,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x1618 = ctx._and_eqz(
            x1617,
            x932,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x1619 = ctx._and_cond(
            x1618,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x1620 = ctx._and_eqz(
            x1619,
            x1593,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x1621 = ctx._and_cond(
            x1615,
            x1616,
            x1620,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x1622 = ctx._mul(
            x375,
            x379,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x1623 = ctx._sub(
            x932,
            x70,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x1624 = ctx._and_eqz(
            x1617,
            x1623,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x1625 = ctx._and_cond(
            x1624,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x1626 = ctx._and_eqz(
            x1625,
            x1593,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x1627 = ctx._and_cond(
            x1621,
            x1622,
            x1626,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x1628 = ctx._mul(
            x361,
            x381,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x1629 = ctx._and_eqz(
            x1617,
            x1561,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x1630 = ctx._and_cond(
            x1629,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x1631 = ctx._sub(
            x1529,
            x2,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x1632 = ctx._and_eqz(
            x1630,
            x1631,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x1633 = ctx._and_cond(
            x1627,
            x1628,
            x1632,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x1634 = ctx._mul(
            x363,
            x381,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x1635 = ctx._and_eqz(
            x1617,
            x1540,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x1636 = ctx._and_cond(
            x1635,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x1637 = ctx._and_eqz(
            x1636,
            x1631,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x1638 = ctx._and_cond(
            x1633,
            x1634,
            x1637,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x1639 = ctx._mul(
            x365,
            x381,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x1640 = ctx._sub(
            x932,
            x4,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x1641 = ctx._and_eqz(
            x1617,
            x1640,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x1642 = ctx._and_cond(
            x1641,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x1643 = ctx._and_eqz(
            x1642,
            x1631,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x1644 = ctx._and_cond(
            x1638,
            x1639,
            x1643,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x1645 = ctx._mul(
            x367,
            x381,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1646 = ctx._sub(
            x1428,
            x6,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1647 = ctx._and_eqz(
            x71,
            x1646,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1648 = ctx._and_eqz(
            x1647,
            x932,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1649 = ctx._sub(
            x1436,
            x964,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1650 = ctx._and_eqz(
            x71,
            x1649,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1651 = ctx._and_eqz(
            x1650,
            x1580,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1652 = ctx._and_eqz(
            x1651,
            x1583,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1653 = ctx._and_eqz(
            x1652,
            x1462,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1654 = ctx._and_eqz(x1653, x1526, "circuits/rv32im-legacy/port.cpp:211");
        let x1655 = ctx._and_cond(
            x1648,
            x70,
            x1654,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1656 = ctx._and_eqz(
            x1655,
            x1631,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1657 = ctx._and_cond(
            x1644,
            x1645,
            x1656,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x1658 = ctx._mul(
            x369,
            x381,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x1659 = ctx._and_eqz(
            x1647,
            x1623,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x1660 = ctx._and_cond(
            x1659,
            x70,
            x1654,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x1661 = ctx._and_eqz(
            x1660,
            x1631,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x1662 = ctx._and_cond(
            x1657,
            x1658,
            x1661,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x1663 = ctx._mul(
            x371,
            x381,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x1664 = ctx._and_eqz(
            x1647,
            x1561,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x1665 = ctx._and_cond(
            x1664,
            x70,
            x1654,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x1666 = ctx._and_eqz(
            x1665,
            x1631,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x1667 = ctx._and_cond(
            x1662,
            x1663,
            x1666,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x1668 = ctx._mul(
            x373,
            x381,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1669 = ctx._sub(
            x1428,
            x38,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1670 = ctx._and_eqz(
            x71,
            x1669,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1671 = ctx._and_eqz(
            x1670,
            x932,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1672 = ctx._sub(
            x1436,
            x968,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1673 = ctx._and_eqz(
            x71,
            x1672,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1674 = ctx._and_eqz(
            x1673,
            x1580,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1675 = ctx._and_eqz(
            x1674,
            x1583,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1676 = ctx._and_eqz(
            x1675,
            x1462,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1677 = ctx._and_eqz(x1676, x1526, "circuits/rv32im-legacy/port.cpp:211");
        let x1678 = ctx._and_cond(
            x1671,
            x70,
            x1677,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1679 = ctx._and_eqz(
            x1678,
            x1631,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1680 = ctx._and_cond(
            x1667,
            x1668,
            x1679,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x1681 = ctx._mul(
            x375,
            x381,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x1682 = ctx._and_eqz(
            x1670,
            x1623,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x1683 = ctx._and_cond(
            x1682,
            x70,
            x1677,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x1684 = ctx._and_eqz(
            x1683,
            x1631,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x1685 = ctx._and_cond(
            x1680,
            x1681,
            x1684,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x1686 = ctx._mul(
            x361,
            x383,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x1687 = ctx._and_eqz(
            x1670,
            x1540,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x1688 = ctx._and_cond(
            x1687,
            x70,
            x1677,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x1689 = ctx._sub(
            x1529,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x1690 = ctx._and_eqz(
            x1688,
            x1689,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x1691 = ctx._and_cond(
            x1685,
            x1686,
            x1690,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x1692 = ctx._mul(
            x363,
            x383,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:74",
        );
        let x1693 = ctx._and_eqz(
            x1670,
            x1640,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:74",
        );
        let x1694 = ctx._and_cond(
            x1693,
            x70,
            x1677,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:74",
        );
        let x1695 = ctx._and_eqz(
            x1694,
            x1689,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:74",
        );
        let x1696 = ctx._and_cond(
            x1691,
            x1692,
            x1695,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:74",
        );
        let x1697 = ctx._mul(
            x365,
            x383,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x1698 = ctx._and_eqz(
            x1670,
            x1547,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x1699 = ctx._and_cond(
            x1698,
            x70,
            x1677,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x1700 = ctx._and_eqz(
            x1699,
            x1689,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x1701 = ctx._and_cond(
            x1696,
            x1697,
            x1700,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x1702 = ctx._mul(
            x367,
            x383,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:76",
        );
        let x1703 = ctx._and_eqz(
            x1670,
            x1554,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:76",
        );
        let x1704 = ctx._and_cond(
            x1703,
            x70,
            x1677,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:76",
        );
        let x1705 = ctx._and_eqz(
            x1704,
            x1689,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:76",
        );
        let x1706 = ctx._and_cond(
            x1701,
            x1702,
            x1705,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:76",
        );
        let x1707 = ctx._mul(
            x369,
            x383,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1708 = ctx._sub(
            x1428,
            x39,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1709 = ctx._and_eqz(
            x71,
            x1708,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1710 = ctx._sub(
            x1436,
            x974,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1711 = ctx._and_eqz(
            x71,
            x1710,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1712 = ctx._sub(
            x1438,
            x976,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1713 = ctx._and_eqz(
            x1711,
            x1712,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1714 = ctx._and_eqz(
            x1713,
            x1583,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1715 = ctx._and_eqz(
            x1714,
            x1462,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1716 = ctx._and_eqz(x1715, x1526, "circuits/rv32im-legacy/port.cpp:211");
        let x1717 = ctx._and_cond(
            x1709,
            x70,
            x1716,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1718 = ctx._and_eqz(
            x1717,
            x1689,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1719 = ctx._and_cond(
            x1706,
            x1707,
            x1718,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x1720 = ctx._mul(
            x371,
            x383,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x1721 = ctx._sub(
            x1428,
            x40,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x1722 = ctx._and_eqz(
            x71,
            x1721,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x1723 = ctx._and_eqz(
            x1722,
            x932,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x1724 = ctx._and_cond(
            x1723,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x1725 = ctx._and_eqz(
            x1724,
            x1689,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x1726 = ctx._and_cond(
            x1719,
            x1720,
            x1725,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x1727 = ctx._mul(
            x373,
            x383,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1728 = ctx._sub(
            x1428,
            x41,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1729 = ctx._and_eqz(
            x71,
            x1728,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1730 = ctx._sub(
            x1436,
            x935,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1731 = ctx._and_eqz(
            x71,
            x1730,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1732 = ctx._sub(
            x1438,
            x970,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1733 = ctx._and_eqz(
            x1731,
            x1732,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1734 = ctx._and_eqz(
            x1733,
            x1583,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1735 = ctx._and_eqz(
            x1734,
            x1462,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1736 = ctx._and_eqz(x1735, x1526, "circuits/rv32im-legacy/port.cpp:211");
        let x1737 = ctx._and_cond(
            x1729,
            x70,
            x1736,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1738 = ctx._and_eqz(
            x1737,
            x1689,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1739 = ctx._and_cond(
            x1726,
            x1727,
            x1738,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x1740 = ctx._mul(
            x375,
            x383,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x1741 = ctx._sub(
            x1428,
            x4,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x1742 = ctx._and_eqz(
            x71,
            x1741,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x1743 = ctx._and_cond(
            x1742,
            x70,
            x1736,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x1744 = ctx._and_eqz(
            x1743,
            x1689,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x1745 = ctx._and_cond(
            x1739,
            x1740,
            x1744,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x1746 = ctx._mul(
            x361,
            x385,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x1747 = ctx._sub(
            x1430,
            x70,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x1748 = ctx._and_eqz(
            x1434,
            x1747,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x1749 = ctx._and_cond(
            x1748,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x1750 = ctx._sub(
            x1529,
            x4,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x1751 = ctx._and_eqz(
            x1749,
            x1750,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x1752 = ctx._and_cond(
            x1745,
            x1746,
            x1751,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x1753 = ctx._mul(
            x363,
            x385,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x1754 = ctx._and_eqz(
            x1433,
            x1623,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x1755 = ctx._and_eqz(
            x1754,
            x1747,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x1756 = ctx._and_cond(
            x1755,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x1757 = ctx._and_eqz(
            x1756,
            x1750,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x1758 = ctx._and_cond(
            x1752,
            x1753,
            x1757,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x1759 = ctx._mul(
            x365,
            x385,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:99",
        );
        let x1760 = ctx._and_eqz(
            x1562,
            x1747,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:99",
        );
        let x1761 = ctx._and_cond(
            x1760,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:99",
        );
        let x1762 = ctx._and_eqz(
            x1761,
            x1750,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:99",
        );
        let x1763 = ctx._and_cond(
            x1758,
            x1759,
            x1762,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:99",
        );
        let x1764 = ctx._mul(
            x367,
            x385,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:100",
        );
        let x1765 = ctx._and_eqz(
            x1569,
            x1747,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:100",
        );
        let x1766 = ctx._and_cond(
            x1765,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:100",
        );
        let x1767 = ctx._and_eqz(
            x1766,
            x1750,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:100",
        );
        let x1768 = ctx._and_cond(
            x1763,
            x1764,
            x1767,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:100",
        );
        let x1769 = ctx._mul(
            x369,
            x385,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x1770 = ctx._and_eqz(
            x1754,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x1771 = ctx._and_cond(
            x1770,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x1772 = ctx._and_eqz(
            x1771,
            x1750,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x1773 = ctx._and_cond(
            x1768,
            x1769,
            x1772,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x1774 = ctx._mul(
            x371,
            x385,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:102",
        );
        let x1775 = ctx._and_eqz(
            x1576,
            x1623,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:102",
        );
        let x1776 = ctx._and_eqz(
            x1775,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:102",
        );
        let x1777 = ctx._and_cond(
            x1776,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:102",
        );
        let x1778 = ctx._and_eqz(
            x1777,
            x1750,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:102",
        );
        let x1779 = ctx._and_cond(
            x1773,
            x1774,
            x1778,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:102",
        );
        let x1780 = ctx._mul(
            x365,
            x387,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:118",
        );
        let x1781 = ctx._and_eqz(
            x1541,
            x1747,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:118",
        );
        let x1782 = ctx._and_cond(
            x1781,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:118",
        );
        let x1783 = ctx._sub(
            x1529,
            x5,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:118",
        );
        let x1784 = ctx._and_eqz(
            x1782,
            x1783,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:118",
        );
        let x1785 = ctx._and_cond(
            x1779,
            x1780,
            x1784,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:118",
        );
        let x1786 = ctx._mul(
            x367,
            x387,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:119",
        );
        let x1787 = ctx._and_eqz(
            x1433,
            x1640,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:119",
        );
        let x1788 = ctx._and_eqz(
            x1787,
            x1747,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:119",
        );
        let x1789 = ctx._and_cond(
            x1788,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:119",
        );
        let x1790 = ctx._and_eqz(
            x1789,
            x1783,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:119",
        );
        let x1791 = ctx._and_cond(
            x1785,
            x1786,
            x1790,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:119",
        );
        let x1792 = ctx._mul(
            x369,
            x387,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:120",
        );
        let x1793 = ctx._and_eqz(
            x1548,
            x1747,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:120",
        );
        let x1794 = ctx._and_cond(
            x1793,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:120",
        );
        let x1795 = ctx._and_eqz(
            x1794,
            x1783,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:120",
        );
        let x1796 = ctx._and_cond(
            x1791,
            x1792,
            x1795,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:120",
        );
        let x1797 = ctx._mul(
            x371,
            x387,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:121",
        );
        let x1798 = ctx._and_eqz(
            x1555,
            x1747,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:121",
        );
        let x1799 = ctx._and_cond(
            x1798,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:121",
        );
        let x1800 = ctx._and_eqz(
            x1799,
            x1783,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:121",
        );
        let x1801 = ctx._and_cond(
            x1796,
            x1797,
            x1800,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:121",
        );
        let x1802 = ctx._mul(
            x373,
            x387,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:122",
        );
        let x1803 = ctx._and_eqz(
            x1787,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:122",
        );
        let x1804 = ctx._and_cond(
            x1803,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:122",
        );
        let x1805 = ctx._and_eqz(
            x1804,
            x1783,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:122",
        );
        let x1806 = ctx._and_cond(
            x1801,
            x1802,
            x1805,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:122",
        );
        let x1807 = ctx._mul(
            x375,
            x387,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:123",
        );
        let x1808 = ctx._and_eqz(
            x1787,
            x1534,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:123",
        );
        let x1809 = ctx._and_cond(
            x1808,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:123",
        );
        let x1810 = ctx._and_eqz(
            x1809,
            x1783,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:123",
        );
        let x1811 = ctx._and_cond(
            x1806,
            x1807,
            x1810,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:123",
        );
        let x1812 = ctx._mul(
            x361,
            x389,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:124",
        );
        let x1813 = ctx._and_eqz(
            x1576,
            x1640,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:124",
        );
        let x1814 = ctx._and_eqz(
            x1813,
            x1430,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:124",
        );
        let x1815 = ctx._and_cond(
            x1814,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:124",
        );
        let x1816 = ctx._and_eqz(
            x1815,
            x1783,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:124",
        );
        let x1817 = ctx._and_cond(
            x1811,
            x1812,
            x1816,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:124",
        );
        let x1818 = ctx._mul(
            x363,
            x389,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:125",
        );
        let x1819 = ctx._and_eqz(
            x1813,
            x1534,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:125",
        );
        let x1820 = ctx._and_cond(
            x1819,
            x70,
            x1586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:125",
        );
        let x1821 = ctx._and_eqz(
            x1820,
            x1783,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:125",
        );
        let x1822 = ctx._and_cond(
            x1817,
            x1818,
            x1821,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:125",
        );
        let x1823 = ctx._mul(
            x375,
            x391,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:157",
        );
        let x1824 = ctx._sub(
            x1428,
            x42,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:157",
        );
        let x1825 = ctx._and_eqz(
            x71,
            x1824,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:157",
        );
        let x1826 = ctx._and_eqz(
            x1825,
            x932,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:157",
        );
        let x1827 = ctx._and_eqz(
            x1826,
            x1430,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:157",
        );
        let x1828 = ctx._and_cond(
            x1827,
            x70,
            x1527,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:157",
        );
        let x1829 = ctx._sub(
            x1529,
            x6,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:157",
        );
        let x1830 = ctx._and_eqz(
            x1828,
            x1829,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:157",
        );
        let x1831 = ctx._and_cond(
            x1822,
            x1823,
            x1830,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.cpp:157",
        );
        let x1832 = ctx._and_eqz(
            x1831,
            x410,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1833 = ctx._and_eqz(
            x1832,
            x417,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1834 = ctx._and_eqz(
            x1833,
            x424,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1835 = ctx._and_eqz(
            x1834,
            x431,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1836 = ctx._and_eqz(
            x1835,
            x438,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1837 = ctx._and_eqz(
            x1836,
            x445,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1838 = ctx._and_eqz(
            x1837,
            x452,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1839 = ctx._and_eqz(
            x1838,
            x459,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1840 = ctx._and_eqz(
            x1839,
            x466,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1841 = ctx._and_eqz(
            x1840,
            x473,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1842 = ctx._and_eqz(
            x1841,
            x480,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1843 = ctx._and_eqz(
            x1842,
            x487,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1844 = ctx._and_eqz(
            x1843,
            x494,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1845 = ctx._and_eqz(
            x1844,
            x501,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1846 = ctx._and_eqz(
            x1845,
            x508,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1847 = ctx._and_eqz(
            x1846,
            x515,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1848 = ctx._and_eqz(
            x1847,
            x523,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1849 = ctx._and_eqz(
            x1848,
            x530,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1850 = ctx._and_eqz(
            x1849,
            x537,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1851 = ctx._and_eqz(
            x1850,
            x544,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1852 = ctx._and_eqz(
            x1851,
            x551,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1853 = ctx._and_eqz(
            x1852,
            x558,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1854 = ctx._and_eqz(
            x1853,
            x565,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1855 = ctx._and_eqz(
            x1854,
            x572,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1856 = ctx._and_eqz(
            x1855,
            x580,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1857 = ctx._and_eqz(
            x1856,
            x587,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1858 = ctx._and_eqz(
            x1857,
            x594,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1859 = ctx._and_eqz(
            x1858,
            x601,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1860 = ctx._and_eqz(
            x1859,
            x608,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1861 = ctx._and_eqz(
            x1860,
            x615,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1862 = ctx._and_eqz(
            x1861,
            x622,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1863 = ctx._and_eqz(
            x1862,
            x629,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:23",
        );
        let x1864 = ctx._sub(
            x281,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1865 = ctx._mul(
            x281,
            x1864,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1866 = ctx._and_eqz(
            x1863,
            x1865,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1867 = ctx._sub(
            x283,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1868 = ctx._mul(
            x283,
            x1867,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1869 = ctx._and_eqz(
            x1866,
            x1868,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1870 = ctx._sub(
            x285,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1871 = ctx._mul(
            x285,
            x1870,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1872 = ctx._and_eqz(
            x1869,
            x1871,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1873 = ctx._sub(
            x287,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1874 = ctx._mul(
            x287,
            x1873,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1875 = ctx._and_eqz(
            x1872,
            x1874,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1876 = ctx._sub(
            x289,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1877 = ctx._mul(
            x289,
            x1876,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1878 = ctx._and_eqz(
            x1875,
            x1877,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1879 = ctx._sub(
            x291,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1880 = ctx._mul(
            x291,
            x1879,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1881 = ctx._and_eqz(
            x1878,
            x1880,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1882 = ctx._sub(
            x293,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1883 = ctx._mul(
            x293,
            x1882,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1884 = ctx._and_eqz(
            x1881,
            x1883,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1885 = ctx._sub(
            x295,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1886 = ctx._mul(
            x295,
            x1885,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1887 = ctx._and_eqz(
            x1884,
            x1886,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1888 = ctx._sub(
            x297,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1889 = ctx._mul(
            x297,
            x1888,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1890 = ctx._and_eqz(
            x1887,
            x1889,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1891 = ctx._sub(
            x299,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1892 = ctx._mul(
            x299,
            x1891,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1893 = ctx._and_eqz(
            x1890,
            x1892,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1894 = ctx._sub(
            x301,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1895 = ctx._mul(
            x301,
            x1894,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1896 = ctx._and_eqz(
            x1893,
            x1895,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1897 = ctx._sub(
            x303,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1898 = ctx._mul(
            x303,
            x1897,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1899 = ctx._and_eqz(
            x1896,
            x1898,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1900 = ctx._sub(
            x305,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1901 = ctx._mul(
            x305,
            x1900,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1902 = ctx._and_eqz(
            x1899,
            x1901,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1903 = ctx._sub(
            x307,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1904 = ctx._mul(
            x307,
            x1903,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1905 = ctx._and_eqz(
            x1902,
            x1904,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1906 = ctx._sub(
            x309,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1907 = ctx._mul(
            x309,
            x1906,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1908 = ctx._and_eqz(
            x1905,
            x1907,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1909 = ctx._sub(
            x311,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1910 = ctx._mul(
            x311,
            x1909,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1911 = ctx._and_eqz(
            x1908,
            x1910,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1912 = ctx._sub(
            x313,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1913 = ctx._mul(
            x313,
            x1912,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1914 = ctx._and_eqz(
            x1911,
            x1913,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1915 = ctx._sub(
            x315,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1916 = ctx._mul(
            x315,
            x1915,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1917 = ctx._and_eqz(
            x1914,
            x1916,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1918 = ctx._sub(
            x317,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1919 = ctx._mul(
            x317,
            x1918,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1920 = ctx._and_eqz(
            x1917,
            x1919,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1921 = ctx._sub(
            x319,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1922 = ctx._mul(
            x319,
            x1921,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1923 = ctx._and_eqz(
            x1920,
            x1922,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1924 = ctx._sub(
            x321,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1925 = ctx._mul(
            x321,
            x1924,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1926 = ctx._and_eqz(
            x1923,
            x1925,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1927 = ctx._sub(
            x323,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1928 = ctx._mul(
            x323,
            x1927,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1929 = ctx._and_eqz(
            x1926,
            x1928,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1930 = ctx._sub(
            x325,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1931 = ctx._mul(
            x325,
            x1930,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1932 = ctx._and_eqz(
            x1929,
            x1931,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1933 = ctx._sub(
            x327,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1934 = ctx._mul(
            x327,
            x1933,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1935 = ctx._and_eqz(
            x1932,
            x1934,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1936 = ctx._sub(
            x329,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1937 = ctx._mul(
            x329,
            x1936,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1938 = ctx._and_eqz(
            x1935,
            x1937,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1939 = ctx._sub(
            x331,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1940 = ctx._mul(
            x331,
            x1939,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1941 = ctx._and_eqz(
            x1938,
            x1940,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1942 = ctx._sub(
            x333,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1943 = ctx._mul(
            x333,
            x1942,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1944 = ctx._and_eqz(
            x1941,
            x1943,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1945 = ctx._sub(
            x335,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1946 = ctx._mul(
            x335,
            x1945,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1947 = ctx._and_eqz(
            x1944,
            x1946,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1948 = ctx._sub(
            x337,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1949 = ctx._mul(
            x337,
            x1948,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1950 = ctx._and_eqz(
            x1947,
            x1949,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1951 = ctx._sub(
            x339,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1952 = ctx._mul(
            x339,
            x1951,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1953 = ctx._and_eqz(
            x1950,
            x1952,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1954 = ctx._sub(
            x341,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1955 = ctx._mul(
            x341,
            x1954,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1956 = ctx._and_eqz(
            x1953,
            x1955,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1957 = ctx._sub(
            x343,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1958 = ctx._mul(
            x343,
            x1957,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1959 = ctx._and_eqz(
            x1956,
            x1958,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1960 = ctx._add(
            x281,
            x283,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1961 = ctx._add(
            x1960,
            x285,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1962 = ctx._add(
            x1961,
            x287,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1963 = ctx._add(
            x1962,
            x289,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1964 = ctx._add(
            x1963,
            x291,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1965 = ctx._add(
            x1964,
            x293,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1966 = ctx._add(
            x1965,
            x295,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1967 = ctx._add(
            x1966,
            x297,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1968 = ctx._add(
            x1967,
            x299,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1969 = ctx._add(
            x1968,
            x301,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1970 = ctx._add(
            x1969,
            x303,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1971 = ctx._add(
            x1970,
            x305,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1972 = ctx._add(
            x1971,
            x307,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1973 = ctx._add(
            x1972,
            x309,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1974 = ctx._add(
            x1973,
            x311,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1975 = ctx._add(
            x1974,
            x313,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1976 = ctx._add(
            x1975,
            x315,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1977 = ctx._add(
            x1976,
            x317,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1978 = ctx._add(
            x1977,
            x319,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1979 = ctx._add(
            x1978,
            x321,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1980 = ctx._add(
            x1979,
            x323,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1981 = ctx._add(
            x1980,
            x325,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1982 = ctx._add(
            x1981,
            x327,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1983 = ctx._add(
            x1982,
            x329,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1984 = ctx._add(
            x1983,
            x331,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1985 = ctx._add(
            x1984,
            x333,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1986 = ctx._add(
            x1985,
            x335,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1987 = ctx._add(
            x1986,
            x337,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1988 = ctx._add(
            x1987,
            x339,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1989 = ctx._add(
            x1988,
            x341,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1990 = ctx._add(
            x1989,
            x343,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1991 = ctx._sub(
            x1990,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1992 = ctx._and_eqz(
            x1959,
            x1991,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:24",
        );
        let x1993 = ctx._sub(
            x361,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x1994 = ctx._mul(
            x361,
            x1993,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x1995 = ctx._and_eqz(
            x1992,
            x1994,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x1996 = ctx._sub(
            x363,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x1997 = ctx._mul(
            x363,
            x1996,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x1998 = ctx._and_eqz(
            x1995,
            x1997,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x1999 = ctx._sub(
            x365,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2000 = ctx._mul(
            x365,
            x1999,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2001 = ctx._and_eqz(
            x1998,
            x2000,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2002 = ctx._sub(
            x367,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2003 = ctx._mul(
            x367,
            x2002,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2004 = ctx._and_eqz(
            x2001,
            x2003,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2005 = ctx._sub(
            x369,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2006 = ctx._mul(
            x369,
            x2005,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2007 = ctx._and_eqz(
            x2004,
            x2006,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2008 = ctx._sub(
            x371,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2009 = ctx._mul(
            x371,
            x2008,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2010 = ctx._and_eqz(
            x2007,
            x2009,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2011 = ctx._sub(
            x373,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2012 = ctx._mul(
            x373,
            x2011,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2013 = ctx._and_eqz(
            x2010,
            x2012,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2014 = ctx._sub(
            x375,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2015 = ctx._mul(
            x375,
            x2014,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2016 = ctx._and_eqz(
            x2013,
            x2015,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2017 = ctx._add(
            x361,
            x363,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2018 = ctx._add(
            x2017,
            x365,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2019 = ctx._add(
            x2018,
            x367,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2020 = ctx._add(
            x2019,
            x369,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2021 = ctx._add(
            x2020,
            x371,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2022 = ctx._add(
            x2021,
            x373,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2023 = ctx._add(
            x2022,
            x375,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2024 = ctx._sub(
            x2023,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2025 = ctx._and_eqz(
            x2016,
            x2024,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:26",
        );
        let x2026 = ctx._sub(
            x377,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2027 = ctx._mul(
            x377,
            x2026,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2028 = ctx._and_eqz(
            x2025,
            x2027,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2029 = ctx._sub(
            x379,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2030 = ctx._mul(
            x379,
            x2029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2031 = ctx._and_eqz(
            x2028,
            x2030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2032 = ctx._sub(
            x381,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2033 = ctx._mul(
            x381,
            x2032,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2034 = ctx._and_eqz(
            x2031,
            x2033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2035 = ctx._sub(
            x383,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2036 = ctx._mul(
            x383,
            x2035,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2037 = ctx._and_eqz(
            x2034,
            x2036,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2038 = ctx._sub(
            x385,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2039 = ctx._mul(
            x385,
            x2038,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2040 = ctx._and_eqz(
            x2037,
            x2039,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2041 = ctx._sub(
            x387,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2042 = ctx._mul(
            x387,
            x2041,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2043 = ctx._and_eqz(
            x2040,
            x2042,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2044 = ctx._sub(
            x389,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2045 = ctx._mul(
            x389,
            x2044,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2046 = ctx._and_eqz(
            x2043,
            x2045,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2047 = ctx._sub(
            x391,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2048 = ctx._mul(
            x391,
            x2047,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2049 = ctx._and_eqz(
            x2046,
            x2048,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2050 = ctx._add(
            x377,
            x379,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2051 = ctx._add(
            x2050,
            x381,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2052 = ctx._add(
            x2051,
            x383,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2053 = ctx._add(
            x2052,
            x385,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2054 = ctx._add(
            x2053,
            x387,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2055 = ctx._add(
            x2054,
            x389,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2056 = ctx._add(
            x2055,
            x391,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2057 = ctx._sub(
            x2056,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2058 = ctx._and_eqz(
            x2049,
            x2057,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:27",
        );
        let x2059 = ctx._sub(
            x393,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2060 = ctx._mul(
            x393,
            x2059,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2061 = ctx._and_eqz(
            x2058,
            x2060,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2062 = ctx._sub(
            x395,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2063 = ctx._mul(
            x395,
            x2062,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2064 = ctx._and_eqz(
            x2061,
            x2063,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2065 = ctx._sub(
            x397,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2066 = ctx._mul(
            x397,
            x2065,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2067 = ctx._and_eqz(
            x2064,
            x2066,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2068 = ctx._sub(
            x399,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2069 = ctx._mul(
            x399,
            x2068,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2070 = ctx._and_eqz(
            x2067,
            x2069,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2071 = ctx._sub(
            x401,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2072 = ctx._mul(
            x401,
            x2071,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2073 = ctx._and_eqz(
            x2070,
            x2072,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2074 = ctx._sub(
            x403,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2075 = ctx._mul(
            x403,
            x2074,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2076 = ctx._and_eqz(
            x2073,
            x2075,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2077 = ctx._sub(
            x405,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2078 = ctx._mul(
            x405,
            x2077,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2079 = ctx._and_eqz(
            x2076,
            x2078,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2080 = ctx._sub(
            x407,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2081 = ctx._mul(
            x407,
            x2080,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2082 = ctx._and_eqz(
            x2079,
            x2081,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2083 = ctx._add(
            x393,
            x395,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2084 = ctx._add(
            x2083,
            x397,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2085 = ctx._add(
            x2084,
            x399,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2086 = ctx._add(
            x2085,
            x401,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2087 = ctx._add(
            x2086,
            x403,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2088 = ctx._add(
            x2087,
            x405,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2089 = ctx._add(
            x2088,
            x407,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2090 = ctx._sub(
            x2089,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2091 = ctx._and_eqz(
            x2082,
            x2090,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:28",
        );
        let x2092 = ctx._sub(
            x1121,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2093 = ctx._mul(
            x1121,
            x2092,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2094 = ctx._and_eqz(
            x2091,
            x2093,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2095 = ctx._sub(
            x995,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2096 = ctx._mul(
            x995,
            x2095,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2097 = ctx._and_eqz(
            x2094,
            x2096,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2098 = ctx._sub(
            x996,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2099 = ctx._mul(
            x996,
            x2098,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2100 = ctx._and_eqz(
            x2097,
            x2099,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2101 = ctx._sub(
            x999,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2102 = ctx._mul(
            x999,
            x2101,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2103 = ctx._and_eqz(
            x2100,
            x2102,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2104 = ctx._sub(
            x1002,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2105 = ctx._mul(
            x1002,
            x2104,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2106 = ctx._and_eqz(
            x2103,
            x2105,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2107 = ctx._sub(
            x1005,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2108 = ctx._mul(
            x1005,
            x2107,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2109 = ctx._and_eqz(
            x2106,
            x2108,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2110 = ctx._sub(
            x1008,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2111 = ctx._mul(
            x1008,
            x2110,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2112 = ctx._and_eqz(
            x2109,
            x2111,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2113 = ctx._sub(
            x1011,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2114 = ctx._mul(
            x1011,
            x2113,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2115 = ctx._and_eqz(
            x2112,
            x2114,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2116 = ctx._add(
            x1121,
            x995,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2117 = ctx._add(
            x2116,
            x996,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2118 = ctx._add(
            x2117,
            x999,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2119 = ctx._add(
            x2118,
            x1002,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2120 = ctx._add(
            x2119,
            x1005,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2121 = ctx._add(
            x2120,
            x1008,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2122 = ctx._add(
            x2121,
            x1011,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2123 = ctx._sub(
            x2122,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2124 = ctx._and_eqz(
            x2115,
            x2123,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:29",
        );
        let x2125 = ctx._sub(
            x1038,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2126 = ctx._mul(
            x1038,
            x2125,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2127 = ctx._and_eqz(
            x2124,
            x2126,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2128 = ctx._sub(
            x1018,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2129 = ctx._mul(
            x1018,
            x2128,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2130 = ctx._and_eqz(
            x2127,
            x2129,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2131 = ctx._sub(
            x1019,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2132 = ctx._mul(
            x1019,
            x2131,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2133 = ctx._and_eqz(
            x2130,
            x2132,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2134 = ctx._sub(
            x1022,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2135 = ctx._mul(
            x1022,
            x2134,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2136 = ctx._and_eqz(
            x2133,
            x2135,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2137 = ctx._add(
            x1038,
            x1018,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2138 = ctx._add(
            x2137,
            x1019,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2139 = ctx._add(
            x2138,
            x1022,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2140 = ctx._sub(
            x2139,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2141 = ctx._and_eqz(
            x2136,
            x2140,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:30",
        );
        let x2142 = ctx._sub(
            x1040,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2143 = ctx._mul(
            x1040,
            x2142,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2144 = ctx._and_eqz(
            x2141,
            x2143,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2145 = ctx._sub(
            x1029,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2146 = ctx._mul(
            x1029,
            x2145,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2147 = ctx._and_eqz(
            x2144,
            x2146,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2148 = ctx._sub(
            x1030,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2149 = ctx._mul(
            x1030,
            x2148,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2150 = ctx._and_eqz(
            x2147,
            x2149,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2151 = ctx._sub(
            x1033,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2152 = ctx._mul(
            x1033,
            x2151,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2153 = ctx._and_eqz(
            x2150,
            x2152,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2154 = ctx._add(
            x1040,
            x1029,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2155 = ctx._add(
            x2154,
            x1030,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2156 = ctx._add(
            x2155,
            x1033,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2157 = ctx._sub(
            x2156,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2158 = ctx._and_eqz(
            x2153,
            x2157,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:31",
        );
        let x2159 = ctx._sub(
            x1457,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:32",
        );
        let x2160 = ctx._mul(
            x1457,
            x2159,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:32",
        );
        let x2161 = ctx._and_eqz(
            x2158,
            x2160,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:32",
        );
        let x2162 = ctx._sub(
            x1458,
            x70,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:32",
        );
        let x2163 = ctx._mul(
            x1458,
            x2162,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:32",
        );
        let x2164 = ctx._and_eqz(
            x2161,
            x2163,
            "external/risc0/risc0/zkvm/circuit/decode_cycle.h:32",
        );
        let x2165 = ctx._and_cond(
            x798,
            x111,
            x2164,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:99",
        );
        let x2166 = ctx._get(
            data,
            116,
            1,
            674,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:31",
        );
        let x2167 = ctx._get(
            data,
            117,
            1,
            676,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:31",
        );
        let x2168 = ctx._get(
            data,
            114,
            1,
            670,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:33",
        );
        let x2169 = ctx._get(
            data,
            115,
            1,
            672,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:33",
        );
        let x2170 = ctx._get(
            data,
            0,
            2,
            36,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2171 = ctx._get(
            data,
            1,
            2,
            42,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2172 = ctx._mul(
            x2171,
            x3,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2173 = ctx._add(
            x2170,
            x2172,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2174 = ctx._get(
            data,
            2,
            2,
            48,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2175 = ctx._mul(
            x2174,
            x11,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2176 = ctx._add(
            x2173,
            x2175,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2177 = ctx._get(
            data,
            3,
            2,
            54,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2178 = ctx._mul(
            x2177,
            x12,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2179 = ctx._add(
            x2176,
            x2178,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2180 = ctx._get(
            data,
            4,
            2,
            60,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2181 = ctx._mul(
            x2180,
            x13,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2182 = ctx._add(
            x2179,
            x2181,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2183 = ctx._get(
            data,
            5,
            2,
            66,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2184 = ctx._mul(
            x2183,
            x14,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2185 = ctx._add(
            x2182,
            x2184,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2186 = ctx._get(
            data,
            6,
            2,
            72,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2187 = ctx._mul(
            x2186,
            x15,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2188 = ctx._add(
            x2185,
            x2187,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2189 = ctx._get(
            data,
            7,
            2,
            78,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2190 = ctx._mul(
            x2189,
            x16,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2191 = ctx._add(
            x2188,
            x2190,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2192 = ctx._get(
            data,
            8,
            2,
            84,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2193 = ctx._get(
            data,
            9,
            2,
            90,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2194 = ctx._mul(
            x2193,
            x3,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2195 = ctx._add(
            x2192,
            x2194,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2196 = ctx._get(
            data,
            10,
            2,
            96,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2197 = ctx._mul(
            x2196,
            x11,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2198 = ctx._add(
            x2195,
            x2197,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2199 = ctx._get(
            data,
            11,
            2,
            102,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2200 = ctx._mul(
            x2199,
            x12,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2201 = ctx._add(
            x2198,
            x2200,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2202 = ctx._get(
            data,
            12,
            2,
            108,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2203 = ctx._mul(
            x2202,
            x13,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2204 = ctx._add(
            x2201,
            x2203,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2205 = ctx._get(
            data,
            13,
            2,
            114,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2206 = ctx._mul(
            x2205,
            x14,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2207 = ctx._add(
            x2204,
            x2206,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2208 = ctx._get(
            data,
            14,
            2,
            120,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2209 = ctx._mul(
            x2208,
            x15,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2210 = ctx._add(
            x2207,
            x2209,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2211 = ctx._get(
            data,
            15,
            2,
            126,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2212 = ctx._mul(
            x2211,
            x16,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2213 = ctx._add(
            x2210,
            x2212,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:45",
        );
        let x2214 = ctx._sub(x2166, x867, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2215 = ctx._mul(x2214, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2216 = ctx._sub(
            x1008,
            x2215,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2217 = ctx._and_eqz(x71, x2216, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2218 = ctx._add(
            x2167,
            x1008,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2219 = ctx._sub(x2218, x900, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2220 = ctx._mul(x2219, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2221 = ctx._sub(
            x1011,
            x2220,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2222 = ctx._and_eqz(
            x2217,
            x2221,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2223 = ctx._and_eqz(
            x2222,
            x74,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x2224 = ctx._and_eqz(
            x2223,
            x76,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:21",
        );
        let x2225 = ctx._get(
            data,
            118,
            1,
            678,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2226 = ctx._get(
            data,
            119,
            1,
            680,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2227 = ctx._mul(
            x283,
            x1,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2228 = ctx._add(
            x281,
            x2227,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2229 = ctx._mul(
            x285,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2230 = ctx._add(
            x2228,
            x2229,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2231 = ctx._mul(
            x287,
            x6,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2232 = ctx._add(
            x2230,
            x2231,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2233 = ctx._mul(
            x289,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2234 = ctx._add(
            x2232,
            x2233,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2235 = ctx._mul(
            x291,
            x26,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2236 = ctx._add(
            x2234,
            x2235,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2237 = ctx._mul(
            x293,
            x12,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2238 = ctx._add(
            x2236,
            x2237,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2239 = ctx._mul(
            x295,
            x27,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2240 = ctx._add(
            x2238,
            x2239,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2241 = ctx._mul(
            x297,
            x13,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2242 = ctx._add(
            x2240,
            x2241,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2243 = ctx._mul(
            x299,
            x28,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2244 = ctx._add(
            x2242,
            x2243,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2245 = ctx._mul(
            x301,
            x14,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2246 = ctx._add(
            x2244,
            x2245,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2247 = ctx._mul(
            x303,
            x29,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2248 = ctx._add(
            x2246,
            x2247,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2249 = ctx._mul(
            x305,
            x15,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2250 = ctx._add(
            x2248,
            x2249,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2251 = ctx._mul(
            x307,
            x30,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2252 = ctx._add(
            x2250,
            x2251,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2253 = ctx._mul(
            x309,
            x16,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2254 = ctx._add(
            x2252,
            x2253,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2255 = ctx._mul(
            x311,
            x31,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2256 = ctx._add(
            x2254,
            x2255,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2257 = ctx._sub(
            x2225,
            x2256,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2258 = ctx._mul(
            x2257,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2259 = ctx._and_eqz(
            x2224,
            x2258,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2260 = ctx._mul(
            x315,
            x1,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2261 = ctx._add(
            x313,
            x2260,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2262 = ctx._mul(
            x317,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2263 = ctx._add(
            x2261,
            x2262,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2264 = ctx._mul(
            x319,
            x6,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2265 = ctx._add(
            x2263,
            x2264,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2266 = ctx._mul(
            x321,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2267 = ctx._add(
            x2265,
            x2266,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2268 = ctx._mul(
            x323,
            x26,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2269 = ctx._add(
            x2267,
            x2268,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2270 = ctx._mul(
            x325,
            x12,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2271 = ctx._add(
            x2269,
            x2270,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2272 = ctx._mul(
            x327,
            x27,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2273 = ctx._add(
            x2271,
            x2272,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2274 = ctx._mul(
            x329,
            x13,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2275 = ctx._add(
            x2273,
            x2274,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2276 = ctx._mul(
            x331,
            x28,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2277 = ctx._add(
            x2275,
            x2276,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2278 = ctx._mul(
            x333,
            x14,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2279 = ctx._add(
            x2277,
            x2278,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2280 = ctx._mul(
            x335,
            x29,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2281 = ctx._add(
            x2279,
            x2280,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2282 = ctx._mul(
            x337,
            x15,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2283 = ctx._add(
            x2281,
            x2282,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2284 = ctx._mul(
            x339,
            x30,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2285 = ctx._add(
            x2283,
            x2284,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2286 = ctx._mul(
            x341,
            x16,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2287 = ctx._add(
            x2285,
            x2286,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2288 = ctx._mul(
            x343,
            x31,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2289 = ctx._add(
            x2287,
            x2288,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2290 = ctx._sub(
            x2226,
            x2289,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2291 = ctx._mul(
            x2290,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2292 = ctx._and_eqz(
            x2259,
            x2291,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2293 = ctx._sub(x1024, x839, "circuits/rv32im-legacy/port.cpp:211");
        let x2294 = ctx._and_eqz(x2292, x2293, "circuits/rv32im-legacy/port.cpp:211");
        let x2295 = ctx._add(x867, x2256, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x2296 = ctx._add(x900, x2289, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x2297 = ctx._mul(x347, x1, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2298 = ctx._add(x345, x2297, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2299 = ctx._mul(x349, x3, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2300 = ctx._add(
            x2298,
            x2299,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2301 = ctx._mul(x351, x6, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2302 = ctx._add(
            x2300,
            x2301,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2303 = ctx._mul(x353, x11, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2304 = ctx._add(
            x2302,
            x2303,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2305 = ctx._mul(x355, x26, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2306 = ctx._add(
            x2304,
            x2305,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2307 = ctx._mul(x357, x12, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2308 = ctx._add(
            x2306,
            x2307,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2309 = ctx._mul(x359, x27, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2310 = ctx._add(
            x2308,
            x2309,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2311 = ctx._mul(x361, x13, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2312 = ctx._add(
            x2310,
            x2311,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2313 = ctx._mul(x363, x28, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2314 = ctx._add(
            x2312,
            x2313,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2315 = ctx._mul(x365, x14, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2316 = ctx._add(
            x2314,
            x2315,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2317 = ctx._mul(x367, x29, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2318 = ctx._add(
            x2316,
            x2317,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2319 = ctx._mul(x369, x15, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2320 = ctx._add(
            x2318,
            x2319,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2321 = ctx._mul(x371, x30, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2322 = ctx._add(
            x2320,
            x2321,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2323 = ctx._mul(x373, x16, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2324 = ctx._add(
            x2322,
            x2323,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2325 = ctx._mul(x375, x31, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2326 = ctx._add(
            x2324,
            x2325,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2327 = ctx._sub(
            x2295,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2328 = ctx._mul(x2327, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2329 = ctx._sub(
            x1040,
            x2328,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2330 = ctx._and_eqz(
            x2294,
            x2329,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2331 = ctx._add(
            x2296,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2332 = ctx._mul(x379, x1, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2333 = ctx._add(x377, x2332, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2334 = ctx._mul(x381, x3, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2335 = ctx._add(
            x2333,
            x2334,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2336 = ctx._mul(x383, x6, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2337 = ctx._add(
            x2335,
            x2336,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2338 = ctx._mul(x385, x11, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2339 = ctx._add(
            x2337,
            x2338,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2340 = ctx._mul(x387, x26, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2341 = ctx._add(
            x2339,
            x2340,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2342 = ctx._mul(x389, x12, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2343 = ctx._add(
            x2341,
            x2342,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2344 = ctx._mul(x391, x27, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2345 = ctx._add(
            x2343,
            x2344,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2346 = ctx._mul(x393, x13, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2347 = ctx._add(
            x2345,
            x2346,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2348 = ctx._mul(x395, x28, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2349 = ctx._add(
            x2347,
            x2348,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2350 = ctx._mul(x397, x14, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2351 = ctx._add(
            x2349,
            x2350,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2352 = ctx._mul(x399, x29, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2353 = ctx._add(
            x2351,
            x2352,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2354 = ctx._mul(x401, x15, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2355 = ctx._add(
            x2353,
            x2354,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2356 = ctx._mul(x403, x30, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2357 = ctx._add(
            x2355,
            x2356,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2358 = ctx._mul(x405, x16, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2359 = ctx._add(
            x2357,
            x2358,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2360 = ctx._mul(x407, x31, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2361 = ctx._add(
            x2359,
            x2360,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2362 = ctx._sub(
            x2331,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2363 = ctx._mul(x2362, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2364 = ctx._sub(
            x1029,
            x2363,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2365 = ctx._and_eqz(
            x2330,
            x2364,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2366 = ctx._sub(
            x1121,
            x2326,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2367 = ctx._and_eqz(
            x2365,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2368 = ctx._sub(
            x995,
            x2361,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2369 = ctx._and_eqz(
            x2367,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2370 = ctx._and_eqz(
            x2369,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2371 = ctx._and_eqz(
            x2370,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2372 = ctx._add(x2191, x3, "external/risc0/risc0/zkvm/circuit/types.h:70");
        let x2373 = ctx._sub(
            x1002,
            x2372,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2374 = ctx._and_eqz(
            x2371,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2375 = ctx._sub(
            x1005,
            x2213,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2376 = ctx._and_eqz(
            x2374,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2377 = ctx._and_cond(
            x71,
            x1267,
            x2376,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:50",
        );
        let x2378 = ctx._add(x867, x17, "external/risc0/risc0/zkvm/circuit/types.h:66");
        let x2379 = ctx._sub(x2378, x2256, "external/risc0/risc0/zkvm/circuit/types.h:66");
        let x2380 = ctx._add(x900, x34, "external/risc0/risc0/zkvm/circuit/types.h:66");
        let x2381 = ctx._sub(x2380, x2289, "external/risc0/risc0/zkvm/circuit/types.h:66");
        let x2382 = ctx._sub(
            x2379,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2383 = ctx._mul(x2382, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2384 = ctx._sub(
            x1040,
            x2383,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2385 = ctx._and_eqz(
            x2294,
            x2384,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2386 = ctx._add(
            x2381,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2387 = ctx._sub(
            x2386,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2388 = ctx._mul(x2387, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2389 = ctx._sub(
            x1029,
            x2388,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2390 = ctx._and_eqz(
            x2385,
            x2389,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2391 = ctx._and_eqz(
            x2390,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x2392 = ctx._and_eqz(
            x2391,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x2393 = ctx._and_eqz(
            x2392,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x2394 = ctx._and_eqz(
            x2393,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x2395 = ctx._and_eqz(
            x2394,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x2396 = ctx._and_eqz(
            x2395,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x2397 = ctx._and_cond(
            x2377,
            x1268,
            x2396,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:51",
        );
        let x2398 = ctx._add(x222, x281, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2399 = ctx._mul(x222, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2400 = ctx._mul(x2399, x281, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2401 = ctx._sub(
            x2398,
            x2400,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2402 = ctx._add(x223, x283, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2403 = ctx._mul(x838, x283, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2404 = ctx._sub(
            x2402,
            x2403,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2405 = ctx._mul(x2404, x1, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2406 = ctx._add(
            x2401,
            x2405,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2407 = ctx._add(x226, x285, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2408 = ctx._mul(x226, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2409 = ctx._mul(x2408, x285, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2410 = ctx._sub(
            x2407,
            x2409,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2411 = ctx._mul(x2410, x3, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2412 = ctx._add(
            x2406,
            x2411,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2413 = ctx._add(x229, x287, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2414 = ctx._mul(x1421, x287, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2415 = ctx._sub(
            x2413,
            x2414,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2416 = ctx._mul(x2415, x6, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2417 = ctx._add(
            x2412,
            x2416,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2418 = ctx._add(x232, x289, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2419 = ctx._mul(x232, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2420 = ctx._mul(x2419, x289, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2421 = ctx._sub(
            x2418,
            x2420,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2422 = ctx._mul(x2421, x11, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2423 = ctx._add(
            x2417,
            x2422,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2424 = ctx._add(x235, x291, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2425 = ctx._mul(x235, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2426 = ctx._mul(x2425, x291, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2427 = ctx._sub(
            x2424,
            x2426,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2428 = ctx._mul(x2427, x26, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2429 = ctx._add(
            x2423,
            x2428,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2430 = ctx._add(x238, x293, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2431 = ctx._mul(x238, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2432 = ctx._mul(x2431, x293, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2433 = ctx._sub(
            x2430,
            x2432,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2434 = ctx._mul(x2433, x12, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2435 = ctx._add(
            x2429,
            x2434,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2436 = ctx._add(x241, x295, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2437 = ctx._mul(x241, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2438 = ctx._mul(x2437, x295, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2439 = ctx._sub(
            x2436,
            x2438,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2440 = ctx._mul(x2439, x27, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2441 = ctx._add(
            x2435,
            x2440,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2442 = ctx._add(x244, x297, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2443 = ctx._mul(x244, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2444 = ctx._mul(x2443, x297, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2445 = ctx._sub(
            x2442,
            x2444,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2446 = ctx._mul(x2445, x13, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2447 = ctx._add(
            x2441,
            x2446,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2448 = ctx._add(x247, x299, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2449 = ctx._mul(x922, x299, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2450 = ctx._sub(
            x2448,
            x2449,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2451 = ctx._mul(x2450, x28, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2452 = ctx._add(
            x2447,
            x2451,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2453 = ctx._add(x250, x301, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2454 = ctx._mul(x250, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2455 = ctx._mul(x2454, x301, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2456 = ctx._sub(
            x2453,
            x2455,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2457 = ctx._mul(x2456, x14, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2458 = ctx._add(
            x2452,
            x2457,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2459 = ctx._add(x253, x303, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2460 = ctx._mul(x253, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2461 = ctx._mul(x2460, x303, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2462 = ctx._sub(
            x2459,
            x2461,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2463 = ctx._mul(x2462, x29, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2464 = ctx._add(
            x2458,
            x2463,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2465 = ctx._add(x256, x305, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2466 = ctx._mul(x256, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2467 = ctx._mul(x2466, x305, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2468 = ctx._sub(
            x2465,
            x2467,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2469 = ctx._mul(x2468, x15, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2470 = ctx._add(
            x2464,
            x2469,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2471 = ctx._add(x259, x307, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2472 = ctx._mul(x929, x307, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2473 = ctx._sub(
            x2471,
            x2472,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2474 = ctx._mul(x2473, x30, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2475 = ctx._add(
            x2470,
            x2474,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2476 = ctx._add(x262, x309, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2477 = ctx._mul(x262, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2478 = ctx._mul(x2477, x309, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2479 = ctx._sub(
            x2476,
            x2478,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2480 = ctx._mul(x2479, x16, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2481 = ctx._add(
            x2475,
            x2480,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2482 = ctx._add(x265, x311, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2483 = ctx._mul(x265, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2484 = ctx._mul(x2483, x311, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2485 = ctx._sub(
            x2482,
            x2484,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2486 = ctx._mul(x2485, x31, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2487 = ctx._add(
            x2481,
            x2486,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2488 = ctx._add(x521, x313, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2489 = ctx._mul(x977, x313, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2490 = ctx._sub(
            x2488,
            x2489,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2491 = ctx._add(x194, x315, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2492 = ctx._mul(x871, x315, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2493 = ctx._sub(
            x2491,
            x2492,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2494 = ctx._mul(x2493, x1, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2495 = ctx._add(
            x2490,
            x2494,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2496 = ctx._add(x195, x317, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2497 = ctx._mul(x196, x317, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2498 = ctx._sub(
            x2496,
            x2497,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2499 = ctx._mul(x2498, x3, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2500 = ctx._add(
            x2495,
            x2499,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2501 = ctx._add(x198, x319, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2502 = ctx._mul(x1016, x319, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2503 = ctx._sub(
            x2501,
            x2502,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2504 = ctx._mul(x2503, x6, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2505 = ctx._add(
            x2500,
            x2504,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2506 = ctx._add(x201, x321, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2507 = ctx._mul(x201, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2508 = ctx._mul(x2507, x321, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2509 = ctx._sub(
            x2506,
            x2508,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2510 = ctx._mul(x2509, x11, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2511 = ctx._add(
            x2505,
            x2510,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2512 = ctx._add(x204, x323, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2513 = ctx._mul(x936, x323, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2514 = ctx._sub(
            x2512,
            x2513,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2515 = ctx._mul(x2514, x26, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2516 = ctx._add(
            x2511,
            x2515,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2517 = ctx._add(x207, x325, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2518 = ctx._mul(x915, x325, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2519 = ctx._sub(
            x2517,
            x2518,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2520 = ctx._mul(x2519, x12, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2521 = ctx._add(
            x2516,
            x2520,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2522 = ctx._add(x210, x327, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2523 = ctx._mul(x210, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2524 = ctx._mul(x2523, x327, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2525 = ctx._sub(
            x2522,
            x2524,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2526 = ctx._mul(x2525, x27, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2527 = ctx._add(
            x2521,
            x2526,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2528 = ctx._add(x578, x329, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2529 = ctx._mul(x1027, x329, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2530 = ctx._sub(
            x2528,
            x2529,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2531 = ctx._mul(x2530, x13, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2532 = ctx._add(
            x2527,
            x2531,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2533 = ctx._add(x214, x331, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2534 = ctx._mul(x214, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2535 = ctx._mul(x2534, x331, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2536 = ctx._sub(
            x2533,
            x2535,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2537 = ctx._mul(x2536, x28, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2538 = ctx._add(
            x2532,
            x2537,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2539 = ctx._add(x215, x333, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2540 = ctx._mul(x216, x333, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2541 = ctx._sub(
            x2539,
            x2540,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2542 = ctx._mul(x2541, x14, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2543 = ctx._add(
            x2538,
            x2542,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2544 = ctx._add(x218, x335, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2545 = ctx._mul(x218, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2546 = ctx._mul(x2545, x335, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2547 = ctx._sub(
            x2544,
            x2546,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2548 = ctx._mul(x2547, x29, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2549 = ctx._add(
            x2543,
            x2548,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2550 = ctx._add(x270, x337, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2551 = ctx._mul(x270, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2552 = ctx._mul(x2551, x337, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2553 = ctx._sub(
            x2550,
            x2552,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2554 = ctx._mul(x2553, x15, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2555 = ctx._add(
            x2549,
            x2554,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2556 = ctx._add(x272, x339, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2557 = ctx._mul(x272, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2558 = ctx._mul(x2557, x339, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2559 = ctx._sub(
            x2556,
            x2558,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2560 = ctx._mul(x2559, x30, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2561 = ctx._add(
            x2555,
            x2560,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2562 = ctx._add(x274, x341, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2563 = ctx._mul(x274, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2564 = ctx._mul(x2563, x341, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2565 = ctx._sub(
            x2562,
            x2564,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2566 = ctx._mul(x2565, x16, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2567 = ctx._add(
            x2561,
            x2566,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2568 = ctx._add(x275, x343, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2569 = ctx._mul(x275, x1, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2570 = ctx._mul(x2569, x343, "external/risc0/risc0/zkvm/circuit/types.h:160");
        let x2571 = ctx._sub(
            x2568,
            x2570,
            "external/risc0/risc0/zkvm/circuit/types.h:160",
        );
        let x2572 = ctx._mul(x2571, x31, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2573 = ctx._add(
            x2567,
            x2572,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2574 = ctx._sub(
            x2487,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2575 = ctx._mul(x2574, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2576 = ctx._sub(
            x1040,
            x2575,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2577 = ctx._and_eqz(
            x2294,
            x2576,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2578 = ctx._add(
            x2573,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2579 = ctx._sub(
            x2578,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2580 = ctx._mul(x2579, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2581 = ctx._sub(
            x1029,
            x2580,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2582 = ctx._and_eqz(
            x2577,
            x2581,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2583 = ctx._and_eqz(
            x2582,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x2584 = ctx._and_eqz(
            x2583,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x2585 = ctx._and_eqz(
            x2584,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x2586 = ctx._and_eqz(
            x2585,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x2587 = ctx._and_eqz(
            x2586,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x2588 = ctx._and_eqz(
            x2587,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x2589 = ctx._and_cond(
            x2397,
            x1279,
            x2588,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:52",
        );
        let x2590 = ctx._mul(x222, x281, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2591 = ctx._sub(
            x2398,
            x2590,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2592 = ctx._mul(x223, x283, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2593 = ctx._sub(
            x2402,
            x2592,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2594 = ctx._mul(x2593, x1, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2595 = ctx._add(
            x2591,
            x2594,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2596 = ctx._mul(x226, x285, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2597 = ctx._sub(
            x2407,
            x2596,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2598 = ctx._mul(x2597, x3, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2599 = ctx._add(
            x2595,
            x2598,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2600 = ctx._mul(x229, x287, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2601 = ctx._sub(
            x2413,
            x2600,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2602 = ctx._mul(x2601, x6, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2603 = ctx._add(
            x2599,
            x2602,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2604 = ctx._mul(x232, x289, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2605 = ctx._sub(
            x2418,
            x2604,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2606 = ctx._mul(x2605, x11, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2607 = ctx._add(
            x2603,
            x2606,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2608 = ctx._mul(x235, x291, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2609 = ctx._sub(
            x2424,
            x2608,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2610 = ctx._mul(x2609, x26, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2611 = ctx._add(
            x2607,
            x2610,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2612 = ctx._mul(x238, x293, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2613 = ctx._sub(
            x2430,
            x2612,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2614 = ctx._mul(x2613, x12, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2615 = ctx._add(
            x2611,
            x2614,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2616 = ctx._mul(x241, x295, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2617 = ctx._sub(
            x2436,
            x2616,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2618 = ctx._mul(x2617, x27, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2619 = ctx._add(
            x2615,
            x2618,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2620 = ctx._mul(x244, x297, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2621 = ctx._sub(
            x2442,
            x2620,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2622 = ctx._mul(x2621, x13, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2623 = ctx._add(
            x2619,
            x2622,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2624 = ctx._mul(x247, x299, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2625 = ctx._sub(
            x2448,
            x2624,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2626 = ctx._mul(x2625, x28, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2627 = ctx._add(
            x2623,
            x2626,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2628 = ctx._mul(x250, x301, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2629 = ctx._sub(
            x2453,
            x2628,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2630 = ctx._mul(x2629, x14, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2631 = ctx._add(
            x2627,
            x2630,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2632 = ctx._mul(x253, x303, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2633 = ctx._sub(
            x2459,
            x2632,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2634 = ctx._mul(x2633, x29, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2635 = ctx._add(
            x2631,
            x2634,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2636 = ctx._mul(x256, x305, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2637 = ctx._sub(
            x2465,
            x2636,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2638 = ctx._mul(x2637, x15, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2639 = ctx._add(
            x2635,
            x2638,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2640 = ctx._mul(x259, x307, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2641 = ctx._sub(
            x2471,
            x2640,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2642 = ctx._mul(x2641, x30, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2643 = ctx._add(
            x2639,
            x2642,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2644 = ctx._mul(x262, x309, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2645 = ctx._sub(
            x2476,
            x2644,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2646 = ctx._mul(x2645, x16, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2647 = ctx._add(
            x2643,
            x2646,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2648 = ctx._mul(x265, x311, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2649 = ctx._sub(
            x2482,
            x2648,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2650 = ctx._mul(x2649, x31, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2651 = ctx._add(
            x2647,
            x2650,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2652 = ctx._mul(x521, x313, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2653 = ctx._sub(
            x2488,
            x2652,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2654 = ctx._mul(x194, x315, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2655 = ctx._sub(
            x2491,
            x2654,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2656 = ctx._mul(x2655, x1, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2657 = ctx._add(
            x2653,
            x2656,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2658 = ctx._mul(x195, x317, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2659 = ctx._sub(
            x2496,
            x2658,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2660 = ctx._mul(x2659, x3, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2661 = ctx._add(
            x2657,
            x2660,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2662 = ctx._mul(x198, x319, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2663 = ctx._sub(
            x2501,
            x2662,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2664 = ctx._mul(x2663, x6, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2665 = ctx._add(
            x2661,
            x2664,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2666 = ctx._mul(x201, x321, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2667 = ctx._sub(
            x2506,
            x2666,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2668 = ctx._mul(x2667, x11, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2669 = ctx._add(
            x2665,
            x2668,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2670 = ctx._mul(x204, x323, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2671 = ctx._sub(
            x2512,
            x2670,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2672 = ctx._mul(x2671, x26, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2673 = ctx._add(
            x2669,
            x2672,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2674 = ctx._mul(x207, x325, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2675 = ctx._sub(
            x2517,
            x2674,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2676 = ctx._mul(x2675, x12, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2677 = ctx._add(
            x2673,
            x2676,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2678 = ctx._mul(x210, x327, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2679 = ctx._sub(
            x2522,
            x2678,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2680 = ctx._mul(x2679, x27, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2681 = ctx._add(
            x2677,
            x2680,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2682 = ctx._mul(x578, x329, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2683 = ctx._sub(
            x2528,
            x2682,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2684 = ctx._mul(x2683, x13, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2685 = ctx._add(
            x2681,
            x2684,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2686 = ctx._mul(x214, x331, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2687 = ctx._sub(
            x2533,
            x2686,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2688 = ctx._mul(x2687, x28, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2689 = ctx._add(
            x2685,
            x2688,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2690 = ctx._mul(x215, x333, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2691 = ctx._sub(
            x2539,
            x2690,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2692 = ctx._mul(x2691, x14, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2693 = ctx._add(
            x2689,
            x2692,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2694 = ctx._mul(x218, x335, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2695 = ctx._sub(
            x2544,
            x2694,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2696 = ctx._mul(x2695, x29, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2697 = ctx._add(
            x2693,
            x2696,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2698 = ctx._mul(x270, x337, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2699 = ctx._sub(
            x2550,
            x2698,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2700 = ctx._mul(x2699, x15, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2701 = ctx._add(
            x2697,
            x2700,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2702 = ctx._mul(x272, x339, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2703 = ctx._sub(
            x2556,
            x2702,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2704 = ctx._mul(x2703, x30, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2705 = ctx._add(
            x2701,
            x2704,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2706 = ctx._mul(x274, x341, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2707 = ctx._sub(
            x2562,
            x2706,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2708 = ctx._mul(x2707, x16, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2709 = ctx._add(
            x2705,
            x2708,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2710 = ctx._mul(x275, x343, "external/risc0/risc0/zkvm/circuit/types.h:163");
        let x2711 = ctx._sub(
            x2568,
            x2710,
            "external/risc0/risc0/zkvm/circuit/types.h:163",
        );
        let x2712 = ctx._mul(x2711, x31, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2713 = ctx._add(
            x2709,
            x2712,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2714 = ctx._sub(
            x2651,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2715 = ctx._mul(x2714, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2716 = ctx._sub(
            x1040,
            x2715,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2717 = ctx._and_eqz(
            x2294,
            x2716,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2718 = ctx._add(
            x2713,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2719 = ctx._sub(
            x2718,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2720 = ctx._mul(x2719, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2721 = ctx._sub(
            x1029,
            x2720,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2722 = ctx._and_eqz(
            x2717,
            x2721,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2723 = ctx._and_eqz(
            x2722,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x2724 = ctx._and_eqz(
            x2723,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x2725 = ctx._and_eqz(
            x2724,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x2726 = ctx._and_eqz(
            x2725,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x2727 = ctx._and_eqz(
            x2726,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x2728 = ctx._and_eqz(
            x2727,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x2729 = ctx._and_cond(
            x2589,
            x1280,
            x2728,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:53",
        );
        let x2730 = ctx._mul(x2592, x1, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2731 = ctx._add(
            x2590,
            x2730,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2732 = ctx._mul(x2596, x3, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2733 = ctx._add(
            x2731,
            x2732,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2734 = ctx._mul(x2600, x6, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2735 = ctx._add(
            x2733,
            x2734,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2736 = ctx._mul(x2604, x11, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2737 = ctx._add(
            x2735,
            x2736,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2738 = ctx._mul(x2608, x26, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2739 = ctx._add(
            x2737,
            x2738,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2740 = ctx._mul(x2612, x12, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2741 = ctx._add(
            x2739,
            x2740,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2742 = ctx._mul(x2616, x27, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2743 = ctx._add(
            x2741,
            x2742,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2744 = ctx._mul(x2620, x13, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2745 = ctx._add(
            x2743,
            x2744,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2746 = ctx._mul(x2624, x28, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2747 = ctx._add(
            x2745,
            x2746,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2748 = ctx._mul(x2628, x14, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2749 = ctx._add(
            x2747,
            x2748,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2750 = ctx._mul(x2632, x29, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2751 = ctx._add(
            x2749,
            x2750,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2752 = ctx._mul(x2636, x15, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2753 = ctx._add(
            x2751,
            x2752,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2754 = ctx._mul(x2640, x30, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2755 = ctx._add(
            x2753,
            x2754,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2756 = ctx._mul(x2644, x16, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2757 = ctx._add(
            x2755,
            x2756,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2758 = ctx._mul(x2648, x31, "external/risc0/risc0/zkvm/circuit/types.h:154");
        let x2759 = ctx._add(
            x2757,
            x2758,
            "external/risc0/risc0/zkvm/circuit/types.h:154",
        );
        let x2760 = ctx._mul(x2654, x1, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2761 = ctx._add(
            x2652,
            x2760,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2762 = ctx._mul(x2658, x3, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2763 = ctx._add(
            x2761,
            x2762,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2764 = ctx._mul(x2662, x6, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2765 = ctx._add(
            x2763,
            x2764,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2766 = ctx._mul(x2666, x11, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2767 = ctx._add(
            x2765,
            x2766,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2768 = ctx._mul(x2670, x26, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2769 = ctx._add(
            x2767,
            x2768,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2770 = ctx._mul(x2674, x12, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2771 = ctx._add(
            x2769,
            x2770,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2772 = ctx._mul(x2678, x27, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2773 = ctx._add(
            x2771,
            x2772,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2774 = ctx._mul(x2682, x13, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2775 = ctx._add(
            x2773,
            x2774,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2776 = ctx._mul(x2686, x28, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2777 = ctx._add(
            x2775,
            x2776,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2778 = ctx._mul(x2690, x14, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2779 = ctx._add(
            x2777,
            x2778,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2780 = ctx._mul(x2694, x29, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2781 = ctx._add(
            x2779,
            x2780,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2782 = ctx._mul(x2698, x15, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2783 = ctx._add(
            x2781,
            x2782,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2784 = ctx._mul(x2702, x30, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2785 = ctx._add(
            x2783,
            x2784,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2786 = ctx._mul(x2706, x16, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2787 = ctx._add(
            x2785,
            x2786,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2788 = ctx._mul(x2710, x31, "external/risc0/risc0/zkvm/circuit/types.h:152");
        let x2789 = ctx._add(
            x2787,
            x2788,
            "external/risc0/risc0/zkvm/circuit/types.h:152",
        );
        let x2790 = ctx._sub(
            x2759,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2791 = ctx._mul(x2790, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x2792 = ctx._sub(
            x1040,
            x2791,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2793 = ctx._and_eqz(
            x2294,
            x2792,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2794 = ctx._add(
            x2789,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2795 = ctx._sub(
            x2794,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2796 = ctx._mul(x2795, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x2797 = ctx._sub(
            x1029,
            x2796,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2798 = ctx._and_eqz(
            x2793,
            x2797,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2799 = ctx._and_eqz(
            x2798,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x2800 = ctx._and_eqz(
            x2799,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x2801 = ctx._and_eqz(
            x2800,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x2802 = ctx._and_eqz(
            x2801,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x2803 = ctx._and_eqz(
            x2802,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x2804 = ctx._and_eqz(
            x2803,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x2805 = ctx._and_cond(
            x2729,
            x1291,
            x2804,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:54",
        );
        let x2806 = ctx._sub(
            x1121,
            x1458,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x2807 = ctx._and_eqz(
            x2390,
            x2806,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x2808 = ctx._and_eqz(
            x2807,
            x995,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x2809 = ctx._and_eqz(
            x2808,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x2810 = ctx._and_eqz(
            x2809,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x2811 = ctx._and_eqz(
            x2810,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x2812 = ctx._and_eqz(
            x2811,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x2813 = ctx._and_cond(
            x2805,
            x1292,
            x2812,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:55",
        );
        let x2814 = ctx._sub(
            x70,
            x1029,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x2815 = ctx._sub(
            x1121,
            x2814,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x2816 = ctx._and_eqz(
            x2390,
            x2815,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x2817 = ctx._and_eqz(
            x2816,
            x995,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x2818 = ctx._and_eqz(
            x2817,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x2819 = ctx._and_eqz(
            x2818,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x2820 = ctx._and_eqz(
            x2819,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x2821 = ctx._and_eqz(
            x2820,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x2822 = ctx._and_cond(
            x2813,
            x1303,
            x2821,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:56",
        );
        let x2823 = ctx._sub(
            x2168,
            x2256,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2824 = ctx._mul(
            x2823,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2825 = ctx._and_eqz(
            x2224,
            x2824,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2826 = ctx._sub(
            x2169,
            x2289,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2827 = ctx._mul(
            x2826,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2828 = ctx._and_eqz(
            x2825,
            x2827,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2829 = ctx._and_eqz(x2828, x2293, "circuits/rv32im-legacy/port.cpp:211");
        let x2830 = ctx._and_eqz(
            x2829,
            x2329,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x2831 = ctx._and_eqz(
            x2830,
            x2364,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x2832 = ctx._and_eqz(
            x2831,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2833 = ctx._and_eqz(
            x2832,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2834 = ctx._and_eqz(
            x2833,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2835 = ctx._and_eqz(
            x2834,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2836 = ctx._and_eqz(
            x2835,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2837 = ctx._and_eqz(
            x2836,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2838 = ctx._and_cond(
            x2822,
            x1304,
            x2837,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:57",
        );
        let x2839 = ctx._mul(
            x2326,
            x1438,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x2840 = ctx._sub(
            x2839,
            x1436,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x2841 = ctx._and_eqz(
            x2838,
            x2840,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x2842 = ctx._sub(x70, x1436, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x2843 = ctx._mul(
            x2842,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x2844 = ctx._and_eqz(
            x2841,
            x2843,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x2845 = ctx._mul(
            x2361,
            x1412,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x2846 = ctx._sub(
            x2845,
            x1409,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x2847 = ctx._and_eqz(
            x2844,
            x2846,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x2848 = ctx._sub(x70, x1409, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x2849 = ctx._mul(
            x2848,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x2850 = ctx._and_eqz(
            x2847,
            x2849,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x2851 = ctx._mul(
            x2842,
            x2848,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:109",
        );
        let x2852 = ctx._sub(
            x70,
            x2851,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:109",
        );
        let x2853 = ctx._sub(
            x1033,
            x2852,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:109",
        );
        let x2854 = ctx._and_eqz(
            x2850,
            x2853,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:109",
        );
        let x2855 = ctx._sub(
            x70,
            x343,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2856 = ctx._mul(
            x275,
            x2855,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2857 = ctx._sub(
            x70,
            x407,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2858 = ctx._mul(
            x2856,
            x2857,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2859 = ctx._sub(
            x70,
            x275,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2860 = ctx._mul(
            x2859,
            x343,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2861 = ctx._mul(
            x2860,
            x407,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2862 = ctx._add(
            x2858,
            x2861,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2863 = ctx._sub(
            x1457,
            x2862,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2864 = ctx._and_eqz(
            x2854,
            x2863,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x2865 = ctx._add(
            x1457,
            x407,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:114",
        );
        let x2866 = ctx._mul(
            x1457,
            x1,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:114",
        );
        let x2867 = ctx._mul(
            x2866,
            x407,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:114",
        );
        let x2868 = ctx._sub(
            x2865,
            x2867,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:114",
        );
        let x2869 = ctx._sub(
            x1458,
            x2868,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:114",
        );
        let x2870 = ctx._and_eqz(
            x2864,
            x2869,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:114",
        );
        let x2871 = ctx._and_eqz(
            x2870,
            x410,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2872 = ctx._and_eqz(
            x2871,
            x417,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2873 = ctx._and_eqz(
            x2872,
            x424,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2874 = ctx._and_eqz(
            x2873,
            x431,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2875 = ctx._and_eqz(
            x2874,
            x438,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2876 = ctx._and_eqz(
            x2875,
            x445,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2877 = ctx._and_eqz(
            x2876,
            x452,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2878 = ctx._and_eqz(
            x2877,
            x459,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2879 = ctx._and_eqz(
            x2878,
            x466,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2880 = ctx._and_eqz(
            x2879,
            x473,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2881 = ctx._and_eqz(
            x2880,
            x480,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2882 = ctx._and_eqz(
            x2881,
            x487,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2883 = ctx._and_eqz(
            x2882,
            x494,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2884 = ctx._and_eqz(
            x2883,
            x501,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2885 = ctx._and_eqz(
            x2884,
            x508,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2886 = ctx._and_eqz(
            x2885,
            x515,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2887 = ctx._and_eqz(
            x2886,
            x523,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2888 = ctx._and_eqz(
            x2887,
            x530,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2889 = ctx._and_eqz(
            x2888,
            x537,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2890 = ctx._and_eqz(
            x2889,
            x544,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2891 = ctx._and_eqz(
            x2890,
            x551,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2892 = ctx._and_eqz(
            x2891,
            x558,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2893 = ctx._and_eqz(
            x2892,
            x565,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2894 = ctx._and_eqz(
            x2893,
            x572,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2895 = ctx._and_eqz(
            x2894,
            x580,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2896 = ctx._and_eqz(
            x2895,
            x587,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2897 = ctx._and_eqz(
            x2896,
            x594,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2898 = ctx._and_eqz(
            x2897,
            x601,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2899 = ctx._and_eqz(
            x2898,
            x608,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2900 = ctx._and_eqz(
            x2899,
            x615,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2901 = ctx._and_eqz(
            x2900,
            x622,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2902 = ctx._and_eqz(
            x2901,
            x629,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x2903 = ctx._and_eqz(
            x2902,
            x1865,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2904 = ctx._and_eqz(
            x2903,
            x1868,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2905 = ctx._and_eqz(
            x2904,
            x1871,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2906 = ctx._and_eqz(
            x2905,
            x1874,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2907 = ctx._and_eqz(
            x2906,
            x1877,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2908 = ctx._and_eqz(
            x2907,
            x1880,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2909 = ctx._and_eqz(
            x2908,
            x1883,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2910 = ctx._and_eqz(
            x2909,
            x1886,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2911 = ctx._and_eqz(
            x2910,
            x1889,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2912 = ctx._and_eqz(
            x2911,
            x1892,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2913 = ctx._and_eqz(
            x2912,
            x1895,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2914 = ctx._and_eqz(
            x2913,
            x1898,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2915 = ctx._and_eqz(
            x2914,
            x1901,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2916 = ctx._and_eqz(
            x2915,
            x1904,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2917 = ctx._and_eqz(
            x2916,
            x1907,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2918 = ctx._and_eqz(
            x2917,
            x1910,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2919 = ctx._and_eqz(
            x2918,
            x1913,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2920 = ctx._and_eqz(
            x2919,
            x1916,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2921 = ctx._and_eqz(
            x2920,
            x1919,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2922 = ctx._and_eqz(
            x2921,
            x1922,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2923 = ctx._and_eqz(
            x2922,
            x1925,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2924 = ctx._and_eqz(
            x2923,
            x1928,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2925 = ctx._and_eqz(
            x2924,
            x1931,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2926 = ctx._and_eqz(
            x2925,
            x1934,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2927 = ctx._and_eqz(
            x2926,
            x1937,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2928 = ctx._and_eqz(
            x2927,
            x1940,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2929 = ctx._and_eqz(
            x2928,
            x1943,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2930 = ctx._and_eqz(
            x2929,
            x1946,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2931 = ctx._and_eqz(
            x2930,
            x1949,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2932 = ctx._and_eqz(
            x2931,
            x1952,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2933 = ctx._and_eqz(
            x2932,
            x1955,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2934 = ctx._and_eqz(
            x2933,
            x1958,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x2935 = ctx._sub(
            x345,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2936 = ctx._mul(
            x345,
            x2935,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2937 = ctx._and_eqz(
            x2934,
            x2936,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2938 = ctx._sub(
            x347,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2939 = ctx._mul(
            x347,
            x2938,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2940 = ctx._and_eqz(
            x2937,
            x2939,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2941 = ctx._sub(
            x349,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2942 = ctx._mul(
            x349,
            x2941,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2943 = ctx._and_eqz(
            x2940,
            x2942,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2944 = ctx._sub(
            x351,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2945 = ctx._mul(
            x351,
            x2944,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2946 = ctx._and_eqz(
            x2943,
            x2945,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2947 = ctx._sub(
            x353,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2948 = ctx._mul(
            x353,
            x2947,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2949 = ctx._and_eqz(
            x2946,
            x2948,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2950 = ctx._sub(
            x355,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2951 = ctx._mul(
            x355,
            x2950,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2952 = ctx._and_eqz(
            x2949,
            x2951,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2953 = ctx._sub(
            x357,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2954 = ctx._mul(
            x357,
            x2953,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2955 = ctx._and_eqz(
            x2952,
            x2954,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2956 = ctx._sub(
            x359,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2957 = ctx._mul(
            x359,
            x2956,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2958 = ctx._and_eqz(
            x2955,
            x2957,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2959 = ctx._and_eqz(
            x2958,
            x1994,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2960 = ctx._and_eqz(
            x2959,
            x1997,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2961 = ctx._and_eqz(
            x2960,
            x2000,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2962 = ctx._and_eqz(
            x2961,
            x2003,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2963 = ctx._and_eqz(
            x2962,
            x2006,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2964 = ctx._and_eqz(
            x2963,
            x2009,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2965 = ctx._and_eqz(
            x2964,
            x2012,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2966 = ctx._and_eqz(
            x2965,
            x2015,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2967 = ctx._and_eqz(
            x2966,
            x2027,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2968 = ctx._and_eqz(
            x2967,
            x2030,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2969 = ctx._and_eqz(
            x2968,
            x2033,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2970 = ctx._and_eqz(
            x2969,
            x2036,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2971 = ctx._and_eqz(
            x2970,
            x2039,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2972 = ctx._and_eqz(
            x2971,
            x2042,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2973 = ctx._and_eqz(
            x2972,
            x2045,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2974 = ctx._and_eqz(
            x2973,
            x2048,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2975 = ctx._and_eqz(
            x2974,
            x2060,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2976 = ctx._and_eqz(
            x2975,
            x2063,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2977 = ctx._and_eqz(
            x2976,
            x2066,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2978 = ctx._and_eqz(
            x2977,
            x2069,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2979 = ctx._and_eqz(
            x2978,
            x2072,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2980 = ctx._and_eqz(
            x2979,
            x2075,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2981 = ctx._and_eqz(
            x2980,
            x2078,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2982 = ctx._and_eqz(
            x2981,
            x2081,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x2983 = ctx._and_eqz(
            x2982,
            x2126,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x2984 = ctx._and_eqz(
            x2983,
            x2129,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x2985 = ctx._and_eqz(
            x2984,
            x2132,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x2986 = ctx._and_eqz(
            x2985,
            x2135,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x2987 = ctx._and_eqz(
            x2986,
            x2140,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x2988 = ctx._and_eqz(
            x2987,
            x2111,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:28",
        );
        let x2989 = ctx._and_eqz(
            x2988,
            x2114,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:29",
        );
        let x2990 = ctx._and_eqz(
            x2989,
            x2143,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:30",
        );
        let x2991 = ctx._and_eqz(
            x2990,
            x2146,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:31",
        );
        let x2992 = ctx._sub(
            x1436,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:36",
        );
        let x2993 = ctx._mul(
            x1436,
            x2992,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:36",
        );
        let x2994 = ctx._and_eqz(
            x2991,
            x2993,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:36",
        );
        let x2995 = ctx._sub(
            x1409,
            x70,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:37",
        );
        let x2996 = ctx._mul(
            x1409,
            x2995,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:37",
        );
        let x2997 = ctx._and_eqz(
            x2994,
            x2996,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:37",
        );
        let x2998 = ctx._and_cond(
            x2165,
            x78,
            x2997,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:104",
        );
        let x2999 = ctx._and_eqz(
            x2829,
            x2576,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3000 = ctx._and_eqz(
            x2999,
            x2581,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3001 = ctx._and_eqz(
            x3000,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x3002 = ctx._and_eqz(
            x3001,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x3003 = ctx._and_eqz(
            x3002,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x3004 = ctx._and_eqz(
            x3003,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x3005 = ctx._and_eqz(
            x3004,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x3006 = ctx._and_eqz(
            x3005,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x3007 = ctx._and_cond(
            x71,
            x1267,
            x3006,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:58",
        );
        let x3008 = ctx._and_eqz(
            x2829,
            x2716,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3009 = ctx._and_eqz(
            x3008,
            x2721,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3010 = ctx._and_eqz(
            x3009,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x3011 = ctx._and_eqz(
            x3010,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x3012 = ctx._and_eqz(
            x3011,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x3013 = ctx._and_eqz(
            x3012,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x3014 = ctx._and_eqz(
            x3013,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x3015 = ctx._and_eqz(
            x3014,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x3016 = ctx._and_cond(
            x3007,
            x1268,
            x3015,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:59",
        );
        let x3017 = ctx._and_eqz(
            x2829,
            x2792,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3018 = ctx._and_eqz(
            x3017,
            x2797,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3019 = ctx._and_eqz(
            x3018,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x3020 = ctx._and_eqz(
            x3019,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x3021 = ctx._and_eqz(
            x3020,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x3022 = ctx._and_eqz(
            x3021,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x3023 = ctx._and_eqz(
            x3022,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x3024 = ctx._and_eqz(
            x3023,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x3025 = ctx._and_cond(
            x3016,
            x1279,
            x3024,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:60",
        );
        let x3026 = ctx._and_eqz(
            x2829,
            x2384,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3027 = ctx._and_eqz(
            x3026,
            x2389,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3028 = ctx._and_eqz(
            x3027,
            x2806,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x3029 = ctx._and_eqz(
            x3028,
            x995,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x3030 = ctx._and_eqz(
            x3029,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x3031 = ctx._and_eqz(
            x3030,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x3032 = ctx._and_eqz(
            x3031,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x3033 = ctx._and_eqz(
            x3032,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x3034 = ctx._and_cond(
            x3025,
            x1280,
            x3033,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:61",
        );
        let x3035 = ctx._and_eqz(
            x3027,
            x2815,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x3036 = ctx._and_eqz(
            x3035,
            x995,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x3037 = ctx._and_eqz(
            x3036,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x3038 = ctx._and_eqz(
            x3037,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x3039 = ctx._and_eqz(
            x3038,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x3040 = ctx._and_eqz(
            x3039,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x3041 = ctx._and_cond(
            x3034,
            x1292,
            x3040,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:62",
        );
        let x3042 = ctx._add(x2166, x2168, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3043 = ctx._add(x2167, x2169, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3044 = ctx._sub(x3042, x867, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3045 = ctx._mul(x3044, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3046 = ctx._sub(
            x1008,
            x3045,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3047 = ctx._and_eqz(x71, x3046, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3048 = ctx._add(
            x3043,
            x1008,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3049 = ctx._sub(x3048, x900, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3050 = ctx._mul(x3049, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3051 = ctx._sub(
            x1011,
            x3050,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3052 = ctx._and_eqz(
            x3047,
            x3051,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3053 = ctx._mul(
            x241,
            x26,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3054 = ctx._add(
            x1428,
            x3053,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3055 = ctx._mul(
            x244,
            x12,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3056 = ctx._add(
            x3054,
            x3055,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3057 = ctx._mul(
            x247,
            x27,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3058 = ctx._add(
            x3056,
            x3057,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3059 = ctx._mul(
            x250,
            x13,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3060 = ctx._add(
            x3058,
            x3059,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3061 = ctx._mul(
            x253,
            x28,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3062 = ctx._add(
            x3060,
            x3061,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3063 = ctx._mul(
            x256,
            x14,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3064 = ctx._add(
            x3062,
            x3063,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3065 = ctx._mul(
            x259,
            x29,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3066 = ctx._add(
            x3064,
            x3065,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3067 = ctx._mul(
            x262,
            x15,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3068 = ctx._add(
            x3066,
            x3067,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3069 = ctx._mul(
            x265,
            x30,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3070 = ctx._add(
            x3068,
            x3069,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3071 = ctx._mul(
            x521,
            x16,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3072 = ctx._add(
            x3070,
            x3071,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3073 = ctx._mul(
            x194,
            x31,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3074 = ctx._add(
            x3072,
            x3073,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3075 = ctx._mul(
            x195,
            x17,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3076 = ctx._add(
            x3074,
            x3075,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3077 = ctx._mul(
            x198,
            x56,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3078 = ctx._add(
            x3076,
            x3077,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3079 = ctx._mul(
            x201,
            x18,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3080 = ctx._add(
            x3078,
            x3079,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3081 = ctx._mul(
            x204,
            x57,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3082 = ctx._add(
            x3080,
            x3081,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3083 = ctx._mul(
            x207,
            x19,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3084 = ctx._add(
            x3082,
            x3083,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3085 = ctx._mul(
            x210,
            x58,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3086 = ctx._add(
            x3084,
            x3085,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3087 = ctx._mul(
            x578,
            x20,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3088 = ctx._add(
            x3086,
            x3087,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3089 = ctx._mul(
            x214,
            x59,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3090 = ctx._add(
            x3088,
            x3089,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3091 = ctx._sub(
            x74,
            x3090,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x3092 = ctx._and_eqz(
            x3052,
            x3091,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x3093 = ctx._and_eqz(
            x3092,
            x76,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:21",
        );
        let x3094 = ctx._add(
            x215,
            x2545,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3095 = ctx._mul(
            x270,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3096 = ctx._add(
            x3094,
            x3095,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3097 = ctx._mul(
            x272,
            x6,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3098 = ctx._add(
            x3096,
            x3097,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3099 = ctx._mul(
            x274,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3100 = ctx._add(
            x3098,
            x3099,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3101 = ctx._mul(
            x275,
            x26,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3102 = ctx._add(
            x3100,
            x3101,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3103 = ctx._and_eqz(
            x3093,
            x3102,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3104 = ctx._sub(
            x172,
            x2256,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3105 = ctx._mul(
            x3104,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3106 = ctx._and_eqz(
            x3103,
            x3105,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3107 = ctx._sub(
            x175,
            x2289,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3108 = ctx._mul(
            x3107,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3109 = ctx._and_eqz(
            x3106,
            x3108,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3110 = ctx._and_eqz(x3109, x2293, "circuits/rv32im-legacy/port.cpp:211");
        let x3111 = ctx._mul(
            x1038,
            x2240,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3112 = ctx._mul(
            x1038,
            x295,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:59",
        );
        let x3113 = ctx._mul(
            x299,
            x1,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3114 = ctx._add(
            x297,
            x3113,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3115 = ctx._mul(
            x301,
            x3,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3116 = ctx._add(
            x3114,
            x3115,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3117 = ctx._mul(
            x303,
            x6,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3118 = ctx._add(
            x3116,
            x3117,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3119 = ctx._mul(
            x305,
            x11,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3120 = ctx._add(
            x3118,
            x3119,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3121 = ctx._mul(
            x307,
            x26,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3122 = ctx._add(
            x3120,
            x3121,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3123 = ctx._mul(
            x309,
            x12,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3124 = ctx._add(
            x3122,
            x3123,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3125 = ctx._mul(
            x311,
            x27,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3126 = ctx._add(
            x3124,
            x3125,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3127 = ctx._mul(
            x1018,
            x3126,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3128 = ctx._add(
            x3111,
            x3127,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3129 = ctx._mul(
            x1018,
            x311,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:59",
        );
        let x3130 = ctx._add(
            x3112,
            x3129,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:59",
        );
        let x3131 = ctx._mul(
            x1019,
            x2273,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3132 = ctx._add(
            x3128,
            x3131,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3133 = ctx._mul(
            x1019,
            x327,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:59",
        );
        let x3134 = ctx._add(
            x3130,
            x3133,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:59",
        );
        let x3135 = ctx._mul(
            x331,
            x1,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3136 = ctx._add(
            x329,
            x3135,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3137 = ctx._mul(
            x333,
            x3,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3138 = ctx._add(
            x3136,
            x3137,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3139 = ctx._mul(
            x335,
            x6,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3140 = ctx._add(
            x3138,
            x3139,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3141 = ctx._mul(
            x337,
            x11,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3142 = ctx._add(
            x3140,
            x3141,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3143 = ctx._mul(
            x339,
            x26,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3144 = ctx._add(
            x3142,
            x3143,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3145 = ctx._mul(
            x341,
            x12,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3146 = ctx._add(
            x3144,
            x3145,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3147 = ctx._mul(
            x343,
            x27,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3148 = ctx._add(
            x3146,
            x3147,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3149 = ctx._mul(
            x1022,
            x3148,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3150 = ctx._add(
            x3132,
            x3149,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:57",
        );
        let x3151 = ctx._mul(
            x1022,
            x343,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:59",
        );
        let x3152 = ctx._add(
            x3134,
            x3151,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:59",
        );
        let x3153 = ctx._mul(
            x3152,
            x60,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:62",
        );
        let x3154 = ctx._add(
            x3153,
            x3150,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:62",
        );
        let x3155 = ctx._mul(
            x3152,
            x34,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:70",
        );
        let x3156 = ctx._sub(
            x3154,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3157 = ctx._mul(x3156, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3158 = ctx._sub(
            x1040,
            x3157,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3159 = ctx._and_eqz(
            x3110,
            x3158,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3160 = ctx._add(
            x3155,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3161 = ctx._sub(
            x3160,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3162 = ctx._mul(x3161, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3163 = ctx._sub(
            x1029,
            x3162,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3164 = ctx._and_eqz(
            x3159,
            x3163,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3165 = ctx._and_eqz(
            x3164,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3166 = ctx._and_eqz(
            x3165,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3167 = ctx._and_eqz(
            x3166,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3168 = ctx._and_eqz(
            x3167,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3169 = ctx._and_eqz(
            x3168,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3170 = ctx._and_eqz(
            x3169,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3171 = ctx._and_cond(
            x3041,
            x1303,
            x3170,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:63",
        );
        let x3172 = ctx._and_eqz(
            x3110,
            x222,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:64",
        );
        let x3173 = ctx._sub(
            x70,
            x223,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:65",
        );
        let x3174 = ctx._mul(
            x3173,
            x2256,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:65",
        );
        let x3175 = ctx._mul(
            x223,
            x2289,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:65",
        );
        let x3176 = ctx._add(
            x3174,
            x3175,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:65",
        );
        let x3177 = ctx._mul(
            x3173,
            x311,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:67",
        );
        let x3178 = ctx._mul(
            x223,
            x343,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:67",
        );
        let x3179 = ctx._add(
            x3177,
            x3178,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:67",
        );
        let x3180 = ctx._mul(
            x3179,
            x34,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:70",
        );
        let x3181 = ctx._sub(
            x3176,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3182 = ctx._mul(x3181, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3183 = ctx._sub(
            x1040,
            x3182,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3184 = ctx._and_eqz(
            x3172,
            x3183,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3185 = ctx._add(
            x3180,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3186 = ctx._sub(
            x3185,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3187 = ctx._mul(x3186, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3188 = ctx._sub(
            x1029,
            x3187,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3189 = ctx._and_eqz(
            x3184,
            x3188,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3190 = ctx._and_eqz(
            x3189,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x3191 = ctx._and_eqz(
            x3190,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x3192 = ctx._and_eqz(
            x3191,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x3193 = ctx._and_eqz(
            x3192,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x3194 = ctx._and_eqz(
            x3193,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x3195 = ctx._and_eqz(
            x3194,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x3196 = ctx._and_cond(
            x3171,
            x1304,
            x3195,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:64",
        );
        let x3197 = ctx._and_eqz(
            x3196,
            x2840,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x3198 = ctx._and_eqz(
            x3197,
            x2843,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x3199 = ctx._and_eqz(
            x3198,
            x2846,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x3200 = ctx._and_eqz(
            x3199,
            x2849,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x3201 = ctx._and_eqz(
            x3200,
            x2853,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:109",
        );
        let x3202 = ctx._and_eqz(
            x3201,
            x2863,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x3203 = ctx._and_eqz(
            x3202,
            x2869,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:114",
        );
        let x3204 = ctx._and_eqz(
            x3203,
            x410,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3205 = ctx._and_eqz(
            x3204,
            x417,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3206 = ctx._and_eqz(
            x3205,
            x424,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3207 = ctx._and_eqz(
            x3206,
            x431,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3208 = ctx._and_eqz(
            x3207,
            x438,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3209 = ctx._and_eqz(
            x3208,
            x445,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3210 = ctx._and_eqz(
            x3209,
            x452,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3211 = ctx._and_eqz(
            x3210,
            x459,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3212 = ctx._and_eqz(
            x3211,
            x466,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3213 = ctx._and_eqz(
            x3212,
            x473,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3214 = ctx._and_eqz(
            x3213,
            x480,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3215 = ctx._and_eqz(
            x3214,
            x487,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3216 = ctx._and_eqz(
            x3215,
            x494,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3217 = ctx._and_eqz(
            x3216,
            x501,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3218 = ctx._and_eqz(
            x3217,
            x508,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3219 = ctx._and_eqz(
            x3218,
            x515,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3220 = ctx._and_eqz(
            x3219,
            x523,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3221 = ctx._and_eqz(
            x3220,
            x530,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3222 = ctx._and_eqz(
            x3221,
            x537,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3223 = ctx._and_eqz(
            x3222,
            x544,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3224 = ctx._and_eqz(
            x3223,
            x551,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3225 = ctx._and_eqz(
            x3224,
            x558,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3226 = ctx._and_eqz(
            x3225,
            x565,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3227 = ctx._and_eqz(
            x3226,
            x572,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3228 = ctx._and_eqz(
            x3227,
            x580,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3229 = ctx._and_eqz(
            x3228,
            x587,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3230 = ctx._and_eqz(
            x3229,
            x594,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3231 = ctx._and_eqz(
            x3230,
            x601,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3232 = ctx._and_eqz(
            x3231,
            x608,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3233 = ctx._and_eqz(
            x3232,
            x615,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3234 = ctx._and_eqz(
            x3233,
            x622,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3235 = ctx._and_eqz(
            x3234,
            x629,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3236 = ctx._and_eqz(
            x3235,
            x1865,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3237 = ctx._and_eqz(
            x3236,
            x1868,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3238 = ctx._and_eqz(
            x3237,
            x1871,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3239 = ctx._and_eqz(
            x3238,
            x1874,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3240 = ctx._and_eqz(
            x3239,
            x1877,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3241 = ctx._and_eqz(
            x3240,
            x1880,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3242 = ctx._and_eqz(
            x3241,
            x1883,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3243 = ctx._and_eqz(
            x3242,
            x1886,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3244 = ctx._and_eqz(
            x3243,
            x1889,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3245 = ctx._and_eqz(
            x3244,
            x1892,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3246 = ctx._and_eqz(
            x3245,
            x1895,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3247 = ctx._and_eqz(
            x3246,
            x1898,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3248 = ctx._and_eqz(
            x3247,
            x1901,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3249 = ctx._and_eqz(
            x3248,
            x1904,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3250 = ctx._and_eqz(
            x3249,
            x1907,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3251 = ctx._and_eqz(
            x3250,
            x1910,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3252 = ctx._and_eqz(
            x3251,
            x1913,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3253 = ctx._and_eqz(
            x3252,
            x1916,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3254 = ctx._and_eqz(
            x3253,
            x1919,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3255 = ctx._and_eqz(
            x3254,
            x1922,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3256 = ctx._and_eqz(
            x3255,
            x1925,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3257 = ctx._and_eqz(
            x3256,
            x1928,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3258 = ctx._and_eqz(
            x3257,
            x1931,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3259 = ctx._and_eqz(
            x3258,
            x1934,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3260 = ctx._and_eqz(
            x3259,
            x1937,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3261 = ctx._and_eqz(
            x3260,
            x1940,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3262 = ctx._and_eqz(
            x3261,
            x1943,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3263 = ctx._and_eqz(
            x3262,
            x1946,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3264 = ctx._and_eqz(
            x3263,
            x1949,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3265 = ctx._and_eqz(
            x3264,
            x1952,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3266 = ctx._and_eqz(
            x3265,
            x1955,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3267 = ctx._and_eqz(
            x3266,
            x1958,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3268 = ctx._and_eqz(
            x3267,
            x2936,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3269 = ctx._and_eqz(
            x3268,
            x2939,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3270 = ctx._and_eqz(
            x3269,
            x2942,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3271 = ctx._and_eqz(
            x3270,
            x2945,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3272 = ctx._and_eqz(
            x3271,
            x2948,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3273 = ctx._and_eqz(
            x3272,
            x2951,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3274 = ctx._and_eqz(
            x3273,
            x2954,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3275 = ctx._and_eqz(
            x3274,
            x2957,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3276 = ctx._and_eqz(
            x3275,
            x1994,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3277 = ctx._and_eqz(
            x3276,
            x1997,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3278 = ctx._and_eqz(
            x3277,
            x2000,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3279 = ctx._and_eqz(
            x3278,
            x2003,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3280 = ctx._and_eqz(
            x3279,
            x2006,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3281 = ctx._and_eqz(
            x3280,
            x2009,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3282 = ctx._and_eqz(
            x3281,
            x2012,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3283 = ctx._and_eqz(
            x3282,
            x2015,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3284 = ctx._and_eqz(
            x3283,
            x2027,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3285 = ctx._and_eqz(
            x3284,
            x2030,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3286 = ctx._and_eqz(
            x3285,
            x2033,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3287 = ctx._and_eqz(
            x3286,
            x2036,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3288 = ctx._and_eqz(
            x3287,
            x2039,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3289 = ctx._and_eqz(
            x3288,
            x2042,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3290 = ctx._and_eqz(
            x3289,
            x2045,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3291 = ctx._and_eqz(
            x3290,
            x2048,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3292 = ctx._and_eqz(
            x3291,
            x2060,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3293 = ctx._and_eqz(
            x3292,
            x2063,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3294 = ctx._and_eqz(
            x3293,
            x2066,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3295 = ctx._and_eqz(
            x3294,
            x2069,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3296 = ctx._and_eqz(
            x3295,
            x2072,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3297 = ctx._and_eqz(
            x3296,
            x2075,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3298 = ctx._and_eqz(
            x3297,
            x2078,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3299 = ctx._and_eqz(
            x3298,
            x2081,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3300 = ctx._and_eqz(
            x3299,
            x2126,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3301 = ctx._and_eqz(
            x3300,
            x2129,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3302 = ctx._and_eqz(
            x3301,
            x2132,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3303 = ctx._and_eqz(
            x3302,
            x2135,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3304 = ctx._and_eqz(
            x3303,
            x2140,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3305 = ctx._and_eqz(
            x3304,
            x2111,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:28",
        );
        let x3306 = ctx._and_eqz(
            x3305,
            x2114,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:29",
        );
        let x3307 = ctx._and_eqz(
            x3306,
            x2143,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:30",
        );
        let x3308 = ctx._and_eqz(
            x3307,
            x2146,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:31",
        );
        let x3309 = ctx._and_eqz(
            x3308,
            x2993,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:36",
        );
        let x3310 = ctx._and_eqz(
            x3309,
            x2996,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:37",
        );
        let x3311 = ctx._and_cond(
            x2998,
            x79,
            x3310,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:109",
        );
        let x3312 = ctx._and_eqz(
            x3110,
            x839,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:49",
        );
        let x3313 = ctx._sub(
            x2256,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3314 = ctx._mul(x3313, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3315 = ctx._sub(
            x1040,
            x3314,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3316 = ctx._and_eqz(
            x3312,
            x3315,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3317 = ctx._add(
            x2289,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3318 = ctx._sub(
            x3317,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3319 = ctx._mul(x3318, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3320 = ctx._sub(
            x1029,
            x3319,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3321 = ctx._and_eqz(
            x3316,
            x3320,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3322 = ctx._and_eqz(
            x3321,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x3323 = ctx._and_eqz(
            x3322,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x3324 = ctx._and_eqz(
            x3323,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x3325 = ctx._and_eqz(
            x3324,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x3326 = ctx._and_eqz(
            x3325,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x3327 = ctx._and_eqz(
            x3326,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x3328 = ctx._and_cond(
            x71,
            x1267,
            x3327,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:65",
        );
        let x3329 = ctx._sub(
            x3150,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3330 = ctx._mul(x3329, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3331 = ctx._sub(
            x1040,
            x3330,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3332 = ctx._and_eqz(
            x3110,
            x3331,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3333 = ctx._sub(
            x1040,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3334 = ctx._mul(x3333, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3335 = ctx._sub(
            x1029,
            x3334,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3336 = ctx._and_eqz(
            x3332,
            x3335,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3337 = ctx._and_eqz(
            x3336,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x3338 = ctx._and_eqz(
            x3337,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x3339 = ctx._and_eqz(
            x3338,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x3340 = ctx._and_eqz(
            x3339,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x3341 = ctx._and_eqz(
            x3340,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x3342 = ctx._and_eqz(
            x3341,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x3343 = ctx._and_cond(
            x3328,
            x1268,
            x3342,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:66",
        );
        let x3344 = ctx._and_eqz(
            x3184,
            x3335,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3345 = ctx._and_eqz(
            x3344,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x3346 = ctx._and_eqz(
            x3345,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x3347 = ctx._and_eqz(
            x3346,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x3348 = ctx._and_eqz(
            x3347,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x3349 = ctx._and_eqz(
            x3348,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x3350 = ctx._and_eqz(
            x3349,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x3351 = ctx._and_cond(
            x3343,
            x1279,
            x3350,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:67",
        );
        let x3352 = ctx._mul(
            x3173,
            x172,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:39",
        );
        let x3353 = ctx._mul(
            x223,
            x175,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:40",
        );
        let x3354 = ctx._add(
            x3352,
            x3353,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:40",
        );
        let x3355 = ctx._and_eqz(
            x3103,
            x2258,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3356 = ctx._sub(
            x3354,
            x2289,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3357 = ctx._mul(
            x3356,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3358 = ctx._and_eqz(
            x3355,
            x3357,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3359 = ctx._and_eqz(x3358, x2293, "circuits/rv32im-legacy/port.cpp:211");
        let x3360 = ctx._sub(
            x70,
            x222,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:82",
        );
        let x3361 = ctx._mul(
            x3360,
            x2240,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:82",
        );
        let x3362 = ctx._mul(
            x222,
            x2273,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:82",
        );
        let x3363 = ctx._add(
            x3361,
            x3362,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:82",
        );
        let x3364 = ctx._mul(
            x222,
            x2240,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:83",
        );
        let x3365 = ctx._mul(
            x3360,
            x3148,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:83",
        );
        let x3366 = ctx._add(
            x3364,
            x3365,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:83",
        );
        let x3367 = ctx._mul(
            x3366,
            x13,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:84",
        );
        let x3368 = ctx._add(
            x3363,
            x3367,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:84",
        );
        let x3369 = ctx._sub(
            x1030,
            x3368,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:84",
        );
        let x3370 = ctx._and_eqz(
            x3359,
            x3369,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:84",
        );
        let x3371 = ctx._mul(
            x3173,
            x1030,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:90",
        );
        let x3372 = ctx._mul(
            x223,
            x172,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:90",
        );
        let x3373 = ctx._add(
            x3371,
            x3372,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:90",
        );
        let x3374 = ctx._mul(
            x223,
            x1030,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:91",
        );
        let x3375 = ctx._mul(
            x3173,
            x175,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:91",
        );
        let x3376 = ctx._add(
            x3374,
            x3375,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:91",
        );
        let x3377 = ctx._sub(
            x3373,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3378 = ctx._mul(x3377, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3379 = ctx._sub(
            x1040,
            x3378,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3380 = ctx._and_eqz(
            x3370,
            x3379,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3381 = ctx._add(
            x3376,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3382 = ctx._sub(
            x3381,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3383 = ctx._mul(x3382, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3384 = ctx._sub(
            x1029,
            x3383,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3385 = ctx._and_eqz(
            x3380,
            x3384,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3386 = ctx._and_eqz(
            x3385,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3387 = ctx._and_eqz(
            x3386,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3388 = ctx._and_eqz(
            x3387,
            x996,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3389 = ctx._and_eqz(
            x3388,
            x2101,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3390 = ctx._and_eqz(
            x3389,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3391 = ctx._and_eqz(
            x3390,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3392 = ctx._and_cond(
            x3351,
            x1280,
            x3391,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:68",
        );
        let x3393 = ctx._and_eqz(
            x3359,
            x222,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:87",
        );
        let x3394 = ctx._add(
            x3174,
            x3372,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:90",
        );
        let x3395 = ctx._mul(
            x223,
            x2256,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:91",
        );
        let x3396 = ctx._add(
            x3395,
            x3375,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:91",
        );
        let x3397 = ctx._sub(
            x3394,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3398 = ctx._mul(x3397, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3399 = ctx._sub(
            x1040,
            x3398,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3400 = ctx._and_eqz(
            x3393,
            x3399,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3401 = ctx._add(
            x3396,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3402 = ctx._sub(
            x3401,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3403 = ctx._mul(x3402, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3404 = ctx._sub(
            x1029,
            x3403,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3405 = ctx._and_eqz(
            x3400,
            x3404,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3406 = ctx._and_eqz(
            x3405,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x3407 = ctx._and_eqz(
            x3406,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x3408 = ctx._and_eqz(
            x3407,
            x996,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x3409 = ctx._and_eqz(
            x3408,
            x2101,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x3410 = ctx._and_eqz(
            x3409,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x3411 = ctx._and_eqz(
            x3410,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x3412 = ctx._and_cond(
            x3392,
            x1291,
            x3411,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:69",
        );
        let x3413 = ctx._and_eqz(
            x3052,
            x74,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x3414 = ctx._and_eqz(
            x3413,
            x76,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:21",
        );
        let x3415 = ctx._and_eqz(
            x3414,
            x2258,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x3416 = ctx._and_eqz(
            x3415,
            x2291,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x3417 = ctx._and_eqz(x3416, x2293, "circuits/rv32im-legacy/port.cpp:211");
        let x3418 = ctx._and_eqz(
            x3417,
            x839,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:76",
        );
        let x3419 = ctx._sub(
            x2225,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3420 = ctx._mul(x3419, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3421 = ctx._sub(
            x1040,
            x3420,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3422 = ctx._and_eqz(
            x3418,
            x3421,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3423 = ctx._add(
            x2226,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3424 = ctx._sub(
            x3423,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3425 = ctx._mul(x3424, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3426 = ctx._sub(
            x1029,
            x3425,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3427 = ctx._and_eqz(
            x3422,
            x3426,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3428 = ctx._and_eqz(
            x3427,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x3429 = ctx._and_eqz(
            x3428,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x3430 = ctx._and_eqz(
            x3429,
            x996,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x3431 = ctx._and_eqz(
            x3430,
            x2101,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x3432 = ctx._and_eqz(
            x3431,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x3433 = ctx._and_eqz(
            x3432,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x3434 = ctx._and_cond(
            x3412,
            x1292,
            x3433,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:70",
        );
        let x3435 = ctx._sub(
            x70,
            x1033,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3436 = ctx._sub(
            x1121,
            x3435,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3437 = ctx._and_eqz(
            x2390,
            x3436,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3438 = ctx._and_eqz(
            x3437,
            x995,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3439 = ctx._and_eqz(
            x3438,
            x996,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3440 = ctx._and_eqz(
            x3439,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3441 = ctx._mul(x1121, x2168, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x3442 = ctx._mul(x1121, x2169, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x3443 = ctx._add(x2191, x3441, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3444 = ctx._add(x2213, x3442, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3445 = ctx._sub(
            x70,
            x1121,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:95",
        );
        let x3446 = ctx._mul(x3445, x3, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x3447 = ctx._add(x3443, x3446, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3448 = ctx._sub(
            x1002,
            x3447,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3449 = ctx._and_eqz(
            x3440,
            x3448,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3450 = ctx._sub(
            x1005,
            x3444,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3451 = ctx._and_eqz(
            x3449,
            x3450,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3452 = ctx._and_cond(
            x3434,
            x1303,
            x3451,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:71",
        );
        let x3453 = ctx._mul(x3445, x2168, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x3454 = ctx._mul(x3445, x2169, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x3455 = ctx._add(x2191, x3453, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3456 = ctx._add(x2213, x3454, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3457 = ctx._sub(
            x70,
            x3445,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:95",
        );
        let x3458 = ctx._mul(x3457, x3, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x3459 = ctx._add(x3455, x3458, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3460 = ctx._sub(
            x1002,
            x3459,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x3461 = ctx._and_eqz(
            x3440,
            x3460,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x3462 = ctx._sub(
            x1005,
            x3456,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x3463 = ctx._and_eqz(
            x3461,
            x3462,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x3464 = ctx._and_cond(
            x3452,
            x1304,
            x3463,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:72",
        );
        let x3465 = ctx._and_eqz(
            x3464,
            x2840,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x3466 = ctx._and_eqz(
            x3465,
            x2843,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x3467 = ctx._and_eqz(
            x3466,
            x2846,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x3468 = ctx._and_eqz(
            x3467,
            x2849,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x3469 = ctx._and_eqz(
            x3468,
            x2853,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:109",
        );
        let x3470 = ctx._and_eqz(
            x3469,
            x2863,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x3471 = ctx._and_eqz(
            x3470,
            x2869,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:114",
        );
        let x3472 = ctx._and_eqz(
            x3471,
            x410,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3473 = ctx._and_eqz(
            x3472,
            x417,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3474 = ctx._and_eqz(
            x3473,
            x424,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3475 = ctx._and_eqz(
            x3474,
            x431,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3476 = ctx._and_eqz(
            x3475,
            x438,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3477 = ctx._and_eqz(
            x3476,
            x445,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3478 = ctx._and_eqz(
            x3477,
            x452,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3479 = ctx._and_eqz(
            x3478,
            x459,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3480 = ctx._and_eqz(
            x3479,
            x466,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3481 = ctx._and_eqz(
            x3480,
            x473,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3482 = ctx._and_eqz(
            x3481,
            x480,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3483 = ctx._and_eqz(
            x3482,
            x487,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3484 = ctx._and_eqz(
            x3483,
            x494,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3485 = ctx._and_eqz(
            x3484,
            x501,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3486 = ctx._and_eqz(
            x3485,
            x508,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3487 = ctx._and_eqz(
            x3486,
            x515,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3488 = ctx._and_eqz(
            x3487,
            x523,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3489 = ctx._and_eqz(
            x3488,
            x530,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3490 = ctx._and_eqz(
            x3489,
            x537,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3491 = ctx._and_eqz(
            x3490,
            x544,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3492 = ctx._and_eqz(
            x3491,
            x551,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3493 = ctx._and_eqz(
            x3492,
            x558,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3494 = ctx._and_eqz(
            x3493,
            x565,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3495 = ctx._and_eqz(
            x3494,
            x572,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3496 = ctx._and_eqz(
            x3495,
            x580,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3497 = ctx._and_eqz(
            x3496,
            x587,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3498 = ctx._and_eqz(
            x3497,
            x594,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3499 = ctx._and_eqz(
            x3498,
            x601,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3500 = ctx._and_eqz(
            x3499,
            x608,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3501 = ctx._and_eqz(
            x3500,
            x615,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3502 = ctx._and_eqz(
            x3501,
            x622,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3503 = ctx._and_eqz(
            x3502,
            x629,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3504 = ctx._and_eqz(
            x3503,
            x1865,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3505 = ctx._and_eqz(
            x3504,
            x1868,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3506 = ctx._and_eqz(
            x3505,
            x1871,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3507 = ctx._and_eqz(
            x3506,
            x1874,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3508 = ctx._and_eqz(
            x3507,
            x1877,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3509 = ctx._and_eqz(
            x3508,
            x1880,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3510 = ctx._and_eqz(
            x3509,
            x1883,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3511 = ctx._and_eqz(
            x3510,
            x1886,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3512 = ctx._and_eqz(
            x3511,
            x1889,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3513 = ctx._and_eqz(
            x3512,
            x1892,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3514 = ctx._and_eqz(
            x3513,
            x1895,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3515 = ctx._and_eqz(
            x3514,
            x1898,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3516 = ctx._and_eqz(
            x3515,
            x1901,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3517 = ctx._and_eqz(
            x3516,
            x1904,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3518 = ctx._and_eqz(
            x3517,
            x1907,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3519 = ctx._and_eqz(
            x3518,
            x1910,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3520 = ctx._and_eqz(
            x3519,
            x1913,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3521 = ctx._and_eqz(
            x3520,
            x1916,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3522 = ctx._and_eqz(
            x3521,
            x1919,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3523 = ctx._and_eqz(
            x3522,
            x1922,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3524 = ctx._and_eqz(
            x3523,
            x1925,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3525 = ctx._and_eqz(
            x3524,
            x1928,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3526 = ctx._and_eqz(
            x3525,
            x1931,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3527 = ctx._and_eqz(
            x3526,
            x1934,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3528 = ctx._and_eqz(
            x3527,
            x1937,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3529 = ctx._and_eqz(
            x3528,
            x1940,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3530 = ctx._and_eqz(
            x3529,
            x1943,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3531 = ctx._and_eqz(
            x3530,
            x1946,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3532 = ctx._and_eqz(
            x3531,
            x1949,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3533 = ctx._and_eqz(
            x3532,
            x1952,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3534 = ctx._and_eqz(
            x3533,
            x1955,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3535 = ctx._and_eqz(
            x3534,
            x1958,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3536 = ctx._and_eqz(
            x3535,
            x2936,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3537 = ctx._and_eqz(
            x3536,
            x2939,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3538 = ctx._and_eqz(
            x3537,
            x2942,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3539 = ctx._and_eqz(
            x3538,
            x2945,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3540 = ctx._and_eqz(
            x3539,
            x2948,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3541 = ctx._and_eqz(
            x3540,
            x2951,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3542 = ctx._and_eqz(
            x3541,
            x2954,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3543 = ctx._and_eqz(
            x3542,
            x2957,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3544 = ctx._and_eqz(
            x3543,
            x1994,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3545 = ctx._and_eqz(
            x3544,
            x1997,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3546 = ctx._and_eqz(
            x3545,
            x2000,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3547 = ctx._and_eqz(
            x3546,
            x2003,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3548 = ctx._and_eqz(
            x3547,
            x2006,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3549 = ctx._and_eqz(
            x3548,
            x2009,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3550 = ctx._and_eqz(
            x3549,
            x2012,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3551 = ctx._and_eqz(
            x3550,
            x2015,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3552 = ctx._and_eqz(
            x3551,
            x2027,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3553 = ctx._and_eqz(
            x3552,
            x2030,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3554 = ctx._and_eqz(
            x3553,
            x2033,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3555 = ctx._and_eqz(
            x3554,
            x2036,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3556 = ctx._and_eqz(
            x3555,
            x2039,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3557 = ctx._and_eqz(
            x3556,
            x2042,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3558 = ctx._and_eqz(
            x3557,
            x2045,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3559 = ctx._and_eqz(
            x3558,
            x2048,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3560 = ctx._and_eqz(
            x3559,
            x2060,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3561 = ctx._and_eqz(
            x3560,
            x2063,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3562 = ctx._and_eqz(
            x3561,
            x2066,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3563 = ctx._and_eqz(
            x3562,
            x2069,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3564 = ctx._and_eqz(
            x3563,
            x2072,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3565 = ctx._and_eqz(
            x3564,
            x2075,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3566 = ctx._and_eqz(
            x3565,
            x2078,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3567 = ctx._and_eqz(
            x3566,
            x2081,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3568 = ctx._and_eqz(
            x3567,
            x2126,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3569 = ctx._and_eqz(
            x3568,
            x2129,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3570 = ctx._and_eqz(
            x3569,
            x2132,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3571 = ctx._and_eqz(
            x3570,
            x2135,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3572 = ctx._and_eqz(
            x3571,
            x2140,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3573 = ctx._and_eqz(
            x3572,
            x2111,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:28",
        );
        let x3574 = ctx._and_eqz(
            x3573,
            x2114,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:29",
        );
        let x3575 = ctx._and_eqz(
            x3574,
            x2143,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:30",
        );
        let x3576 = ctx._and_eqz(
            x3575,
            x2146,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:31",
        );
        let x3577 = ctx._and_eqz(
            x3576,
            x2993,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:36",
        );
        let x3578 = ctx._and_eqz(
            x3577,
            x2996,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:37",
        );
        let x3579 = ctx._and_cond(
            x3311,
            x82,
            x3578,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:114",
        );
        let x3580 = ctx._and_eqz(
            x2808,
            x996,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x3581 = ctx._and_eqz(
            x3580,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x3582 = ctx._and_eqz(
            x3581,
            x3448,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x3583 = ctx._and_eqz(
            x3582,
            x3450,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x3584 = ctx._and_cond(
            x71,
            x1267,
            x3583,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:73",
        );
        let x3585 = ctx._and_eqz(
            x3581,
            x3460,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:74",
        );
        let x3586 = ctx._and_eqz(
            x3585,
            x3462,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:74",
        );
        let x3587 = ctx._and_cond(
            x3584,
            x1268,
            x3586,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:74",
        );
        let x3588 = ctx._and_eqz(
            x2817,
            x996,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x3589 = ctx._and_eqz(
            x3588,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x3590 = ctx._and_eqz(
            x3589,
            x3448,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x3591 = ctx._and_eqz(
            x3590,
            x3450,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x3592 = ctx._and_cond(
            x3587,
            x1279,
            x3591,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:75",
        );
        let x3593 = ctx._and_eqz(
            x3589,
            x3460,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:76",
        );
        let x3594 = ctx._and_eqz(
            x3593,
            x3462,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:76",
        );
        let x3595 = ctx._and_cond(
            x3592,
            x1280,
            x3594,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:76",
        );
        let x3596 = ctx._sub(
            x2372,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3597 = ctx._mul(x3596, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3598 = ctx._sub(
            x1040,
            x3597,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3599 = ctx._and_eqz(
            x2294,
            x3598,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3600 = ctx._add(
            x2213,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3601 = ctx._sub(
            x3600,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3602 = ctx._mul(x3601, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3603 = ctx._sub(
            x1029,
            x3602,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3604 = ctx._and_eqz(
            x3599,
            x3603,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3605 = ctx._and_eqz(
            x3604,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x3606 = ctx._and_eqz(
            x3605,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x3607 = ctx._and_eqz(
            x3606,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x3608 = ctx._and_eqz(
            x3607,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x3609 = ctx._add(x2191, x2168, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3610 = ctx._add(x2213, x2169, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x3611 = ctx._sub(
            x1002,
            x3609,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x3612 = ctx._and_eqz(
            x3608,
            x3611,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x3613 = ctx._sub(
            x1005,
            x3610,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x3614 = ctx._and_eqz(
            x3612,
            x3613,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x3615 = ctx._and_cond(
            x3595,
            x1291,
            x3614,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:77",
        );
        let x3616 = ctx._sub(
            x1002,
            x3042,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x3617 = ctx._and_eqz(
            x3608,
            x3616,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x3618 = ctx._sub(
            x1005,
            x3043,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x3619 = ctx._and_eqz(
            x3617,
            x3618,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x3620 = ctx._and_cond(
            x3615,
            x1292,
            x3619,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:78",
        );
        let x3621 = ctx._sub(
            x2168,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3622 = ctx._mul(x3621, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3623 = ctx._sub(
            x1040,
            x3622,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3624 = ctx._and_eqz(
            x2294,
            x3623,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3625 = ctx._add(
            x2169,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3626 = ctx._sub(
            x3625,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3627 = ctx._mul(x3626, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3628 = ctx._sub(
            x1029,
            x3627,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3629 = ctx._and_eqz(
            x3624,
            x3628,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3630 = ctx._and_eqz(
            x3629,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x3631 = ctx._and_eqz(
            x3630,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x3632 = ctx._and_eqz(
            x3631,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x3633 = ctx._and_eqz(
            x3632,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x3634 = ctx._and_eqz(
            x3633,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x3635 = ctx._and_eqz(
            x3634,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x3636 = ctx._and_cond(
            x3620,
            x1303,
            x3635,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:79",
        );
        let x3637 = ctx._sub(
            x3609,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3638 = ctx._mul(x3637, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x3639 = ctx._sub(
            x1040,
            x3638,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3640 = ctx._and_eqz(
            x2294,
            x3639,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x3641 = ctx._add(
            x3610,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3642 = ctx._sub(
            x3641,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3643 = ctx._mul(x3642, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x3644 = ctx._sub(
            x1029,
            x3643,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3645 = ctx._and_eqz(
            x3640,
            x3644,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x3646 = ctx._and_eqz(
            x3645,
            x2366,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x3647 = ctx._and_eqz(
            x3646,
            x2368,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x3648 = ctx._and_eqz(
            x3647,
            x2098,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x3649 = ctx._and_eqz(
            x3648,
            x999,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x3650 = ctx._and_eqz(
            x3649,
            x2373,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x3651 = ctx._and_eqz(
            x3650,
            x2375,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x3652 = ctx._and_cond(
            x3636,
            x1304,
            x3651,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:80",
        );
        let x3653 = ctx._and_eqz(
            x3652,
            x2840,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x3654 = ctx._and_eqz(
            x3653,
            x2843,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x3655 = ctx._and_eqz(
            x3654,
            x2846,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x3656 = ctx._and_eqz(
            x3655,
            x2849,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x3657 = ctx._and_eqz(
            x3656,
            x2853,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:109",
        );
        let x3658 = ctx._and_eqz(
            x3657,
            x2863,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:113",
        );
        let x3659 = ctx._and_eqz(
            x3658,
            x2869,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.cpp:114",
        );
        let x3660 = ctx._and_eqz(
            x3659,
            x410,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3661 = ctx._and_eqz(
            x3660,
            x417,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3662 = ctx._and_eqz(
            x3661,
            x424,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3663 = ctx._and_eqz(
            x3662,
            x431,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3664 = ctx._and_eqz(
            x3663,
            x438,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3665 = ctx._and_eqz(
            x3664,
            x445,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3666 = ctx._and_eqz(
            x3665,
            x452,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3667 = ctx._and_eqz(
            x3666,
            x459,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3668 = ctx._and_eqz(
            x3667,
            x466,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3669 = ctx._and_eqz(
            x3668,
            x473,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3670 = ctx._and_eqz(
            x3669,
            x480,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3671 = ctx._and_eqz(
            x3670,
            x487,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3672 = ctx._and_eqz(
            x3671,
            x494,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3673 = ctx._and_eqz(
            x3672,
            x501,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3674 = ctx._and_eqz(
            x3673,
            x508,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3675 = ctx._and_eqz(
            x3674,
            x515,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3676 = ctx._and_eqz(
            x3675,
            x523,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3677 = ctx._and_eqz(
            x3676,
            x530,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3678 = ctx._and_eqz(
            x3677,
            x537,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3679 = ctx._and_eqz(
            x3678,
            x544,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3680 = ctx._and_eqz(
            x3679,
            x551,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3681 = ctx._and_eqz(
            x3680,
            x558,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3682 = ctx._and_eqz(
            x3681,
            x565,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3683 = ctx._and_eqz(
            x3682,
            x572,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3684 = ctx._and_eqz(
            x3683,
            x580,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3685 = ctx._and_eqz(
            x3684,
            x587,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3686 = ctx._and_eqz(
            x3685,
            x594,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3687 = ctx._and_eqz(
            x3686,
            x601,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3688 = ctx._and_eqz(
            x3687,
            x608,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3689 = ctx._and_eqz(
            x3688,
            x615,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3690 = ctx._and_eqz(
            x3689,
            x622,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3691 = ctx._and_eqz(
            x3690,
            x629,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:24",
        );
        let x3692 = ctx._and_eqz(
            x3691,
            x1865,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3693 = ctx._and_eqz(
            x3692,
            x1868,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3694 = ctx._and_eqz(
            x3693,
            x1871,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3695 = ctx._and_eqz(
            x3694,
            x1874,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3696 = ctx._and_eqz(
            x3695,
            x1877,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3697 = ctx._and_eqz(
            x3696,
            x1880,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3698 = ctx._and_eqz(
            x3697,
            x1883,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3699 = ctx._and_eqz(
            x3698,
            x1886,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3700 = ctx._and_eqz(
            x3699,
            x1889,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3701 = ctx._and_eqz(
            x3700,
            x1892,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3702 = ctx._and_eqz(
            x3701,
            x1895,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3703 = ctx._and_eqz(
            x3702,
            x1898,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3704 = ctx._and_eqz(
            x3703,
            x1901,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3705 = ctx._and_eqz(
            x3704,
            x1904,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3706 = ctx._and_eqz(
            x3705,
            x1907,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3707 = ctx._and_eqz(
            x3706,
            x1910,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3708 = ctx._and_eqz(
            x3707,
            x1913,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3709 = ctx._and_eqz(
            x3708,
            x1916,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3710 = ctx._and_eqz(
            x3709,
            x1919,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3711 = ctx._and_eqz(
            x3710,
            x1922,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3712 = ctx._and_eqz(
            x3711,
            x1925,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3713 = ctx._and_eqz(
            x3712,
            x1928,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3714 = ctx._and_eqz(
            x3713,
            x1931,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3715 = ctx._and_eqz(
            x3714,
            x1934,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3716 = ctx._and_eqz(
            x3715,
            x1937,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3717 = ctx._and_eqz(
            x3716,
            x1940,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3718 = ctx._and_eqz(
            x3717,
            x1943,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3719 = ctx._and_eqz(
            x3718,
            x1946,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3720 = ctx._and_eqz(
            x3719,
            x1949,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3721 = ctx._and_eqz(
            x3720,
            x1952,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3722 = ctx._and_eqz(
            x3721,
            x1955,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3723 = ctx._and_eqz(
            x3722,
            x1958,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:25",
        );
        let x3724 = ctx._and_eqz(
            x3723,
            x2936,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3725 = ctx._and_eqz(
            x3724,
            x2939,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3726 = ctx._and_eqz(
            x3725,
            x2942,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3727 = ctx._and_eqz(
            x3726,
            x2945,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3728 = ctx._and_eqz(
            x3727,
            x2948,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3729 = ctx._and_eqz(
            x3728,
            x2951,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3730 = ctx._and_eqz(
            x3729,
            x2954,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3731 = ctx._and_eqz(
            x3730,
            x2957,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3732 = ctx._and_eqz(
            x3731,
            x1994,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3733 = ctx._and_eqz(
            x3732,
            x1997,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3734 = ctx._and_eqz(
            x3733,
            x2000,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3735 = ctx._and_eqz(
            x3734,
            x2003,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3736 = ctx._and_eqz(
            x3735,
            x2006,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3737 = ctx._and_eqz(
            x3736,
            x2009,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3738 = ctx._and_eqz(
            x3737,
            x2012,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3739 = ctx._and_eqz(
            x3738,
            x2015,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3740 = ctx._and_eqz(
            x3739,
            x2027,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3741 = ctx._and_eqz(
            x3740,
            x2030,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3742 = ctx._and_eqz(
            x3741,
            x2033,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3743 = ctx._and_eqz(
            x3742,
            x2036,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3744 = ctx._and_eqz(
            x3743,
            x2039,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3745 = ctx._and_eqz(
            x3744,
            x2042,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3746 = ctx._and_eqz(
            x3745,
            x2045,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3747 = ctx._and_eqz(
            x3746,
            x2048,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3748 = ctx._and_eqz(
            x3747,
            x2060,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3749 = ctx._and_eqz(
            x3748,
            x2063,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3750 = ctx._and_eqz(
            x3749,
            x2066,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3751 = ctx._and_eqz(
            x3750,
            x2069,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3752 = ctx._and_eqz(
            x3751,
            x2072,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3753 = ctx._and_eqz(
            x3752,
            x2075,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3754 = ctx._and_eqz(
            x3753,
            x2078,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3755 = ctx._and_eqz(
            x3754,
            x2081,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:26",
        );
        let x3756 = ctx._and_eqz(
            x3755,
            x2126,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3757 = ctx._and_eqz(
            x3756,
            x2129,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3758 = ctx._and_eqz(
            x3757,
            x2132,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3759 = ctx._and_eqz(
            x3758,
            x2135,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3760 = ctx._and_eqz(
            x3759,
            x2140,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:27",
        );
        let x3761 = ctx._and_eqz(
            x3760,
            x2111,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:28",
        );
        let x3762 = ctx._and_eqz(
            x3761,
            x2114,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:29",
        );
        let x3763 = ctx._and_eqz(
            x3762,
            x2143,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:30",
        );
        let x3764 = ctx._and_eqz(
            x3763,
            x2146,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:31",
        );
        let x3765 = ctx._and_eqz(
            x3764,
            x2993,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:36",
        );
        let x3766 = ctx._and_eqz(
            x3765,
            x2996,
            "external/risc0/risc0/zkvm/circuit/compute_cycle.h:37",
        );
        let x3767 = ctx._and_cond(
            x3579,
            x85,
            x3766,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:119",
        );
        let x3768 = ctx._get(
            data,
            32,
            1,
            227,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3769 = ctx._get(
            data,
            33,
            1,
            233,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3770 = ctx._mul(x3769, x1, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3771 = ctx._add(
            x3768,
            x3770,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3772 = ctx._mul(x1042, x3, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3773 = ctx._add(
            x3771,
            x3772,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3774 = ctx._mul(x1043, x6, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3775 = ctx._add(
            x3773,
            x3774,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3776 = ctx._mul(x1050, x11, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3777 = ctx._add(
            x3775,
            x3776,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3778 = ctx._mul(x1051, x26, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3779 = ctx._add(
            x3777,
            x3778,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3780 = ctx._mul(x1062, x12, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3781 = ctx._add(
            x3779,
            x3780,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3782 = ctx._mul(x1063, x27, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3783 = ctx._add(
            x3781,
            x3782,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3784 = ctx._mul(x1074, x13, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3785 = ctx._add(
            x3783,
            x3784,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3786 = ctx._mul(x1075, x28, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3787 = ctx._add(
            x3785,
            x3786,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3788 = ctx._mul(x1086, x14, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3789 = ctx._add(
            x3787,
            x3788,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3790 = ctx._mul(x1087, x29, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3791 = ctx._add(
            x3789,
            x3790,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3792 = ctx._mul(x1098, x15, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3793 = ctx._add(
            x3791,
            x3792,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3794 = ctx._mul(x1099, x30, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3795 = ctx._add(
            x3793,
            x3794,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3796 = ctx._mul(x1110, x16, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3797 = ctx._add(
            x3795,
            x3796,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3798 = ctx._mul(x1111, x31, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3799 = ctx._add(
            x3797,
            x3798,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3800 = ctx._mul(x1124, x1, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3801 = ctx._add(
            x1123,
            x3800,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3802 = ctx._mul(x1135, x3, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3803 = ctx._add(
            x3801,
            x3802,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3804 = ctx._mul(x1136, x6, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3805 = ctx._add(
            x3803,
            x3804,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3806 = ctx._mul(x1147, x11, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3807 = ctx._add(
            x3805,
            x3806,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3808 = ctx._mul(x1148, x26, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3809 = ctx._add(
            x3807,
            x3808,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3810 = ctx._mul(x1159, x12, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3811 = ctx._add(
            x3809,
            x3810,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3812 = ctx._mul(x1160, x27, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3813 = ctx._add(
            x3811,
            x3812,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3814 = ctx._mul(x1171, x13, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3815 = ctx._add(
            x3813,
            x3814,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3816 = ctx._mul(x1172, x28, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3817 = ctx._add(
            x3815,
            x3816,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3818 = ctx._mul(x1183, x14, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3819 = ctx._add(
            x3817,
            x3818,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3820 = ctx._mul(x1184, x29, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3821 = ctx._add(
            x3819,
            x3820,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3822 = ctx._mul(x1195, x15, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3823 = ctx._add(
            x3821,
            x3822,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3824 = ctx._mul(x1196, x30, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3825 = ctx._add(
            x3823,
            x3824,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3826 = ctx._mul(x1207, x16, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3827 = ctx._add(
            x3825,
            x3826,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3828 = ctx._mul(x1208, x31, "external/risc0/risc0/zkvm/circuit/types.h:182");
        let x3829 = ctx._add(
            x3827,
            x3828,
            "external/risc0/risc0/zkvm/circuit/types.h:182",
        );
        let x3830 = ctx._sub(
            x2166,
            x243,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3831 = ctx._mul(
            x3830,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3832 = ctx._and_eqz(
            x71,
            x3831,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3833 = ctx._mul(
            x247,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3834 = ctx._add(
            x244,
            x3833,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3835 = ctx._mul(
            x250,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3836 = ctx._add(
            x3834,
            x3835,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3837 = ctx._mul(
            x253,
            x12,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3838 = ctx._add(
            x3836,
            x3837,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3839 = ctx._mul(
            x256,
            x13,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3840 = ctx._add(
            x3838,
            x3839,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3841 = ctx._mul(
            x259,
            x14,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3842 = ctx._add(
            x3840,
            x3841,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3843 = ctx._add(
            x3842,
            x3067,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3844 = ctx._mul(
            x265,
            x16,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3845 = ctx._add(
            x3843,
            x3844,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3846 = ctx._sub(
            x2167,
            x3845,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3847 = ctx._mul(
            x3846,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3848 = ctx._and_eqz(
            x3832,
            x3847,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3849 = ctx._add(
            x521,
            x979,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3850 = ctx._mul(
            x195,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3851 = ctx._add(
            x3849,
            x3850,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3852 = ctx._mul(
            x198,
            x12,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3853 = ctx._add(
            x3851,
            x3852,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3854 = ctx._mul(
            x201,
            x13,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3855 = ctx._add(
            x3853,
            x3854,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3856 = ctx._mul(
            x204,
            x14,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3857 = ctx._add(
            x3855,
            x3856,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3858 = ctx._mul(
            x207,
            x15,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3859 = ctx._add(
            x3857,
            x3858,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3860 = ctx._mul(
            x210,
            x16,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3861 = ctx._add(
            x3859,
            x3860,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3862 = ctx._sub(
            x2225,
            x3861,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3863 = ctx._mul(
            x3862,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3864 = ctx._and_eqz(
            x3848,
            x3863,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3865 = ctx._mul(
            x214,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3866 = ctx._add(
            x578,
            x3865,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3867 = ctx._mul(
            x215,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3868 = ctx._add(
            x3866,
            x3867,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3869 = ctx._mul(
            x218,
            x12,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3870 = ctx._add(
            x3868,
            x3869,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3871 = ctx._add(
            x3870,
            x950,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3872 = ctx._mul(
            x272,
            x14,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3873 = ctx._add(
            x3871,
            x3872,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3874 = ctx._mul(
            x274,
            x15,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3875 = ctx._add(
            x3873,
            x3874,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3876 = ctx._mul(
            x275,
            x16,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3877 = ctx._add(
            x3875,
            x3876,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3878 = ctx._sub(
            x2226,
            x3877,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3879 = ctx._mul(
            x3878,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3880 = ctx._and_eqz(
            x3864,
            x3879,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x3881 = ctx._mul(
            x1029,
            x1,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:38",
        );
        let x3882 = ctx._add(
            x1040,
            x3881,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:38",
        );
        let x3883 = ctx._sub(
            x68,
            x3882,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:38",
        );
        let x3884 = ctx._mul(
            x3883,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:38",
        );
        let x3885 = ctx._and_eqz(
            x3880,
            x3884,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:38",
        );
        let x3886 = ctx._mul(
            x1011,
            x1,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:45",
        );
        let x3887 = ctx._add(
            x1008,
            x3886,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:45",
        );
        let x3888 = ctx._sub(
            x68,
            x3887,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:45",
        );
        let x3889 = ctx._mul(
            x3888,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:45",
        );
        let x3890 = ctx._and_eqz(
            x3885,
            x3889,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:45",
        );
        let x3891 = ctx._mul(
            x237,
            x3857,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3892 = ctx._mul(
            x299,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3893 = ctx._add(
            x297,
            x3892,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3894 = ctx._mul(
            x301,
            x11,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3895 = ctx._add(
            x3893,
            x3894,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3896 = ctx._mul(
            x303,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3897 = ctx._add(
            x3895,
            x3896,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3898 = ctx._mul(
            x305,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3899 = ctx._add(
            x3897,
            x3898,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3900 = ctx._mul(
            x307,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3901 = ctx._add(
            x3899,
            x3900,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3902 = ctx._mul(
            x309,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3903 = ctx._add(
            x3901,
            x3902,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3904 = ctx._mul(
            x311,
            x16,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3905 = ctx._add(
            x3903,
            x3904,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3906 = ctx._mul(
            x313,
            x17,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3907 = ctx._add(
            x3905,
            x3906,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3908 = ctx._mul(
            x315,
            x18,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3909 = ctx._add(
            x3907,
            x3908,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3910 = ctx._mul(
            x317,
            x19,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3911 = ctx._add(
            x3909,
            x3910,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3912 = ctx._mul(
            x319,
            x20,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3913 = ctx._add(
            x3911,
            x3912,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3914 = ctx._sub(
            x3891,
            x3913,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3915 = ctx._mul(
            x3914,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3916 = ctx._sub(
            x3915,
            x281,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x3917 = ctx._mul(
            x3916,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x3918 = ctx._and_eqz(
            x3890,
            x3917,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x3919 = ctx._mul(
            x311,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3920 = ctx._add(
            x309,
            x3919,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3921 = ctx._add(
            x3920,
            x1494,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3922 = ctx._mul(
            x315,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3923 = ctx._add(
            x3921,
            x3922,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3924 = ctx._mul(
            x317,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3925 = ctx._add(
            x3923,
            x3924,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3926 = ctx._mul(
            x319,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3927 = ctx._add(
            x3925,
            x3926,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3928 = ctx._mul(
            x3915,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3929 = ctx._add(
            x3927,
            x3928,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3930 = ctx._add(
            x207,
            x917,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3931 = ctx._add(
            x3930,
            x942,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3932 = ctx._mul(
            x214,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3933 = ctx._add(
            x3931,
            x3932,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3934 = ctx._mul(
            x215,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3935 = ctx._add(
            x3933,
            x3934,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3936 = ctx._mul(
            x218,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3937 = ctx._add(
            x3935,
            x3936,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3938 = ctx._mul(
            x237,
            x3937,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3939 = ctx._add(
            x3929,
            x3938,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3940 = ctx._mul(
            x241,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3941 = ctx._add(
            x238,
            x3940,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3942 = ctx._mul(
            x244,
            x11,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3943 = ctx._add(
            x3941,
            x3942,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3944 = ctx._mul(
            x247,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3945 = ctx._add(
            x3943,
            x3944,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3946 = ctx._add(
            x3945,
            x3059,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3947 = ctx._mul(
            x253,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3948 = ctx._add(
            x3946,
            x3947,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3949 = ctx._mul(
            x3948,
            x3857,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3950 = ctx._add(
            x3939,
            x3949,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3951 = ctx._mul(
            x323,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3952 = ctx._add(
            x321,
            x3951,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3953 = ctx._mul(
            x325,
            x11,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3954 = ctx._add(
            x3952,
            x3953,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3955 = ctx._mul(
            x327,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3956 = ctx._add(
            x3954,
            x3955,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3957 = ctx._add(
            x3956,
            x2274,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3958 = ctx._mul(
            x331,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3959 = ctx._add(
            x3957,
            x3958,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3960 = ctx._mul(
            x333,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3961 = ctx._add(
            x3959,
            x3960,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3962 = ctx._mul(
            x335,
            x16,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3963 = ctx._add(
            x3961,
            x3962,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3964 = ctx._mul(
            x337,
            x17,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3965 = ctx._add(
            x3963,
            x3964,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3966 = ctx._mul(
            x339,
            x18,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3967 = ctx._add(
            x3965,
            x3966,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3968 = ctx._mul(
            x341,
            x19,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3969 = ctx._add(
            x3967,
            x3968,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3970 = ctx._mul(
            x343,
            x20,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3971 = ctx._add(
            x3969,
            x3970,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3972 = ctx._sub(
            x3950,
            x3971,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3973 = ctx._mul(
            x3972,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x3974 = ctx._sub(
            x3973,
            x283,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x3975 = ctx._mul(
            x3974,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x3976 = ctx._and_eqz(
            x3918,
            x3975,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x3977 = ctx._mul(
            x335,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3978 = ctx._add(
            x333,
            x3977,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3979 = ctx._add(
            x3978,
            x3141,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3980 = ctx._mul(
            x339,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3981 = ctx._add(
            x3979,
            x3980,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3982 = ctx._mul(
            x341,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3983 = ctx._add(
            x3981,
            x3982,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3984 = ctx._mul(
            x343,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3985 = ctx._add(
            x3983,
            x3984,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3986 = ctx._mul(
            x3973,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3987 = ctx._add(
            x3985,
            x3986,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x3988 = ctx._mul(
            x272,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3989 = ctx._add(
            x270,
            x3988,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3990 = ctx._add(
            x3989,
            x3099,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3991 = ctx._add(
            x3990,
            x1429,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3992 = ctx._mul(
            x237,
            x3991,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3993 = ctx._add(
            x3987,
            x3992,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3994 = ctx._mul(
            x3948,
            x3937,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3995 = ctx._add(
            x3993,
            x3994,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3996 = ctx._mul(
            x259,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3997 = ctx._add(
            x256,
            x3996,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3998 = ctx._mul(
            x262,
            x11,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x3999 = ctx._add(
            x3997,
            x3998,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4000 = ctx._mul(
            x265,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4001 = ctx._add(
            x3999,
            x4000,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4002 = ctx._mul(
            x4001,
            x3857,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4003 = ctx._add(
            x3995,
            x4002,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4004 = ctx._add(
            x4003,
            x30,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:60",
        );
        let x4005 = ctx._mul(
            x361,
            x17,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4006 = ctx._add(
            x1453,
            x4005,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4007 = ctx._mul(
            x363,
            x18,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4008 = ctx._add(
            x4006,
            x4007,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4009 = ctx._mul(
            x365,
            x19,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4010 = ctx._add(
            x4008,
            x4009,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4011 = ctx._mul(
            x367,
            x20,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4012 = ctx._add(
            x4010,
            x4011,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4013 = ctx._sub(
            x4004,
            x4012,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4014 = ctx._mul(
            x4013,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4015 = ctx._sub(
            x4014,
            x285,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4016 = ctx._mul(
            x4015,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4017 = ctx._and_eqz(
            x3976,
            x4016,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4018 = ctx._mul(
            x359,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4019 = ctx._add(
            x357,
            x4018,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4020 = ctx._mul(
            x361,
            x11,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4021 = ctx._add(
            x4019,
            x4020,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4022 = ctx._mul(
            x363,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4023 = ctx._add(
            x4021,
            x4022,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4024 = ctx._mul(
            x365,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4025 = ctx._add(
            x4023,
            x4024,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4026 = ctx._mul(
            x367,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4027 = ctx._add(
            x4025,
            x4026,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4028 = ctx._mul(
            x4014,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4029 = ctx._add(
            x4027,
            x4028,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4030 = ctx._mul(
            x3948,
            x3991,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4031 = ctx._add(
            x4029,
            x4030,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4032 = ctx._mul(
            x4001,
            x3937,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4033 = ctx._add(
            x4031,
            x4032,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4034 = ctx._add(
            x4033,
            x62,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4035 = ctx._mul(
            x371,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4036 = ctx._add(
            x369,
            x4035,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4037 = ctx._mul(
            x373,
            x11,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4038 = ctx._add(
            x4036,
            x4037,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4039 = ctx._mul(
            x375,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4040 = ctx._add(
            x4038,
            x4039,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4041 = ctx._mul(
            x377,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4042 = ctx._add(
            x4040,
            x4041,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4043 = ctx._mul(
            x379,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4044 = ctx._add(
            x4042,
            x4043,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4045 = ctx._mul(
            x381,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4046 = ctx._add(
            x4044,
            x4045,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4047 = ctx._mul(
            x383,
            x16,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4048 = ctx._add(
            x4046,
            x4047,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4049 = ctx._mul(
            x385,
            x17,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4050 = ctx._add(
            x4048,
            x4049,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4051 = ctx._mul(
            x387,
            x18,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4052 = ctx._add(
            x4050,
            x4051,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4053 = ctx._mul(
            x389,
            x19,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4054 = ctx._add(
            x4052,
            x4053,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4055 = ctx._mul(
            x391,
            x20,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4056 = ctx._add(
            x4054,
            x4055,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4057 = ctx._sub(
            x4034,
            x4056,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4058 = ctx._mul(
            x4057,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4059 = ctx._sub(
            x4058,
            x287,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4060 = ctx._mul(
            x4059,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4061 = ctx._and_eqz(
            x4017,
            x4060,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4062 = ctx._mul(
            x383,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4063 = ctx._add(
            x381,
            x4062,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4064 = ctx._add(
            x4063,
            x2338,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4065 = ctx._mul(
            x387,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4066 = ctx._add(
            x4064,
            x4065,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4067 = ctx._mul(
            x389,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4068 = ctx._add(
            x4066,
            x4067,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4069 = ctx._mul(
            x391,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4070 = ctx._add(
            x4068,
            x4069,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4071 = ctx._mul(
            x4058,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4072 = ctx._add(
            x4070,
            x4071,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4073 = ctx._mul(
            x4001,
            x3991,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4074 = ctx._add(
            x4072,
            x4073,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4075 = ctx._add(
            x4074,
            x63,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:66",
        );
        let x4076 = ctx._mul(
            x395,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4077 = ctx._add(
            x393,
            x4076,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4078 = ctx._mul(
            x397,
            x11,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4079 = ctx._add(
            x4077,
            x4078,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4080 = ctx._mul(
            x399,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4081 = ctx._add(
            x4079,
            x4080,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4082 = ctx._mul(
            x401,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4083 = ctx._add(
            x4081,
            x4082,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4084 = ctx._mul(
            x403,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4085 = ctx._add(
            x4083,
            x4084,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4086 = ctx._mul(
            x405,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4087 = ctx._add(
            x4085,
            x4086,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4088 = ctx._mul(
            x407,
            x16,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4089 = ctx._add(
            x4087,
            x4088,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4090 = ctx._mul(
            x1038,
            x17,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4091 = ctx._add(
            x4089,
            x4090,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4092 = ctx._mul(
            x1018,
            x18,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4093 = ctx._add(
            x4091,
            x4092,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4094 = ctx._mul(
            x1019,
            x19,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4095 = ctx._add(
            x4093,
            x4094,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4096 = ctx._mul(
            x1022,
            x20,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4097 = ctx._add(
            x4095,
            x4096,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4098 = ctx._sub(
            x4075,
            x4097,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4099 = ctx._mul(
            x4098,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4100 = ctx._sub(
            x4099,
            x289,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4101 = ctx._mul(
            x4100,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4102 = ctx._and_eqz(
            x4061,
            x4101,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4103 = ctx._mul(
            x3952,
            x15,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4104 = ctx._add(
            x3901,
            x4103,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4105 = ctx._mul(
            x327,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4106 = ctx._add(
            x325,
            x4105,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4107 = ctx._mul(
            x329,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4108 = ctx._add(
            x4106,
            x4107,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4109 = ctx._mul(
            x331,
            x12,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4110 = ctx._add(
            x4108,
            x4109,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4111 = ctx._mul(
            x1445,
            x13,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4112 = ctx._add(
            x4110,
            x4111,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4113 = ctx._sub(
            x1121,
            x4104,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4114 = ctx._and_eqz(
            x4102,
            x4113,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4115 = ctx._sub(
            x995,
            x4112,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4116 = ctx._and_eqz(
            x4114,
            x4115,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4117 = ctx._and_cond(
            x77,
            x1267,
            x4116,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:97",
        );
        let x4118 = ctx._sub(
            x275,
            x3882,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:35",
        );
        let x4119 = ctx._mul(
            x4118,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:35",
        );
        let x4120 = ctx._and_eqz(
            x3880,
            x4119,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:35",
        );
        let x4121 = ctx._sub(
            x265,
            x3887,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:42",
        );
        let x4122 = ctx._mul(
            x4121,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:42",
        );
        let x4123 = ctx._and_eqz(
            x4120,
            x4122,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:42",
        );
        let x4124 = ctx._and_eqz(
            x4123,
            x3917,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4125 = ctx._and_eqz(
            x4124,
            x3975,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4126 = ctx._mul(
            x1029,
            x225,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:60",
        );
        let x4127 = ctx._mul(
            x1011,
            x3849,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:60",
        );
        let x4128 = ctx._add(
            x4126,
            x4127,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:60",
        );
        let x4129 = ctx._mul(
            x4128,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:60",
        );
        let x4130 = ctx._sub(
            x4004,
            x4129,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:60",
        );
        let x4131 = ctx._sub(
            x4130,
            x4012,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4132 = ctx._mul(
            x4131,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4133 = ctx._sub(
            x4132,
            x285,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4134 = ctx._mul(
            x4133,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4135 = ctx._and_eqz(
            x4125,
            x4134,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4136 = ctx._mul(
            x4132,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4137 = ctx._add(
            x4027,
            x4136,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4138 = ctx._add(
            x4137,
            x4030,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4139 = ctx._add(
            x4138,
            x4032,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4140 = ctx._add(
            x4139,
            x62,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4141 = ctx._mul(
            x229,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4142 = ctx._add(
            x226,
            x4141,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4143 = ctx._add(
            x4142,
            x844,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4144 = ctx._mul(
            x235,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4145 = ctx._add(
            x4143,
            x4144,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4146 = ctx._mul(
            x238,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4147 = ctx._add(
            x4145,
            x4146,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4148 = ctx._mul(
            x241,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4149 = ctx._add(
            x4147,
            x4148,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4150 = ctx._mul(
            x1029,
            x4149,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4151 = ctx._mul(
            x198,
            x3,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4152 = ctx._add(
            x195,
            x4151,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4153 = ctx._add(
            x4152,
            x877,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4154 = ctx._mul(
            x204,
            x12,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4155 = ctx._add(
            x4153,
            x4154,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4156 = ctx._mul(
            x207,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4157 = ctx._add(
            x4155,
            x4156,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4158 = ctx._mul(
            x210,
            x14,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4159 = ctx._add(
            x4157,
            x4158,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4160 = ctx._mul(
            x1011,
            x4159,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4161 = ctx._add(
            x4150,
            x4160,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4162 = ctx._sub(
            x4140,
            x4161,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4163 = ctx._sub(
            x4162,
            x4056,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4164 = ctx._mul(
            x4163,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4165 = ctx._sub(
            x4164,
            x287,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4166 = ctx._mul(
            x4165,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4167 = ctx._and_eqz(
            x4135,
            x4166,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4168 = ctx._mul(
            x4164,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4169 = ctx._add(
            x4070,
            x4168,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4170 = ctx._add(
            x4169,
            x4073,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4171 = ctx._add(
            x4170,
            x63,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:66",
        );
        let x4172 = ctx._mul(
            x1029,
            x3845,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:66",
        );
        let x4173 = ctx._mul(
            x1011,
            x3877,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:66",
        );
        let x4174 = ctx._add(
            x4172,
            x4173,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:66",
        );
        let x4175 = ctx._sub(
            x4171,
            x4174,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:66",
        );
        let x4176 = ctx._sub(
            x4175,
            x4097,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4177 = ctx._mul(
            x4176,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4178 = ctx._sub(
            x4177,
            x289,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4179 = ctx._mul(
            x4178,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4180 = ctx._and_eqz(
            x4167,
            x4179,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4181 = ctx._mul(
            x355,
            x3,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x4182 = ctx._add(
            x353,
            x4181,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x4183 = ctx._mul(
            x4044,
            x11,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x4184 = ctx._add(
            x4182,
            x4183,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x4185 = ctx._sub(
            x1121,
            x4184,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x4186 = ctx._and_eqz(
            x4180,
            x4185,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x4187 = ctx._sub(
            x995,
            x4089,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x4188 = ctx._and_eqz(
            x4186,
            x4187,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x4189 = ctx._and_cond(
            x4117,
            x1268,
            x4188,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:98",
        );
        let x4190 = ctx._and_eqz(
            x3885,
            x4122,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:42",
        );
        let x4191 = ctx._and_eqz(
            x4190,
            x3917,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4192 = ctx._and_eqz(
            x4191,
            x3975,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4193 = ctx._mul(
            x4127,
            x13,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:60",
        );
        let x4194 = ctx._sub(
            x4004,
            x4193,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:60",
        );
        let x4195 = ctx._sub(
            x4194,
            x4012,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4196 = ctx._mul(
            x4195,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4197 = ctx._sub(
            x4196,
            x285,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4198 = ctx._mul(
            x4197,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4199 = ctx._and_eqz(
            x4192,
            x4198,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4200 = ctx._mul(
            x4196,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4201 = ctx._add(
            x4027,
            x4200,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4202 = ctx._add(
            x4201,
            x4030,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4203 = ctx._add(
            x4202,
            x4032,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4204 = ctx._add(
            x4203,
            x62,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4205 = ctx._sub(
            x4204,
            x4160,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:63",
        );
        let x4206 = ctx._sub(
            x4205,
            x4056,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4207 = ctx._mul(
            x4206,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4208 = ctx._sub(
            x4207,
            x287,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4209 = ctx._mul(
            x4208,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4210 = ctx._and_eqz(
            x4199,
            x4209,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4211 = ctx._mul(
            x4207,
            x15,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4212 = ctx._add(
            x4070,
            x4211,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:72",
        );
        let x4213 = ctx._add(
            x4212,
            x4073,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:57",
        );
        let x4214 = ctx._add(
            x4213,
            x63,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:66",
        );
        let x4215 = ctx._sub(
            x4214,
            x4173,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:66",
        );
        let x4216 = ctx._sub(
            x4215,
            x4097,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4217 = ctx._mul(
            x4216,
            x61,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:69",
        );
        let x4218 = ctx._sub(
            x4217,
            x289,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4219 = ctx._mul(
            x4218,
            x10,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4220 = ctx._and_eqz(
            x4210,
            x4219,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4221 = ctx._and_eqz(
            x4220,
            x4185,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:99",
        );
        let x4222 = ctx._and_eqz(
            x4221,
            x4187,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:99",
        );
        let x4223 = ctx._and_cond(
            x4189,
            x1279,
            x4222,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:99",
        );
        let x4224 = ctx._and_eqz(
            x4102,
            x4185,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:100",
        );
        let x4225 = ctx._and_eqz(
            x4224,
            x4187,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:100",
        );
        let x4226 = ctx._and_cond(
            x4223,
            x1280,
            x4225,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:100",
        );
        let x4227 = ctx._sub(
            x3799,
            x3861,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x4228 = ctx._mul(
            x4227,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x4229 = ctx._and_eqz(
            x3848,
            x4228,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x4230 = ctx._sub(
            x3829,
            x3877,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x4231 = ctx._mul(
            x4230,
            x32,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x4232 = ctx._and_eqz(
            x4229,
            x4231,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x4233 = ctx._and_eqz(
            x4232,
            x3884,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:38",
        );
        let x4234 = ctx._and_eqz(
            x4233,
            x3889,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:45",
        );
        let x4235 = ctx._and_eqz(
            x4234,
            x3917,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4236 = ctx._and_eqz(
            x4235,
            x3975,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4237 = ctx._and_eqz(
            x4236,
            x4016,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4238 = ctx._and_eqz(
            x4237,
            x4060,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4239 = ctx._and_eqz(
            x4238,
            x4101,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:70",
        );
        let x4240 = ctx._and_eqz(
            x4239,
            x4113,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x4241 = ctx._and_eqz(
            x4240,
            x4115,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x4242 = ctx._and_cond(
            x4226,
            x1291,
            x4241,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:101",
        );
        let x4243 = ctx._and_cond(
            x4242,
            x1292,
            x4241,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:102",
        );
        let x4244 = ctx._and_eqz(
            x4243,
            x2098,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:100",
        );
        let x4245 = ctx._and_eqz(
            x4244,
            x999,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:101",
        );
        let x4246 = ctx._and_eqz(
            x4245,
            x2373,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:102",
        );
        let x4247 = ctx._and_eqz(
            x4246,
            x2375,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.cpp:102",
        );
        let x4248 = ctx._and_eqz(
            x4247,
            x2111,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.h:37",
        );
        let x4249 = ctx._and_eqz(
            x4248,
            x2114,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.h:37",
        );
        let x4250 = ctx._and_eqz(
            x4249,
            x2143,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.h:38",
        );
        let x4251 = ctx._and_eqz(
            x4250,
            x2146,
            "external/risc0/risc0/zkvm/circuit/multiply_cycle.h:38",
        );
        let x4252 = ctx._and_cond(
            x3767,
            x88,
            x4251,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:124",
        );
        let x4253 = ctx._add(
            x2225,
            x2226,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:32",
        );
        let x4254 = ctx._mul(
            x4253,
            x1418,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4255 = ctx._sub(
            x4254,
            x1415,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4256 = ctx._and_eqz(x71, x4255, "external/risc0/risc0/zkvm/circuit/types.h:220");
        let x4257 = ctx._sub(x70, x1415, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4258 = ctx._mul(
            x4257,
            x4253,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4259 = ctx._and_eqz(
            x4256,
            x4258,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4260 = ctx._sub(x17, x2166, "external/risc0/risc0/zkvm/circuit/types.h:239");
        let x4261 = ctx._sub(x4260, x17, "external/risc0/risc0/zkvm/circuit/types.h:240");
        let x4262 = ctx._mul(
            x4261,
            x1008,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4263 = ctx._sub(x4262, x405, "external/risc0/risc0/zkvm/circuit/types.h:220");
        let x4264 = ctx._and_eqz(
            x4259,
            x4263,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4265 = ctx._sub(x70, x405, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4266 = ctx._mul(
            x4265,
            x4261,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4267 = ctx._and_eqz(
            x4264,
            x4266,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4268 = ctx._mul(x405, x4260, "external/risc0/risc0/zkvm/circuit/types.h:241");
        let x4269 = ctx._sub(x17, x405, "external/risc0/risc0/zkvm/circuit/types.h:242");
        let x4270 = ctx._sub(
            x4269,
            x2167,
            "external/risc0/risc0/zkvm/circuit/types.h:242",
        );
        let x4271 = ctx._sub(x4270, x17, "external/risc0/risc0/zkvm/circuit/types.h:243");
        let x4272 = ctx._mul(
            x4271,
            x1011,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4273 = ctx._sub(x4272, x407, "external/risc0/risc0/zkvm/circuit/types.h:220");
        let x4274 = ctx._and_eqz(
            x4267,
            x4273,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4275 = ctx._mul(
            x2857,
            x4271,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4276 = ctx._and_eqz(
            x4274,
            x4275,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4277 = ctx._mul(x407, x4270, "external/risc0/risc0/zkvm/circuit/types.h:244");
        let x4278 = ctx._sub(
            x1040,
            x4268,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4279 = ctx._and_eqz(
            x4276,
            x4278,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4280 = ctx._sub(
            x1029,
            x4277,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4281 = ctx._and_eqz(
            x4279,
            x4280,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4282 = ctx._sub(x17, x2225, "external/risc0/risc0/zkvm/circuit/types.h:239");
        let x4283 = ctx._sub(x4282, x17, "external/risc0/risc0/zkvm/circuit/types.h:240");
        let x4284 = ctx._mul(
            x4283,
            x1030,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4285 = ctx._sub(
            x4284,
            x1038,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4286 = ctx._and_eqz(
            x4281,
            x4285,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4287 = ctx._sub(x70, x1038, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4288 = ctx._mul(
            x4287,
            x4283,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4289 = ctx._and_eqz(
            x4286,
            x4288,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4290 = ctx._mul(
            x1038,
            x4282,
            "external/risc0/risc0/zkvm/circuit/types.h:241",
        );
        let x4291 = ctx._sub(x17, x1038, "external/risc0/risc0/zkvm/circuit/types.h:242");
        let x4292 = ctx._sub(
            x4291,
            x2226,
            "external/risc0/risc0/zkvm/circuit/types.h:242",
        );
        let x4293 = ctx._sub(x4292, x17, "external/risc0/risc0/zkvm/circuit/types.h:243");
        let x4294 = ctx._mul(
            x4293,
            x1033,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4295 = ctx._sub(
            x4294,
            x1018,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4296 = ctx._and_eqz(
            x4289,
            x4295,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4297 = ctx._sub(x70, x1018, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4298 = ctx._mul(
            x4297,
            x4293,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4299 = ctx._and_eqz(
            x4296,
            x4298,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4300 = ctx._mul(
            x1018,
            x4292,
            "external/risc0/risc0/zkvm/circuit/types.h:244",
        );
        let x4301 = ctx._sub(
            x1457,
            x4290,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4302 = ctx._and_eqz(
            x4299,
            x4301,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4303 = ctx._sub(
            x1458,
            x4300,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4304 = ctx._and_eqz(
            x4302,
            x4303,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4305 = ctx._mul(x397, x1040, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4306 = ctx._mul(x397, x1029, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4307 = ctx._sub(
            x70,
            x397,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:50",
        );
        let x4308 = ctx._mul(x4307, x2166, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4309 = ctx._mul(x4307, x2167, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4310 = ctx._add(x4305, x4308, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x4311 = ctx._add(x4306, x4309, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x4312 = ctx._get(
            data,
            124,
            0,
            688,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:50",
        );
        let x4313 = ctx._sub(
            x4312,
            x4310,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:50",
        );
        let x4314 = ctx._and_eqz(
            x4304,
            x4313,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:50",
        );
        let x4315 = ctx._get(
            data,
            125,
            0,
            690,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:50",
        );
        let x4316 = ctx._sub(
            x4315,
            x4311,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:50",
        );
        let x4317 = ctx._and_eqz(
            x4314,
            x4316,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:50",
        );
        let x4318 = ctx._mul(x399, x1457, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4319 = ctx._mul(x399, x1458, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4320 = ctx._sub(
            x70,
            x399,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:51",
        );
        let x4321 = ctx._mul(x4320, x2225, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4322 = ctx._mul(x4320, x2226, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4323 = ctx._add(x4318, x4321, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x4324 = ctx._add(x4319, x4322, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x4325 = ctx._sub(
            x4323,
            x243,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:51",
        );
        let x4326 = ctx._mul(
            x4325,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:51",
        );
        let x4327 = ctx._and_eqz(
            x4317,
            x4326,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:51",
        );
        let x4328 = ctx._sub(
            x4324,
            x3845,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:51",
        );
        let x4329 = ctx._mul(
            x4328,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:51",
        );
        let x4330 = ctx._and_eqz(
            x4327,
            x4329,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:51",
        );
        let x4331 = ctx._get(
            data,
            121,
            0,
            683,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:83",
        );
        let x4332 = ctx._get(
            data,
            123,
            0,
            686,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:83",
        );
        let x4333 = ctx._get(
            data,
            122,
            0,
            684,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:83",
        );
        let x4334 = ctx._sub(
            x1529,
            x3861,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4335 = ctx._mul(
            x4334,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4336 = ctx._and_eqz(
            x4330,
            x4335,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4337 = ctx._sub(
            x4331,
            x3877,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4338 = ctx._mul(
            x4337,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4339 = ctx._and_eqz(
            x4336,
            x4338,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4340 = ctx._mul(
            x283,
            x3,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4341 = ctx._add(
            x281,
            x4340,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4342 = ctx._mul(
            x285,
            x11,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4343 = ctx._add(
            x4341,
            x4342,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4344 = ctx._mul(
            x287,
            x12,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4345 = ctx._add(
            x4343,
            x4344,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4346 = ctx._mul(
            x289,
            x13,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4347 = ctx._add(
            x4345,
            x4346,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4348 = ctx._mul(
            x291,
            x14,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4349 = ctx._add(
            x4347,
            x4348,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4350 = ctx._mul(
            x293,
            x15,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4351 = ctx._add(
            x4349,
            x4350,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4352 = ctx._mul(
            x295,
            x16,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4353 = ctx._add(
            x4351,
            x4352,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4354 = ctx._sub(
            x4333,
            x4353,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4355 = ctx._mul(
            x4354,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4356 = ctx._and_eqz(
            x4339,
            x4355,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4357 = ctx._sub(
            x4332,
            x3905,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4358 = ctx._mul(
            x4357,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4359 = ctx._and_eqz(
            x4356,
            x4358,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4360 = ctx._add(
            x243,
            x17,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4361 = ctx._sub(
            x4360,
            x4353,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4362 = ctx._sub(
            x4361,
            x70,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4363 = ctx._mul(
            x315,
            x3,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4364 = ctx._add(
            x313,
            x4363,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4365 = ctx._mul(
            x317,
            x11,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4366 = ctx._add(
            x4364,
            x4365,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4367 = ctx._mul(
            x319,
            x12,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4368 = ctx._add(
            x4366,
            x4367,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4369 = ctx._mul(
            x321,
            x13,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4370 = ctx._add(
            x4368,
            x4369,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4371 = ctx._mul(
            x323,
            x14,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4372 = ctx._add(
            x4370,
            x4371,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4373 = ctx._mul(
            x325,
            x15,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4374 = ctx._add(
            x4372,
            x4373,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4375 = ctx._mul(
            x327,
            x16,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4376 = ctx._add(
            x4374,
            x4375,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4377 = ctx._sub(
            x4362,
            x4376,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4378 = ctx._mul(
            x4377,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:90",
        );
        let x4379 = ctx._sub(
            x403,
            x4378,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:89",
        );
        let x4380 = ctx._and_eqz(
            x71,
            x4379,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:89",
        );
        let x4381 = ctx._sub(
            x3845,
            x3905,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:92",
        );
        let x4382 = ctx._sub(
            x4381,
            x70,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:92",
        );
        let x4383 = ctx._add(
            x4382,
            x403,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:92",
        );
        let x4384 = ctx._mul(
            x331,
            x3,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4385 = ctx._add(
            x329,
            x4384,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4386 = ctx._mul(
            x333,
            x11,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4387 = ctx._add(
            x4385,
            x4386,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4388 = ctx._mul(
            x335,
            x12,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4389 = ctx._add(
            x4387,
            x4388,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4390 = ctx._mul(
            x337,
            x13,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4391 = ctx._add(
            x4389,
            x4390,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4392 = ctx._mul(
            x339,
            x14,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4393 = ctx._add(
            x4391,
            x4392,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4394 = ctx._mul(
            x341,
            x15,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4395 = ctx._add(
            x4393,
            x4394,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4396 = ctx._mul(
            x343,
            x16,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4397 = ctx._add(
            x4395,
            x4396,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4398 = ctx._sub(
            x4383,
            x4397,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4399 = ctx._mul(
            x4398,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:91",
        );
        let x4400 = ctx._and_eqz(
            x4380,
            x4399,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:93",
        );
        let x4401 = ctx._and_cond(
            x4359,
            x1415,
            x4400,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:88",
        );
        let x4402 = ctx._add(
            x3891,
            x4349,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:96",
        );
        let x4403 = ctx._sub(
            x4402,
            x4012,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:96",
        );
        let x4404 = ctx._mul(
            x4403,
            x61,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:96",
        );
        let x4405 = ctx._and_eqz(
            x4401,
            x4404,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:96",
        );
        let x4406 = ctx._add(
            x3949,
            x3938,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4407 = ctx._mul(
            x295,
            x3,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4408 = ctx._add(
            x293,
            x4407,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4409 = ctx._mul(
            x297,
            x11,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4410 = ctx._add(
            x4408,
            x4409,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4411 = ctx._mul(
            x299,
            x12,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4412 = ctx._add(
            x4410,
            x4411,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4413 = ctx._mul(
            x301,
            x13,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4414 = ctx._add(
            x4412,
            x4413,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4415 = ctx._mul(
            x303,
            x14,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4416 = ctx._add(
            x4414,
            x4415,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4417 = ctx._add(
            x4406,
            x4416,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:98",
        );
        let x4418 = ctx._add(
            x4417,
            x4027,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:99",
        );
        let x4419 = ctx._sub(
            x4418,
            x4052,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:97",
        );
        let x4420 = ctx._mul(
            x4419,
            x64,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:97",
        );
        let x4421 = ctx._and_eqz(
            x4405,
            x4420,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:97",
        );
        let x4422 = ctx._add(
            x4002,
            x3994,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:103",
        );
        let x4423 = ctx._add(
            x4422,
            x3992,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:104",
        );
        let x4424 = ctx._mul(
            x307,
            x3,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:104",
        );
        let x4425 = ctx._add(
            x305,
            x4424,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:104",
        );
        let x4426 = ctx._mul(
            x309,
            x11,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:104",
        );
        let x4427 = ctx._add(
            x4425,
            x4426,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:104",
        );
        let x4428 = ctx._mul(
            x311,
            x12,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:104",
        );
        let x4429 = ctx._add(
            x4427,
            x4428,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:104",
        );
        let x4430 = ctx._add(
            x4423,
            x4429,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:104",
        );
        let x4431 = ctx._add(
            x4430,
            x4066,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:104",
        );
        let x4432 = ctx._mul(
            x391,
            x3,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4433 = ctx._add(
            x389,
            x4432,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4434 = ctx._mul(
            x393,
            x11,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4435 = ctx._add(
            x4433,
            x4434,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4436 = ctx._mul(
            x395,
            x12,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4437 = ctx._add(
            x4435,
            x4436,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4438 = ctx._sub(
            x4431,
            x4437,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4439 = ctx._mul(
            x4438,
            x65,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4440 = ctx._and_eqz(
            x4421,
            x4439,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4441 = ctx._mul(
            x4036,
            x15,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:110",
        );
        let x4442 = ctx._add(
            x1449,
            x4441,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:110",
        );
        let x4443 = ctx._sub(
            x4442,
            x4312,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:110",
        );
        let x4444 = ctx._and_eqz(
            x4440,
            x4443,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:110",
        );
        let x4445 = ctx._mul(
            x375,
            x3,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4446 = ctx._add(
            x373,
            x4445,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4447 = ctx._mul(
            x377,
            x11,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4448 = ctx._add(
            x4446,
            x4447,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4449 = ctx._mul(
            x379,
            x12,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4450 = ctx._add(
            x4448,
            x4449,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4451 = ctx._mul(
            x4437,
            x13,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4452 = ctx._add(
            x4450,
            x4451,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4453 = ctx._sub(
            x4452,
            x4315,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4454 = ctx._and_eqz(
            x4444,
            x4453,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4455 = ctx._add(
            x397,
            x399,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:127",
        );
        let x4456 = ctx._mul(
            x981,
            x399,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:127",
        );
        let x4457 = ctx._sub(
            x4455,
            x4456,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:127",
        );
        let x4458 = ctx._mul(
            x397,
            x4257,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:131",
        );
        let x4459 = ctx._sub(
            x4457,
            x4458,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:131",
        );
        let x4460 = ctx._sub(
            x401,
            x4459,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:137",
        );
        let x4461 = ctx._and_eqz(
            x4454,
            x4460,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:137",
        );
        let x4462 = ctx._sub(x17, x1529, "external/risc0/risc0/zkvm/circuit/types.h:239");
        let x4463 = ctx._sub(x4462, x17, "external/risc0/risc0/zkvm/circuit/types.h:240");
        let x4464 = ctx._mul(
            x4463,
            x1436,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4465 = ctx._sub(
            x4464,
            x1019,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4466 = ctx._and_eqz(
            x4461,
            x4465,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4467 = ctx._sub(x70, x1019, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4468 = ctx._mul(
            x4467,
            x4463,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4469 = ctx._and_eqz(
            x4466,
            x4468,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4470 = ctx._mul(
            x1019,
            x4462,
            "external/risc0/risc0/zkvm/circuit/types.h:241",
        );
        let x4471 = ctx._sub(x17, x1019, "external/risc0/risc0/zkvm/circuit/types.h:242");
        let x4472 = ctx._sub(
            x4471,
            x4331,
            "external/risc0/risc0/zkvm/circuit/types.h:242",
        );
        let x4473 = ctx._sub(x4472, x17, "external/risc0/risc0/zkvm/circuit/types.h:243");
        let x4474 = ctx._mul(
            x4473,
            x1438,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4475 = ctx._sub(
            x4474,
            x1022,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4476 = ctx._and_eqz(
            x4469,
            x4475,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4477 = ctx._sub(x70, x1022, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4478 = ctx._mul(
            x4477,
            x4473,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4479 = ctx._and_eqz(
            x4476,
            x4478,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4480 = ctx._mul(
            x1022,
            x4472,
            "external/risc0/risc0/zkvm/circuit/types.h:244",
        );
        let x4481 = ctx._sub(
            x1409,
            x4470,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4482 = ctx._and_eqz(
            x4479,
            x4481,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4483 = ctx._sub(
            x1412,
            x4480,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4484 = ctx._and_eqz(
            x4482,
            x4483,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4485 = ctx._mul(x401, x1409, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4486 = ctx._mul(x401, x1412, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4487 = ctx._sub(
            x70,
            x401,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:140",
        );
        let x4488 = ctx._mul(x4487, x1529, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4489 = ctx._mul(x4487, x4331, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4490 = ctx._add(x4485, x4488, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x4491 = ctx._add(x4486, x4489, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x4492 = ctx._sub(
            x1121,
            x4490,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:140",
        );
        let x4493 = ctx._and_eqz(
            x4484,
            x4492,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:140",
        );
        let x4494 = ctx._sub(
            x995,
            x4491,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:140",
        );
        let x4495 = ctx._and_eqz(
            x4493,
            x4494,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:140",
        );
        let x4496 = ctx._and_cond(
            x77,
            x1279,
            x4495,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:118",
        );
        let x4497 = ctx._sub(
            x4312,
            x2166,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:36",
        );
        let x4498 = ctx._and_eqz(
            x4259,
            x4497,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:36",
        );
        let x4499 = ctx._sub(
            x4315,
            x2167,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:36",
        );
        let x4500 = ctx._and_eqz(
            x4498,
            x4499,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:36",
        );
        let x4501 = ctx._sub(
            x2225,
            x243,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4502 = ctx._mul(
            x4501,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4503 = ctx._and_eqz(
            x4500,
            x4502,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4504 = ctx._sub(
            x2226,
            x3845,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4505 = ctx._mul(
            x4504,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4506 = ctx._and_eqz(
            x4503,
            x4505,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4507 = ctx._and_eqz(
            x4506,
            x397,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:38",
        );
        let x4508 = ctx._and_eqz(
            x4507,
            x399,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:39",
        );
        let x4509 = ctx._sub(x68, x405, "external/risc0/risc0/zkvm/circuit/types.h:220");
        let x4510 = ctx._and_eqz(
            x4508,
            x4509,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4511 = ctx._and_eqz(x4510, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4512 = ctx._mul(x405, x17, "external/risc0/risc0/zkvm/circuit/types.h:241");
        let x4513 = ctx._sub(x4269, x17, "external/risc0/risc0/zkvm/circuit/types.h:243");
        let x4514 = ctx._mul(
            x4513,
            x1011,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4515 = ctx._sub(x4514, x407, "external/risc0/risc0/zkvm/circuit/types.h:220");
        let x4516 = ctx._and_eqz(
            x4511,
            x4515,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4517 = ctx._mul(
            x2857,
            x4513,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4518 = ctx._and_eqz(
            x4516,
            x4517,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4519 = ctx._mul(x407, x4269, "external/risc0/risc0/zkvm/circuit/types.h:244");
        let x4520 = ctx._sub(
            x1040,
            x4512,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4521 = ctx._and_eqz(
            x4518,
            x4520,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4522 = ctx._sub(
            x1029,
            x4519,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4523 = ctx._and_eqz(
            x4521,
            x4522,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4524 = ctx._sub(x68, x1038, "external/risc0/risc0/zkvm/circuit/types.h:220");
        let x4525 = ctx._and_eqz(
            x4523,
            x4524,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4526 = ctx._and_eqz(x4525, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4527 = ctx._sub(x4291, x17, "external/risc0/risc0/zkvm/circuit/types.h:243");
        let x4528 = ctx._mul(
            x4527,
            x1033,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4529 = ctx._sub(
            x4528,
            x1018,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4530 = ctx._and_eqz(
            x4526,
            x4529,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4531 = ctx._mul(
            x4297,
            x4527,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4532 = ctx._and_eqz(
            x4530,
            x4531,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4533 = ctx._mul(
            x1018,
            x4291,
            "external/risc0/risc0/zkvm/circuit/types.h:244",
        );
        let x4534 = ctx._sub(
            x1457,
            x4090,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4535 = ctx._and_eqz(
            x4532,
            x4534,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4536 = ctx._sub(
            x1458,
            x4533,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4537 = ctx._and_eqz(
            x4535,
            x4536,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4538 = ctx._and_eqz(
            x4537,
            x4335,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4539 = ctx._and_eqz(
            x4538,
            x4338,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4540 = ctx._and_eqz(
            x4539,
            x4355,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4541 = ctx._and_eqz(
            x4540,
            x4358,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4542 = ctx._and_cond(
            x4541,
            x1415,
            x4400,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:88",
        );
        let x4543 = ctx._and_eqz(
            x4542,
            x4404,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:96",
        );
        let x4544 = ctx._and_eqz(
            x4543,
            x4420,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:97",
        );
        let x4545 = ctx._and_eqz(
            x4544,
            x4439,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4546 = ctx._and_eqz(
            x4545,
            x4443,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:110",
        );
        let x4547 = ctx._and_eqz(
            x4546,
            x4453,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4548 = ctx._and_eqz(
            x4547,
            x401,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:137",
        );
        let x4549 = ctx._sub(
            x1121,
            x1529,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4550 = ctx._and_eqz(
            x4548,
            x4549,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4551 = ctx._sub(
            x995,
            x4331,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4552 = ctx._and_eqz(
            x4550,
            x4551,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4553 = ctx._sub(x68, x1019, "external/risc0/risc0/zkvm/circuit/types.h:220");
        let x4554 = ctx._and_eqz(
            x4552,
            x4553,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4555 = ctx._and_eqz(x4554, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4556 = ctx._mul(x1019, x17, "external/risc0/risc0/zkvm/circuit/types.h:241");
        let x4557 = ctx._sub(x4471, x17, "external/risc0/risc0/zkvm/circuit/types.h:243");
        let x4558 = ctx._mul(
            x4557,
            x1438,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4559 = ctx._sub(
            x4558,
            x1022,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4560 = ctx._and_eqz(
            x4555,
            x4559,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4561 = ctx._mul(
            x4477,
            x4557,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4562 = ctx._and_eqz(
            x4560,
            x4561,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4563 = ctx._mul(
            x1022,
            x4471,
            "external/risc0/risc0/zkvm/circuit/types.h:244",
        );
        let x4564 = ctx._sub(
            x1409,
            x4556,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4565 = ctx._and_eqz(
            x4562,
            x4564,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4566 = ctx._sub(
            x1412,
            x4563,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4567 = ctx._and_eqz(
            x4565,
            x4566,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4568 = ctx._and_cond(
            x4496,
            x1280,
            x4567,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:119",
        );
        let x4569 = ctx._sub(
            x401,
            x397,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:137",
        );
        let x4570 = ctx._and_eqz(
            x4454,
            x4569,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:137",
        );
        let x4571 = ctx._sub(x17, x4333, "external/risc0/risc0/zkvm/circuit/types.h:239");
        let x4572 = ctx._sub(x4571, x17, "external/risc0/risc0/zkvm/circuit/types.h:240");
        let x4573 = ctx._mul(
            x4572,
            x1436,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4574 = ctx._sub(
            x4573,
            x1019,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4575 = ctx._and_eqz(
            x4570,
            x4574,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4576 = ctx._mul(
            x4467,
            x4572,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4577 = ctx._and_eqz(
            x4575,
            x4576,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4578 = ctx._mul(
            x1019,
            x4571,
            "external/risc0/risc0/zkvm/circuit/types.h:241",
        );
        let x4579 = ctx._sub(
            x4471,
            x4332,
            "external/risc0/risc0/zkvm/circuit/types.h:242",
        );
        let x4580 = ctx._sub(x4579, x17, "external/risc0/risc0/zkvm/circuit/types.h:243");
        let x4581 = ctx._mul(
            x4580,
            x1438,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4582 = ctx._sub(
            x4581,
            x1022,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4583 = ctx._and_eqz(
            x4577,
            x4582,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4584 = ctx._mul(
            x4477,
            x4580,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4585 = ctx._and_eqz(
            x4583,
            x4584,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4586 = ctx._mul(
            x1022,
            x4579,
            "external/risc0/risc0/zkvm/circuit/types.h:244",
        );
        let x4587 = ctx._sub(
            x1409,
            x4578,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4588 = ctx._and_eqz(
            x4585,
            x4587,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4589 = ctx._sub(
            x1412,
            x4586,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4590 = ctx._and_eqz(
            x4588,
            x4589,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4591 = ctx._mul(x4487, x4333, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4592 = ctx._mul(x4487, x4332, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x4593 = ctx._add(x4485, x4591, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x4594 = ctx._add(x4486, x4592, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x4595 = ctx._sub(
            x1121,
            x4593,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:140",
        );
        let x4596 = ctx._and_eqz(
            x4590,
            x4595,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:140",
        );
        let x4597 = ctx._sub(
            x995,
            x4594,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:140",
        );
        let x4598 = ctx._and_eqz(
            x4596,
            x4597,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:140",
        );
        let x4599 = ctx._and_cond(
            x4568,
            x1291,
            x4598,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:120",
        );
        let x4600 = ctx._sub(
            x1121,
            x4333,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4601 = ctx._and_eqz(
            x4548,
            x4600,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4602 = ctx._sub(
            x995,
            x4332,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4603 = ctx._and_eqz(
            x4601,
            x4602,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4604 = ctx._and_eqz(
            x4603,
            x4553,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4605 = ctx._and_eqz(x4604, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4606 = ctx._and_eqz(
            x4605,
            x4559,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4607 = ctx._and_eqz(
            x4606,
            x4561,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4608 = ctx._and_eqz(
            x4607,
            x4564,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4609 = ctx._and_eqz(
            x4608,
            x4566,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4610 = ctx._and_cond(
            x4599,
            x1292,
            x4609,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:121",
        );
        let x4611 = ctx._add(
            x3799,
            x3829,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:32",
        );
        let x4612 = ctx._mul(
            x4611,
            x1418,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4613 = ctx._sub(
            x4612,
            x1415,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4614 = ctx._and_eqz(x71, x4613, "external/risc0/risc0/zkvm/circuit/types.h:220");
        let x4615 = ctx._mul(
            x4257,
            x4611,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4616 = ctx._and_eqz(
            x4614,
            x4615,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4617 = ctx._and_eqz(
            x4616,
            x4497,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:36",
        );
        let x4618 = ctx._and_eqz(
            x4617,
            x4499,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:36",
        );
        let x4619 = ctx._sub(
            x3799,
            x243,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4620 = ctx._mul(
            x4619,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4621 = ctx._and_eqz(
            x4618,
            x4620,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4622 = ctx._sub(
            x3829,
            x3845,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4623 = ctx._mul(
            x4622,
            x32,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4624 = ctx._and_eqz(
            x4621,
            x4623,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:37",
        );
        let x4625 = ctx._and_eqz(
            x4624,
            x397,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:38",
        );
        let x4626 = ctx._and_eqz(
            x4625,
            x399,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:39",
        );
        let x4627 = ctx._and_eqz(
            x4626,
            x4509,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4628 = ctx._and_eqz(x4627, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4629 = ctx._and_eqz(
            x4628,
            x4515,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4630 = ctx._and_eqz(
            x4629,
            x4517,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4631 = ctx._and_eqz(
            x4630,
            x4520,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4632 = ctx._and_eqz(
            x4631,
            x4522,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4633 = ctx._and_eqz(
            x4632,
            x4524,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4634 = ctx._and_eqz(x4633, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4635 = ctx._and_eqz(
            x4634,
            x4529,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4636 = ctx._and_eqz(
            x4635,
            x4531,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4637 = ctx._and_eqz(
            x4636,
            x4534,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4638 = ctx._and_eqz(
            x4637,
            x4536,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4639 = ctx._and_eqz(
            x4638,
            x4335,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4640 = ctx._and_eqz(
            x4639,
            x4338,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4641 = ctx._and_eqz(
            x4640,
            x4355,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4642 = ctx._and_eqz(
            x4641,
            x4358,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4643 = ctx._and_cond(
            x4642,
            x1415,
            x4400,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:88",
        );
        let x4644 = ctx._and_eqz(
            x4643,
            x4404,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:96",
        );
        let x4645 = ctx._and_eqz(
            x4644,
            x4420,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:97",
        );
        let x4646 = ctx._and_eqz(
            x4645,
            x4439,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4647 = ctx._and_eqz(
            x4646,
            x4443,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:110",
        );
        let x4648 = ctx._and_eqz(
            x4647,
            x4453,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4649 = ctx._and_eqz(
            x4648,
            x401,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:137",
        );
        let x4650 = ctx._and_eqz(
            x4649,
            x4549,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4651 = ctx._and_eqz(
            x4650,
            x4551,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:147",
        );
        let x4652 = ctx._and_eqz(
            x4651,
            x4553,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4653 = ctx._and_eqz(x4652, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4654 = ctx._and_eqz(
            x4653,
            x4559,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4655 = ctx._and_eqz(
            x4654,
            x4561,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4656 = ctx._and_eqz(
            x4655,
            x4564,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4657 = ctx._and_eqz(
            x4656,
            x4566,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4658 = ctx._and_cond(
            x4610,
            x1303,
            x4657,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:122",
        );
        let x4659 = ctx._and_eqz(
            x4616,
            x399,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:57",
        );
        let x4660 = ctx._sub(
            x34,
            x2166,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:59",
        );
        let x4661 = ctx._mul(
            x397,
            x4660,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:59",
        );
        let x4662 = ctx._add(
            x4661,
            x4308,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:59",
        );
        let x4663 = ctx._sub(
            x34,
            x2167,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:60",
        );
        let x4664 = ctx._mul(
            x397,
            x4663,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:60",
        );
        let x4665 = ctx._add(
            x4664,
            x4309,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:60",
        );
        let x4666 = ctx._sub(
            x4312,
            x4662,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:58",
        );
        let x4667 = ctx._and_eqz(
            x4659,
            x4666,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:58",
        );
        let x4668 = ctx._sub(
            x4315,
            x4665,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:58",
        );
        let x4669 = ctx._and_eqz(
            x4667,
            x4668,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:58",
        );
        let x4670 = ctx._and_eqz(
            x4669,
            x4620,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:61",
        );
        let x4671 = ctx._and_eqz(
            x4670,
            x4623,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:61",
        );
        let x4672 = ctx._and_eqz(
            x4671,
            x4509,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4673 = ctx._and_eqz(x4672, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4674 = ctx._and_eqz(
            x4673,
            x4515,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4675 = ctx._and_eqz(
            x4674,
            x4517,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4676 = ctx._and_eqz(
            x4675,
            x4520,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4677 = ctx._and_eqz(
            x4676,
            x4522,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4678 = ctx._and_eqz(
            x4677,
            x4524,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4679 = ctx._and_eqz(x4678, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4680 = ctx._and_eqz(
            x4679,
            x4529,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4681 = ctx._and_eqz(
            x4680,
            x4531,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4682 = ctx._and_eqz(
            x4681,
            x4534,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4683 = ctx._and_eqz(
            x4682,
            x4536,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4684 = ctx._and_eqz(
            x4683,
            x4335,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4685 = ctx._and_eqz(
            x4684,
            x4338,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:85",
        );
        let x4686 = ctx._and_eqz(
            x4685,
            x4355,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4687 = ctx._and_eqz(
            x4686,
            x4358,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:86",
        );
        let x4688 = ctx._and_cond(
            x4687,
            x1415,
            x4400,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:88",
        );
        let x4689 = ctx._and_eqz(
            x4688,
            x4404,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:96",
        );
        let x4690 = ctx._and_eqz(
            x4689,
            x4420,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:97",
        );
        let x4691 = ctx._and_eqz(
            x4690,
            x4439,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:102",
        );
        let x4692 = ctx._and_eqz(
            x4691,
            x4443,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:110",
        );
        let x4693 = ctx._and_eqz(
            x4692,
            x4453,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:111",
        );
        let x4694 = ctx._and_eqz(
            x4693,
            x4460,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:137",
        );
        let x4695 = ctx._sub(
            x34,
            x1529,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:143",
        );
        let x4696 = ctx._mul(
            x401,
            x4695,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:143",
        );
        let x4697 = ctx._add(
            x4696,
            x4488,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:143",
        );
        let x4698 = ctx._sub(
            x34,
            x4331,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:144",
        );
        let x4699 = ctx._mul(
            x401,
            x4698,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:144",
        );
        let x4700 = ctx._add(
            x4699,
            x4489,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:144",
        );
        let x4701 = ctx._sub(
            x1121,
            x4697,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:142",
        );
        let x4702 = ctx._and_eqz(
            x4694,
            x4701,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:142",
        );
        let x4703 = ctx._sub(
            x995,
            x4700,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:142",
        );
        let x4704 = ctx._and_eqz(
            x4702,
            x4703,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:142",
        );
        let x4705 = ctx._and_eqz(
            x4704,
            x4553,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4706 = ctx._and_eqz(x4705, x68, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4707 = ctx._and_eqz(
            x4706,
            x4559,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4708 = ctx._and_eqz(
            x4707,
            x4561,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4709 = ctx._and_eqz(
            x4708,
            x4564,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4710 = ctx._and_eqz(
            x4709,
            x4566,
            "external/risc0/risc0/zkvm/circuit/types.h:245",
        );
        let x4711 = ctx._and_cond(
            x4658,
            x1304,
            x4710,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:123",
        );
        let x4712 = ctx._and_cond(
            x4711,
            x1267,
            x4657,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:124",
        );
        let x4713 = ctx._and_cond(
            x4712,
            x1268,
            x4710,
            "external/risc0/risc0/zkvm/circuit/riscv32im.inl:125",
        );
        let x4714 = ctx._and_eqz(
            x4713,
            x2098,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:162",
        );
        let x4715 = ctx._and_eqz(
            x4714,
            x999,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:163",
        );
        let x4716 = ctx._and_eqz(
            x4715,
            x2373,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:164",
        );
        let x4717 = ctx._and_eqz(
            x4716,
            x2375,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.cpp:164",
        );
        let x4718 = ctx._and_eqz(
            x4717,
            x2066,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:31",
        );
        let x4719 = ctx._and_eqz(
            x4718,
            x2069,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:32",
        );
        let x4720 = ctx._and_eqz(
            x4719,
            x2072,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:33",
        );
        let x4721 = ctx._and_eqz(
            x4720,
            x2075,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:34",
        );
        let x4722 = ctx._and_eqz(
            x4721,
            x2078,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:35",
        );
        let x4723 = ctx._and_eqz(
            x4722,
            x2081,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:35",
        );
        let x4724 = ctx._and_eqz(
            x4723,
            x2126,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:36",
        );
        let x4725 = ctx._and_eqz(
            x4724,
            x2129,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:36",
        );
        let x4726 = ctx._and_eqz(
            x4725,
            x2132,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:37",
        );
        let x4727 = ctx._and_eqz(
            x4726,
            x2135,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:37",
        );
        let x4728 = ctx._sub(
            x1415,
            x70,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:38",
        );
        let x4729 = ctx._mul(
            x1415,
            x4728,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:38",
        );
        let x4730 = ctx._and_eqz(
            x4727,
            x4729,
            "external/risc0/risc0/zkvm/circuit/divide_cycle.h:38",
        );
        let x4731 = ctx._and_cond(
            x4252,
            x91,
            x4730,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:129",
        );
        let x4732 = ctx._sub(
            x4333,
            x66,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:97",
        );
        let x4733 = ctx._and_eqz(
            x77,
            x4732,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:97",
        );
        let x4734 = ctx._and_eqz(
            x4733,
            x4332,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:98",
        );
        let x4735 = ctx._and_eqz(
            x4734,
            x4312,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:99",
        );
        let x4736 = ctx._and_eqz(
            x4735,
            x4315,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:100",
        );
        let x4737 = ctx._get(
            data,
            126,
            0,
            692,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:101",
        );
        let x4738 = ctx._and_eqz(
            x4736,
            x4737,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:101",
        );
        let x4739 = ctx._and_eqz(
            x4738,
            x410,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4740 = ctx._and_eqz(
            x4739,
            x417,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4741 = ctx._and_eqz(
            x4740,
            x424,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4742 = ctx._and_eqz(
            x4741,
            x431,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4743 = ctx._and_eqz(
            x4742,
            x438,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4744 = ctx._and_eqz(
            x4743,
            x445,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4745 = ctx._and_eqz(
            x4744,
            x452,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4746 = ctx._and_eqz(
            x4745,
            x459,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4747 = ctx._and_eqz(
            x4746,
            x466,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4748 = ctx._and_eqz(
            x4747,
            x473,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4749 = ctx._and_eqz(
            x4748,
            x480,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4750 = ctx._and_eqz(
            x4749,
            x487,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4751 = ctx._and_eqz(
            x4750,
            x494,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4752 = ctx._and_eqz(
            x4751,
            x501,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4753 = ctx._and_eqz(
            x4752,
            x508,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4754 = ctx._and_eqz(
            x4753,
            x515,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4755 = ctx._and_eqz(
            x4754,
            x523,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4756 = ctx._and_eqz(
            x4755,
            x530,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4757 = ctx._and_eqz(
            x4756,
            x537,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4758 = ctx._and_eqz(
            x4757,
            x544,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4759 = ctx._and_eqz(
            x4758,
            x551,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4760 = ctx._and_eqz(
            x4759,
            x558,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4761 = ctx._and_eqz(
            x4760,
            x565,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4762 = ctx._and_eqz(
            x4761,
            x572,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4763 = ctx._and_eqz(
            x4762,
            x580,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4764 = ctx._and_eqz(
            x4763,
            x587,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4765 = ctx._and_eqz(
            x4764,
            x594,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4766 = ctx._and_eqz(
            x4765,
            x601,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4767 = ctx._and_eqz(
            x4766,
            x608,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4768 = ctx._and_eqz(
            x4767,
            x615,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4769 = ctx._and_eqz(
            x4768,
            x622,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4770 = ctx._and_eqz(
            x4769,
            x629,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4771 = ctx._and_eqz(
            x4770,
            x1865,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4772 = ctx._and_eqz(
            x4771,
            x1868,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4773 = ctx._and_eqz(
            x4772,
            x1871,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4774 = ctx._and_eqz(
            x4773,
            x1874,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4775 = ctx._and_eqz(
            x4774,
            x1877,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4776 = ctx._and_eqz(
            x4775,
            x1880,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4777 = ctx._and_eqz(
            x4776,
            x1883,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4778 = ctx._and_eqz(
            x4777,
            x1886,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4779 = ctx._and_eqz(
            x4778,
            x1889,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4780 = ctx._and_eqz(
            x4779,
            x1892,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4781 = ctx._and_eqz(
            x4780,
            x1895,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4782 = ctx._and_eqz(
            x4781,
            x1898,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4783 = ctx._and_eqz(
            x4782,
            x1901,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4784 = ctx._and_eqz(
            x4783,
            x1904,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4785 = ctx._and_eqz(
            x4784,
            x1907,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4786 = ctx._and_eqz(
            x4785,
            x1910,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4787 = ctx._and_eqz(
            x4786,
            x1913,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4788 = ctx._and_eqz(
            x4787,
            x1916,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4789 = ctx._and_eqz(
            x4788,
            x1919,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4790 = ctx._and_eqz(
            x4789,
            x1922,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4791 = ctx._and_eqz(
            x4790,
            x1925,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4792 = ctx._and_eqz(
            x4791,
            x1928,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4793 = ctx._and_eqz(
            x4792,
            x1931,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4794 = ctx._and_eqz(
            x4793,
            x1934,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4795 = ctx._and_eqz(
            x4794,
            x1937,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4796 = ctx._and_eqz(
            x4795,
            x1940,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4797 = ctx._and_eqz(
            x4796,
            x1943,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4798 = ctx._and_eqz(
            x4797,
            x1946,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4799 = ctx._and_eqz(
            x4798,
            x1949,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4800 = ctx._and_eqz(
            x4799,
            x1952,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4801 = ctx._and_eqz(
            x4800,
            x1955,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4802 = ctx._and_eqz(
            x4801,
            x1958,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4803 = ctx._and_eqz(
            x4802,
            x2936,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4804 = ctx._and_eqz(
            x4803,
            x2939,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4805 = ctx._and_eqz(
            x4804,
            x2942,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4806 = ctx._and_eqz(
            x4805,
            x2945,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4807 = ctx._and_eqz(
            x4806,
            x2948,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4808 = ctx._and_eqz(
            x4807,
            x2951,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4809 = ctx._and_eqz(
            x4808,
            x2954,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4810 = ctx._and_eqz(
            x4809,
            x2957,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4811 = ctx._and_eqz(
            x4810,
            x1994,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4812 = ctx._and_eqz(
            x4811,
            x1997,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4813 = ctx._and_eqz(
            x4812,
            x2000,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4814 = ctx._and_eqz(
            x4813,
            x2003,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4815 = ctx._and_eqz(
            x4814,
            x2006,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4816 = ctx._and_eqz(
            x4815,
            x2009,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4817 = ctx._and_eqz(
            x4816,
            x2012,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4818 = ctx._and_eqz(
            x4817,
            x2015,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4819 = ctx._and_eqz(
            x4818,
            x2027,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4820 = ctx._and_eqz(
            x4819,
            x2030,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4821 = ctx._and_eqz(
            x4820,
            x2033,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4822 = ctx._and_eqz(
            x4821,
            x2036,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4823 = ctx._and_eqz(
            x4822,
            x2039,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4824 = ctx._and_eqz(
            x4823,
            x2042,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4825 = ctx._and_eqz(
            x4824,
            x2045,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4826 = ctx._and_eqz(
            x4825,
            x2048,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4827 = ctx._and_eqz(
            x4826,
            x2060,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4828 = ctx._and_eqz(
            x4827,
            x2063,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4829 = ctx._and_eqz(
            x4828,
            x2066,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4830 = ctx._and_eqz(
            x4829,
            x2069,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4831 = ctx._and_eqz(
            x4830,
            x2072,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4832 = ctx._and_eqz(
            x4831,
            x2075,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4833 = ctx._and_eqz(
            x4832,
            x2078,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4834 = ctx._and_eqz(
            x4833,
            x2081,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4835 = ctx._and_eqz(
            x4834,
            x2126,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4836 = ctx._and_eqz(
            x4835,
            x2129,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4837 = ctx._and_eqz(
            x4836,
            x2132,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4838 = ctx._and_eqz(
            x4837,
            x2135,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x4839 = ctx._and_cond(
            x4731,
            x97,
            x4838,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:134",
        );
        let x4840 = ctx._sub(x1013, x163, "circuits/rv32im-legacy/port.cpp:211");
        let x4841 = ctx._and_eqz(x71, x4840, "circuits/rv32im-legacy/port.cpp:211");
        let x4842 = ctx._get(
            data,
            122,
            1,
            685,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:190",
        );
        let x4843 = ctx._sub(
            x74,
            x4842,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x4844 = ctx._and_eqz(
            x71,
            x4843,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x4845 = ctx._and_eqz(
            x4844,
            x76,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:21",
        );
        let x4846 = ctx._get(
            data,
            123,
            1,
            687,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:132",
        );
        let x4847 = ctx._mul(
            x4846,
            x1029,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4848 = ctx._sub(
            x4847,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4849 = ctx._and_eqz(
            x4845,
            x4848,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4850 = ctx._sub(x70, x1040, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4851 = ctx._mul(
            x4850,
            x4846,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4852 = ctx._and_eqz(
            x4849,
            x4851,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4853 = ctx._sub(
            x4333,
            x4842,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:135",
        );
        let x4854 = ctx._and_eqz(
            x71,
            x4853,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:135",
        );
        let x4855 = ctx._get(
            data,
            96,
            1,
            643,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:136",
        );
        let x4856 = ctx._sub(
            x1038,
            x4855,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:136",
        );
        let x4857 = ctx._and_eqz(
            x4854,
            x4856,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:136",
        );
        let x4858 = ctx._sub(
            x4846,
            x70,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:137",
        );
        let x4859 = ctx._sub(
            x4332,
            x4858,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:137",
        );
        let x4860 = ctx._and_eqz(
            x4857,
            x4859,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:137",
        );
        let x4861 = ctx._and_eqz(
            x4860,
            x2128,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:139",
        );
        let x4862 = ctx._and_cond(
            x4852,
            x1040,
            x4861,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:133",
        );
        let x4863 = ctx._add(
            x4842,
            x70,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:145",
        );
        let x4864 = ctx._sub(
            x4333,
            x4863,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:145",
        );
        let x4865 = ctx._and_eqz(
            x71,
            x4864,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:145",
        );
        let x4866 = ctx._sub(
            x1038,
            x175,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:146",
        );
        let x4867 = ctx._and_eqz(
            x4865,
            x4866,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:146",
        );
        let x4868 = ctx._sub(
            x4332,
            x172,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:147",
        );
        let x4869 = ctx._and_eqz(
            x4867,
            x4868,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:147",
        );
        let x4870 = ctx._and_eqz(
            x4869,
            x1018,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:148",
        );
        let x4871 = ctx._and_cond(
            x4862,
            x4850,
            x4870,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:141",
        );
        let x4872 = ctx._get(
            data,
            124,
            1,
            689,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:150",
        );
        let x4873 = ctx._sub(
            x4312,
            x4872,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:150",
        );
        let x4874 = ctx._and_eqz(
            x4871,
            x4873,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:150",
        );
        let x4875 = ctx._get(
            data,
            125,
            1,
            691,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:151",
        );
        let x4876 = ctx._sub(
            x4315,
            x4875,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:151",
        );
        let x4877 = ctx._and_eqz(
            x4874,
            x4876,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:151",
        );
        let x4878 = ctx._get(
            data,
            126,
            1,
            693,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:152",
        );
        let x4879 = ctx._sub(
            x4737,
            x4878,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:152",
        );
        let x4880 = ctx._and_eqz(
            x4877,
            x4879,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:152",
        );
        let x4881 = ctx._mul(
            x4332,
            x1033,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4882 = ctx._sub(
            x4881,
            x1030,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4883 = ctx._and_eqz(
            x4880,
            x4882,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x4884 = ctx._sub(x70, x1030, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x4885 = ctx._mul(
            x4884,
            x4332,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4886 = ctx._and_eqz(
            x4883,
            x4885,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x4887 = ctx._get(
            data,
            127,
            0,
            694,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:158",
        );
        let x4888 = ctx._sub(
            x4887,
            x7,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:158",
        );
        let x4889 = ctx._and_eqz(
            x71,
            x4888,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:158",
        );
        let x4890 = ctx._and_cond(
            x4886,
            x1030,
            x4889,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:157",
        );
        let x4891 = ctx._sub(
            x4887,
            x9,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:161",
        );
        let x4892 = ctx._and_eqz(
            x71,
            x4891,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:161",
        );
        let x4893 = ctx._and_cond(
            x4890,
            x4884,
            x4892,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:160",
        );
        let x4894 = ctx._mul(
            x4287,
            x1040,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:164",
        );
        let x4895 = ctx._sub(
            x1019,
            x4894,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:164",
        );
        let x4896 = ctx._and_eqz(
            x4893,
            x4895,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:164",
        );
        let x4897 = ctx._get(
            data,
            0,
            4,
            38,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4898 = ctx._get(
            data,
            1,
            4,
            44,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4899 = ctx._mul(
            x4898,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4900 = ctx._add(
            x4897,
            x4899,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4901 = ctx._get(
            data,
            2,
            4,
            50,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4902 = ctx._mul(
            x4901,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4903 = ctx._add(
            x4900,
            x4902,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4904 = ctx._get(
            data,
            3,
            4,
            56,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4905 = ctx._mul(
            x4904,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4906 = ctx._add(
            x4903,
            x4905,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4907 = ctx._get(
            data,
            4,
            4,
            62,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4908 = ctx._mul(
            x4907,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4909 = ctx._add(
            x4906,
            x4908,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4910 = ctx._get(
            data,
            5,
            4,
            68,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4911 = ctx._mul(
            x4910,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4912 = ctx._add(
            x4909,
            x4911,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4913 = ctx._get(
            data,
            6,
            4,
            74,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4914 = ctx._mul(
            x4913,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4915 = ctx._add(
            x4912,
            x4914,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4916 = ctx._get(
            data,
            7,
            4,
            80,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4917 = ctx._mul(
            x4916,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4918 = ctx._add(
            x4915,
            x4917,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4919 = ctx._get(
            data,
            8,
            4,
            86,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4920 = ctx._mul(
            x4919,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4921 = ctx._add(
            x4918,
            x4920,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4922 = ctx._get(
            data,
            9,
            4,
            92,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4923 = ctx._mul(
            x4922,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4924 = ctx._add(
            x4921,
            x4923,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4925 = ctx._get(
            data,
            10,
            4,
            98,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4926 = ctx._mul(
            x4925,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4927 = ctx._add(
            x4924,
            x4926,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4928 = ctx._get(
            data,
            11,
            4,
            104,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4929 = ctx._mul(
            x4928,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4930 = ctx._add(
            x4927,
            x4929,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4931 = ctx._get(
            data,
            12,
            4,
            110,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4932 = ctx._mul(
            x4931,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4933 = ctx._add(
            x4930,
            x4932,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4934 = ctx._get(
            data,
            13,
            4,
            116,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4935 = ctx._mul(
            x4934,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4936 = ctx._add(
            x4933,
            x4935,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4937 = ctx._get(
            data,
            14,
            4,
            122,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4938 = ctx._mul(
            x4937,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4939 = ctx._add(
            x4936,
            x4938,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4940 = ctx._get(
            data,
            15,
            4,
            128,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4941 = ctx._mul(
            x4940,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4942 = ctx._add(
            x4939,
            x4941,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4943 = ctx._get(
            data,
            16,
            4,
            134,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4944 = ctx._get(
            data,
            17,
            4,
            140,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4945 = ctx._mul(
            x4944,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4946 = ctx._add(
            x4943,
            x4945,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4947 = ctx._get(
            data,
            18,
            4,
            146,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4948 = ctx._mul(
            x4947,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4949 = ctx._add(
            x4946,
            x4948,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4950 = ctx._get(
            data,
            19,
            4,
            152,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4951 = ctx._mul(
            x4950,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4952 = ctx._add(
            x4949,
            x4951,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4953 = ctx._get(
            data,
            20,
            4,
            158,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4954 = ctx._mul(
            x4953,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4955 = ctx._add(
            x4952,
            x4954,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4956 = ctx._get(
            data,
            21,
            4,
            164,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4957 = ctx._mul(
            x4956,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4958 = ctx._add(
            x4955,
            x4957,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4959 = ctx._get(
            data,
            22,
            4,
            170,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4960 = ctx._mul(
            x4959,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4961 = ctx._add(
            x4958,
            x4960,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4962 = ctx._get(
            data,
            23,
            4,
            176,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4963 = ctx._mul(
            x4962,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4964 = ctx._add(
            x4961,
            x4963,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4965 = ctx._get(
            data,
            24,
            4,
            182,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4966 = ctx._mul(
            x4965,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4967 = ctx._add(
            x4964,
            x4966,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4968 = ctx._get(
            data,
            25,
            4,
            188,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4969 = ctx._mul(
            x4968,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4970 = ctx._add(
            x4967,
            x4969,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4971 = ctx._get(
            data,
            26,
            4,
            194,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4972 = ctx._mul(
            x4971,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4973 = ctx._add(
            x4970,
            x4972,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4974 = ctx._get(
            data,
            27,
            4,
            200,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4975 = ctx._mul(
            x4974,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4976 = ctx._add(
            x4973,
            x4975,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4977 = ctx._get(
            data,
            28,
            4,
            206,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4978 = ctx._mul(
            x4977,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4979 = ctx._add(
            x4976,
            x4978,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4980 = ctx._get(
            data,
            29,
            4,
            212,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4981 = ctx._mul(
            x4980,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4982 = ctx._add(
            x4979,
            x4981,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4983 = ctx._get(
            data,
            30,
            4,
            218,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4984 = ctx._mul(
            x4983,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4985 = ctx._add(
            x4982,
            x4984,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4986 = ctx._get(
            data,
            31,
            4,
            224,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4987 = ctx._mul(
            x4986,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4988 = ctx._add(
            x4985,
            x4987,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4989 = ctx._sub(
            x4942,
            x867,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4990 = ctx._mul(
            x4989,
            x32,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4991 = ctx._and_eqz(
            x71,
            x4990,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4992 = ctx._sub(
            x4988,
            x900,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4993 = ctx._mul(
            x4992,
            x32,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4994 = ctx._and_eqz(
            x4991,
            x4993,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:112",
        );
        let x4995 = ctx._get(
            data,
            32,
            4,
            230,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x4996 = ctx._get(
            data,
            33,
            4,
            236,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x4997 = ctx._mul(
            x4996,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x4998 = ctx._add(
            x4995,
            x4997,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x4999 = ctx._get(
            data,
            34,
            4,
            242,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5000 = ctx._mul(
            x4999,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5001 = ctx._add(
            x4998,
            x5000,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5002 = ctx._get(
            data,
            35,
            4,
            248,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5003 = ctx._mul(
            x5002,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5004 = ctx._add(
            x5001,
            x5003,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5005 = ctx._get(
            data,
            36,
            4,
            254,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5006 = ctx._mul(
            x5005,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5007 = ctx._add(
            x5004,
            x5006,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5008 = ctx._get(
            data,
            37,
            4,
            260,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5009 = ctx._mul(
            x5008,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5010 = ctx._add(
            x5007,
            x5009,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5011 = ctx._get(
            data,
            38,
            4,
            266,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5012 = ctx._mul(
            x5011,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5013 = ctx._add(
            x5010,
            x5012,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5014 = ctx._get(
            data,
            39,
            4,
            272,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5015 = ctx._mul(
            x5014,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5016 = ctx._add(
            x5013,
            x5015,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5017 = ctx._get(
            data,
            40,
            4,
            278,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5018 = ctx._mul(
            x5017,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5019 = ctx._add(
            x5016,
            x5018,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5020 = ctx._get(
            data,
            41,
            4,
            284,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5021 = ctx._mul(
            x5020,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5022 = ctx._add(
            x5019,
            x5021,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5023 = ctx._get(
            data,
            42,
            4,
            290,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5024 = ctx._mul(
            x5023,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5025 = ctx._add(
            x5022,
            x5024,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5026 = ctx._get(
            data,
            43,
            4,
            296,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5027 = ctx._mul(
            x5026,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5028 = ctx._add(
            x5025,
            x5027,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5029 = ctx._get(
            data,
            44,
            4,
            302,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5030 = ctx._mul(
            x5029,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5031 = ctx._add(
            x5028,
            x5030,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5032 = ctx._get(
            data,
            45,
            4,
            308,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5033 = ctx._mul(
            x5032,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5034 = ctx._add(
            x5031,
            x5033,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5035 = ctx._get(
            data,
            46,
            4,
            314,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5036 = ctx._mul(
            x5035,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5037 = ctx._add(
            x5034,
            x5036,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5038 = ctx._get(
            data,
            47,
            4,
            320,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5039 = ctx._mul(
            x5038,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5040 = ctx._add(
            x5037,
            x5039,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5041 = ctx._get(
            data,
            48,
            4,
            326,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5042 = ctx._get(
            data,
            49,
            4,
            332,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5043 = ctx._mul(
            x5042,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5044 = ctx._add(
            x5041,
            x5043,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5045 = ctx._get(
            data,
            50,
            4,
            338,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5046 = ctx._mul(
            x5045,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5047 = ctx._add(
            x5044,
            x5046,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5048 = ctx._get(
            data,
            51,
            4,
            344,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5049 = ctx._mul(
            x5048,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5050 = ctx._add(
            x5047,
            x5049,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5051 = ctx._get(
            data,
            52,
            4,
            350,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5052 = ctx._mul(
            x5051,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5053 = ctx._add(
            x5050,
            x5052,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5054 = ctx._get(
            data,
            53,
            4,
            356,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5055 = ctx._mul(
            x5054,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5056 = ctx._add(
            x5053,
            x5055,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5057 = ctx._get(
            data,
            54,
            4,
            362,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5058 = ctx._mul(
            x5057,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5059 = ctx._add(
            x5056,
            x5058,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5060 = ctx._get(
            data,
            55,
            4,
            368,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5061 = ctx._mul(
            x5060,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5062 = ctx._add(
            x5059,
            x5061,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5063 = ctx._get(
            data,
            56,
            4,
            374,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5064 = ctx._mul(
            x5063,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5065 = ctx._add(
            x5062,
            x5064,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5066 = ctx._get(
            data,
            57,
            4,
            380,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5067 = ctx._mul(
            x5066,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5068 = ctx._add(
            x5065,
            x5067,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5069 = ctx._get(
            data,
            58,
            4,
            386,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5070 = ctx._mul(
            x5069,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5071 = ctx._add(
            x5068,
            x5070,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5072 = ctx._get(
            data,
            59,
            4,
            392,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5073 = ctx._mul(
            x5072,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5074 = ctx._add(
            x5071,
            x5073,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5075 = ctx._get(
            data,
            60,
            4,
            398,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5076 = ctx._mul(
            x5075,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5077 = ctx._add(
            x5074,
            x5076,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5078 = ctx._get(
            data,
            61,
            4,
            404,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5079 = ctx._mul(
            x5078,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5080 = ctx._add(
            x5077,
            x5079,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5081 = ctx._get(
            data,
            62,
            4,
            410,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5082 = ctx._mul(
            x5081,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5083 = ctx._add(
            x5080,
            x5082,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5084 = ctx._get(
            data,
            63,
            4,
            416,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5085 = ctx._mul(
            x5084,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5086 = ctx._add(
            x5083,
            x5085,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5087 = ctx._sub(
            x5040,
            x2256,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5088 = ctx._mul(
            x5087,
            x32,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5089 = ctx._and_eqz(
            x4994,
            x5088,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5090 = ctx._sub(
            x5086,
            x2289,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5091 = ctx._mul(
            x5090,
            x32,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5092 = ctx._and_eqz(
            x5089,
            x5091,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:113",
        );
        let x5093 = ctx._and_cond(
            x4896,
            x1019,
            x5092,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:110",
        );
        let x5094 = ctx._sub(
            x165,
            x867,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:118",
        );
        let x5095 = ctx._mul(
            x5094,
            x32,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:118",
        );
        let x5096 = ctx._and_eqz(
            x71,
            x5095,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:118",
        );
        let x5097 = ctx._sub(
            x164,
            x900,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:118",
        );
        let x5098 = ctx._mul(
            x5097,
            x32,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:118",
        );
        let x5099 = ctx._and_eqz(
            x5096,
            x5098,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:118",
        );
        let x5100 = ctx._get(
            code,
            14,
            0,
            32,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:119",
        );
        let x5101 = ctx._get(
            code,
            15,
            0,
            33,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:119",
        );
        let x5102 = ctx._sub(
            x5100,
            x2256,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:119",
        );
        let x5103 = ctx._mul(
            x5102,
            x32,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:119",
        );
        let x5104 = ctx._and_eqz(
            x5099,
            x5103,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:119",
        );
        let x5105 = ctx._sub(
            x5101,
            x2289,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:119",
        );
        let x5106 = ctx._mul(
            x5105,
            x32,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:119",
        );
        let x5107 = ctx._and_eqz(
            x5104,
            x5106,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:119",
        );
        let x5108 = ctx._and_cond(
            x5093,
            x4467,
            x5107,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:117",
        );
        let x5109 = ctx._and_eqz(
            x5108,
            x2143,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:131",
        );
        let x5110 = ctx._and_eqz(
            x5109,
            x2149,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:155",
        );
        let x5111 = ctx._and_eqz(
            x5110,
            x2160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:106",
        );
        let x5112 = ctx._and_eqz(
            x5111,
            x2163,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:107",
        );
        let x5113 = ctx._and_eqz(
            x5112,
            x2993,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:108",
        );
        let x5114 = ctx._sub(
            x1438,
            x70,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:109",
        );
        let x5115 = ctx._mul(
            x1438,
            x5114,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:109",
        );
        let x5116 = ctx._and_eqz(
            x5113,
            x5115,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:109",
        );
        let x5117 = ctx._and_cond(
            x4841,
            x1121,
            x5116,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:189",
        );
        let x5118 = ctx._get(
            data,
            97,
            1,
            645,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:196",
        );
        let x5119 = ctx._sub(
            x1018,
            x5118,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:196",
        );
        let x5120 = ctx._and_eqz(
            x4845,
            x5119,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:196",
        );
        let x5121 = ctx._get(
            data,
            98,
            1,
            647,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:197",
        );
        let x5122 = ctx._sub(
            x1019,
            x5121,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:197",
        );
        let x5123 = ctx._and_eqz(
            x5120,
            x5122,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:197",
        );
        let x5124 = ctx._and_eqz(
            x5123,
            x4856,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:198",
        );
        let x5125 = ctx._sub(
            x4332,
            x4846,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:199",
        );
        let x5126 = ctx._and_eqz(
            x5124,
            x5125,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:199",
        );
        let x5127 = ctx._and_eqz(
            x5126,
            x4876,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:200",
        );
        let x5128 = ctx._and_eqz(
            x5127,
            x4879,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:201",
        );
        let x5129 = ctx._and_eqz(
            x71,
            x4873,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:204",
        );
        let x5130 = ctx._and_eqz(
            x5129,
            x4853,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:205",
        );
        let x5131 = ctx._and_cond(
            x5128,
            x1018,
            x5130,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:202",
        );
        let x5132 = ctx._mul(
            x175,
            x17,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:210",
        );
        let x5133 = ctx._add(
            x5132,
            x172,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:210",
        );
        let x5134 = ctx._sub(
            x4312,
            x5133,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:211",
        );
        let x5135 = ctx._and_eqz(
            x71,
            x5134,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:211",
        );
        let x5136 = ctx._and_eqz(
            x5135,
            x4864,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:212",
        );
        let x5137 = ctx._and_cond(
            x5131,
            x4297,
            x5136,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:207",
        );
        let x5138 = ctx._and_cond(
            x5137,
            x1019,
            x5092,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:110",
        );
        let x5139 = ctx._and_cond(
            x5138,
            x4467,
            x5107,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:117",
        );
        let x5140 = ctx._and_eqz(
            x5139,
            x4888,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:215",
        );
        let x5141 = ctx._and_eqz(
            x5140,
            x2160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:106",
        );
        let x5142 = ctx._and_eqz(
            x5141,
            x2163,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:107",
        );
        let x5143 = ctx._and_eqz(
            x5142,
            x2993,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:108",
        );
        let x5144 = ctx._and_eqz(
            x5143,
            x5115,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:109",
        );
        let x5145 = ctx._and_cond(
            x5117,
            x995,
            x5144,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:194",
        );
        let x5146 = ctx._and_eqz(
            x5126,
            x4873,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:223",
        );
        let x5147 = ctx._and_eqz(
            x5146,
            x4879,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:224",
        );
        let x5148 = ctx._and_eqz(
            x71,
            x4876,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:227",
        );
        let x5149 = ctx._and_eqz(
            x5148,
            x4853,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:228",
        );
        let x5150 = ctx._and_cond(
            x5147,
            x1018,
            x5149,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:225",
        );
        let x5151 = ctx._mul(
            x5133,
            x10,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:233",
        );
        let x5152 = ctx._sub(
            x4315,
            x5151,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:234",
        );
        let x5153 = ctx._and_eqz(
            x71,
            x5152,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:234",
        );
        let x5154 = ctx._and_eqz(
            x5153,
            x4864,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:235",
        );
        let x5155 = ctx._and_cond(
            x5150,
            x4297,
            x5154,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:230",
        );
        let x5156 = ctx._and_cond(
            x5155,
            x1019,
            x5092,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:110",
        );
        let x5157 = ctx._and_cond(
            x5156,
            x4467,
            x5107,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:117",
        );
        let x5158 = ctx._and_eqz(
            x5157,
            x4888,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:238",
        );
        let x5159 = ctx._and_eqz(
            x5158,
            x2160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:106",
        );
        let x5160 = ctx._and_eqz(
            x5159,
            x2163,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:107",
        );
        let x5161 = ctx._and_eqz(
            x5160,
            x2993,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:108",
        );
        let x5162 = ctx._and_eqz(
            x5161,
            x5115,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:109",
        );
        let x5163 = ctx._and_cond(
            x5145,
            x996,
            x5162,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:217",
        );
        let x5164 = ctx._and_eqz(
            x5146,
            x4876,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:247",
        );
        let x5165 = ctx._and_eqz(
            x71,
            x4879,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:250",
        );
        let x5166 = ctx._and_eqz(
            x5165,
            x4853,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:251",
        );
        let x5167 = ctx._and_cond(
            x5164,
            x1018,
            x5166,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:248",
        );
        let x5168 = ctx._add(
            x5151,
            x0,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:255",
        );
        let x5169 = ctx._sub(
            x4737,
            x5168,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:255",
        );
        let x5170 = ctx._and_eqz(
            x71,
            x5169,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:255",
        );
        let x5171 = ctx._and_eqz(
            x5170,
            x4864,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:256",
        );
        let x5172 = ctx._and_cond(
            x5167,
            x4297,
            x5171,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:253",
        );
        let x5173 = ctx._and_cond(
            x5172,
            x1019,
            x5092,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:110",
        );
        let x5174 = ctx._and_cond(
            x5173,
            x4467,
            x5107,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:117",
        );
        let x5175 = ctx._sub(
            x4887,
            x8,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:259",
        );
        let x5176 = ctx._and_eqz(
            x5174,
            x5175,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:259",
        );
        let x5177 = ctx._and_eqz(
            x5176,
            x2160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:106",
        );
        let x5178 = ctx._and_eqz(
            x5177,
            x2163,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:107",
        );
        let x5179 = ctx._and_eqz(
            x5178,
            x2993,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:108",
        );
        let x5180 = ctx._and_eqz(
            x5179,
            x5115,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:109",
        );
        let x5181 = ctx._and_cond(
            x5163,
            x999,
            x5180,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:240",
        );
        let x5182 = ctx._add(
            x1002,
            x1005,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:262",
        );
        let x5183 = ctx._add(
            x5182,
            x1008,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:262",
        );
        let x5184 = ctx._add(
            x5183,
            x1011,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:262",
        );
        let x5185 = ctx._sub(
            x74,
            x4878,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x5186 = ctx._and_eqz(
            x71,
            x5185,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x5187 = ctx._and_eqz(
            x5186,
            x76,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:21",
        );
        let x5188 = ctx._and_eqz(
            x5187,
            x4853,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:264",
        );
        let x5189 = ctx._and_eqz(
            x5188,
            x4856,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:265",
        );
        let x5190 = ctx._and_eqz(
            x5189,
            x4873,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:266",
        );
        let x5191 = ctx._and_eqz(
            x5190,
            x4876,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:267",
        );
        let x5192 = ctx._and_eqz(
            x5191,
            x5125,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:268",
        );
        let x5193 = ctx._get(
            data,
            0,
            68,
            39,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5194 = ctx._get(
            data,
            1,
            68,
            45,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5195 = ctx._get(
            data,
            2,
            68,
            51,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5196 = ctx._get(
            data,
            3,
            68,
            57,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5197 = ctx._get(
            data,
            4,
            68,
            63,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5198 = ctx._get(
            data,
            5,
            68,
            69,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5199 = ctx._get(
            data,
            6,
            68,
            75,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5200 = ctx._get(
            data,
            7,
            68,
            81,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5201 = ctx._get(
            data,
            8,
            68,
            87,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5202 = ctx._get(
            data,
            9,
            68,
            93,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5203 = ctx._get(
            data,
            10,
            68,
            99,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5204 = ctx._get(
            data,
            11,
            68,
            105,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5205 = ctx._get(
            data,
            12,
            68,
            111,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5206 = ctx._get(
            data,
            13,
            68,
            117,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5207 = ctx._get(
            data,
            14,
            68,
            123,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5208 = ctx._get(
            data,
            15,
            68,
            129,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5209 = ctx._get(
            data,
            16,
            68,
            135,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5210 = ctx._get(
            data,
            17,
            68,
            141,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5211 = ctx._get(
            data,
            18,
            68,
            147,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5212 = ctx._get(
            data,
            19,
            68,
            153,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5213 = ctx._get(
            data,
            20,
            68,
            159,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5214 = ctx._get(
            data,
            21,
            68,
            165,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5215 = ctx._get(
            data,
            22,
            68,
            171,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5216 = ctx._get(
            data,
            23,
            68,
            177,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5217 = ctx._get(
            data,
            24,
            68,
            183,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5218 = ctx._get(
            data,
            25,
            68,
            189,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5219 = ctx._get(
            data,
            26,
            68,
            195,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5220 = ctx._get(
            data,
            27,
            68,
            201,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5221 = ctx._get(
            data,
            28,
            68,
            207,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5222 = ctx._get(
            data,
            29,
            68,
            213,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5223 = ctx._get(
            data,
            30,
            68,
            219,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5224 = ctx._get(
            data,
            31,
            68,
            225,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5225 = ctx._get(
            data,
            32,
            68,
            231,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5226 = ctx._get(
            data,
            33,
            68,
            237,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5227 = ctx._get(
            data,
            34,
            68,
            243,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5228 = ctx._get(
            data,
            35,
            68,
            249,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5229 = ctx._get(
            data,
            36,
            68,
            255,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5230 = ctx._get(
            data,
            37,
            68,
            261,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5231 = ctx._get(
            data,
            38,
            68,
            267,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5232 = ctx._get(
            data,
            39,
            68,
            273,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5233 = ctx._get(
            data,
            40,
            68,
            279,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5234 = ctx._get(
            data,
            41,
            68,
            285,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5235 = ctx._get(
            data,
            42,
            68,
            291,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5236 = ctx._get(
            data,
            43,
            68,
            297,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5237 = ctx._get(
            data,
            44,
            68,
            303,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5238 = ctx._get(
            data,
            45,
            68,
            309,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5239 = ctx._get(
            data,
            46,
            68,
            315,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5240 = ctx._get(
            data,
            47,
            68,
            321,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5241 = ctx._get(
            data,
            48,
            68,
            327,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5242 = ctx._get(
            data,
            49,
            68,
            333,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5243 = ctx._get(
            data,
            50,
            68,
            339,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5244 = ctx._get(
            data,
            51,
            68,
            345,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5245 = ctx._get(
            data,
            52,
            68,
            351,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5246 = ctx._get(
            data,
            53,
            68,
            357,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5247 = ctx._get(
            data,
            54,
            68,
            363,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5248 = ctx._get(
            data,
            55,
            68,
            369,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5249 = ctx._get(
            data,
            56,
            68,
            375,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5250 = ctx._get(
            data,
            57,
            68,
            381,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5251 = ctx._get(
            data,
            58,
            68,
            387,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5252 = ctx._get(
            data,
            59,
            68,
            393,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5253 = ctx._get(
            data,
            60,
            68,
            399,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5254 = ctx._get(
            data,
            61,
            68,
            405,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5255 = ctx._get(
            data,
            62,
            68,
            411,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5256 = ctx._get(
            data,
            63,
            68,
            417,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5257 = ctx._mul(
            x5194,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5258 = ctx._add(
            x5193,
            x5257,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5259 = ctx._mul(
            x5195,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5260 = ctx._add(
            x5258,
            x5259,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5261 = ctx._mul(
            x5196,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5262 = ctx._add(
            x5260,
            x5261,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5263 = ctx._mul(
            x5197,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5264 = ctx._add(
            x5262,
            x5263,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5265 = ctx._mul(
            x5198,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5266 = ctx._add(
            x5264,
            x5265,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5267 = ctx._mul(
            x5199,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5268 = ctx._add(
            x5266,
            x5267,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5269 = ctx._mul(
            x5200,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5270 = ctx._add(
            x5268,
            x5269,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5271 = ctx._mul(
            x5201,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5272 = ctx._add(
            x5270,
            x5271,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5273 = ctx._mul(
            x5202,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5274 = ctx._add(
            x5272,
            x5273,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5275 = ctx._mul(
            x5203,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5276 = ctx._add(
            x5274,
            x5275,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5277 = ctx._mul(
            x5204,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5278 = ctx._add(
            x5276,
            x5277,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5279 = ctx._mul(
            x5205,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5280 = ctx._add(
            x5278,
            x5279,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5281 = ctx._mul(
            x5206,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5282 = ctx._add(
            x5280,
            x5281,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5283 = ctx._mul(
            x5207,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5284 = ctx._add(
            x5282,
            x5283,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5285 = ctx._mul(
            x5208,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5286 = ctx._add(
            x5284,
            x5285,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5287 = ctx._mul(
            x5210,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5288 = ctx._add(
            x5209,
            x5287,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5289 = ctx._mul(
            x5211,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5290 = ctx._add(
            x5288,
            x5289,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5291 = ctx._mul(
            x5212,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5292 = ctx._add(
            x5290,
            x5291,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5293 = ctx._mul(
            x5213,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5294 = ctx._add(
            x5292,
            x5293,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5295 = ctx._mul(
            x5214,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5296 = ctx._add(
            x5294,
            x5295,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5297 = ctx._mul(
            x5215,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5298 = ctx._add(
            x5296,
            x5297,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5299 = ctx._mul(
            x5216,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5300 = ctx._add(
            x5298,
            x5299,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5301 = ctx._mul(
            x5217,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5302 = ctx._add(
            x5300,
            x5301,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5303 = ctx._mul(
            x5218,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5304 = ctx._add(
            x5302,
            x5303,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5305 = ctx._mul(
            x5219,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5306 = ctx._add(
            x5304,
            x5305,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5307 = ctx._mul(
            x5220,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5308 = ctx._add(
            x5306,
            x5307,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5309 = ctx._mul(
            x5221,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5310 = ctx._add(
            x5308,
            x5309,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5311 = ctx._mul(
            x5222,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5312 = ctx._add(
            x5310,
            x5311,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5313 = ctx._mul(
            x5223,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5314 = ctx._add(
            x5312,
            x5313,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5315 = ctx._mul(
            x5224,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5316 = ctx._add(
            x5314,
            x5315,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5317 = ctx._add(x4942, x5286, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x5318 = ctx._add(x4988, x5316, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x5319 = ctx._sub(
            x1409,
            x5317,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:273",
        );
        let x5320 = ctx._and_eqz(
            x5192,
            x5319,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:273",
        );
        let x5321 = ctx._sub(
            x1412,
            x5318,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:273",
        );
        let x5322 = ctx._and_eqz(
            x5320,
            x5321,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:273",
        );
        let x5323 = ctx._mul(
            x5226,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5324 = ctx._add(
            x5225,
            x5323,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5325 = ctx._mul(
            x5227,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5326 = ctx._add(
            x5324,
            x5325,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5327 = ctx._mul(
            x5228,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5328 = ctx._add(
            x5326,
            x5327,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5329 = ctx._mul(
            x5229,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5330 = ctx._add(
            x5328,
            x5329,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5331 = ctx._mul(
            x5230,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5332 = ctx._add(
            x5330,
            x5331,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5333 = ctx._mul(
            x5231,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5334 = ctx._add(
            x5332,
            x5333,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5335 = ctx._mul(
            x5232,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5336 = ctx._add(
            x5334,
            x5335,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5337 = ctx._mul(
            x5233,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5338 = ctx._add(
            x5336,
            x5337,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5339 = ctx._mul(
            x5234,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5340 = ctx._add(
            x5338,
            x5339,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5341 = ctx._mul(
            x5235,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5342 = ctx._add(
            x5340,
            x5341,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5343 = ctx._mul(
            x5236,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5344 = ctx._add(
            x5342,
            x5343,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5345 = ctx._mul(
            x5237,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5346 = ctx._add(
            x5344,
            x5345,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5347 = ctx._mul(
            x5238,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5348 = ctx._add(
            x5346,
            x5347,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5349 = ctx._mul(
            x5239,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5350 = ctx._add(
            x5348,
            x5349,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5351 = ctx._mul(
            x5240,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5352 = ctx._add(
            x5350,
            x5351,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5353 = ctx._mul(
            x5242,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5354 = ctx._add(
            x5241,
            x5353,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5355 = ctx._mul(
            x5243,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5356 = ctx._add(
            x5354,
            x5355,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5357 = ctx._mul(
            x5244,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5358 = ctx._add(
            x5356,
            x5357,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5359 = ctx._mul(
            x5245,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5360 = ctx._add(
            x5358,
            x5359,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5361 = ctx._mul(
            x5246,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5362 = ctx._add(
            x5360,
            x5361,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5363 = ctx._mul(
            x5247,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5364 = ctx._add(
            x5362,
            x5363,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5365 = ctx._mul(
            x5248,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5366 = ctx._add(
            x5364,
            x5365,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5367 = ctx._mul(
            x5249,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5368 = ctx._add(
            x5366,
            x5367,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5369 = ctx._mul(
            x5250,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5370 = ctx._add(
            x5368,
            x5369,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5371 = ctx._mul(
            x5251,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5372 = ctx._add(
            x5370,
            x5371,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5373 = ctx._mul(
            x5252,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5374 = ctx._add(
            x5372,
            x5373,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5375 = ctx._mul(
            x5253,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5376 = ctx._add(
            x5374,
            x5375,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5377 = ctx._mul(
            x5254,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5378 = ctx._add(
            x5376,
            x5377,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5379 = ctx._mul(
            x5255,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5380 = ctx._add(
            x5378,
            x5379,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5381 = ctx._mul(
            x5256,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5382 = ctx._add(
            x5380,
            x5381,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x5383 = ctx._add(x5040, x5352, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x5384 = ctx._add(x5086, x5382, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x5385 = ctx._sub(
            x1415,
            x5383,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:274",
        );
        let x5386 = ctx._and_eqz(
            x5322,
            x5385,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:274",
        );
        let x5387 = ctx._sub(
            x1418,
            x5384,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:274",
        );
        let x5388 = ctx._and_eqz(
            x5386,
            x5387,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:274",
        );
        let x5389 = ctx._mul(
            x4858,
            x1458,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x5390 = ctx._sub(
            x5389,
            x1457,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x5391 = ctx._and_eqz(
            x5388,
            x5390,
            "external/risc0/risc0/zkvm/circuit/types.h:220",
        );
        let x5392 = ctx._sub(x70, x1457, "external/risc0/risc0/zkvm/circuit/types.h:221");
        let x5393 = ctx._mul(
            x5392,
            x4858,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x5394 = ctx._and_eqz(
            x5391,
            x5393,
            "external/risc0/risc0/zkvm/circuit/types.h:221",
        );
        let x5395 = ctx._sub(x1409, x867, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x5396 = ctx._mul(x5395, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x5397 = ctx._sub(
            x1040,
            x5396,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x5398 = ctx._and_eqz(
            x5394,
            x5397,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x5399 = ctx._add(
            x1412,
            x1040,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x5400 = ctx._sub(x5399, x900, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x5401 = ctx._mul(x5400, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x5402 = ctx._sub(
            x1029,
            x5401,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x5403 = ctx._and_eqz(
            x5398,
            x5402,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x5404 = ctx._sub(
            x1415,
            x2256,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x5405 = ctx._mul(x5404, x32, "external/risc0/risc0/zkvm/circuit/types.h:131");
        let x5406 = ctx._sub(
            x1030,
            x5405,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x5407 = ctx._and_eqz(
            x5403,
            x5406,
            "external/risc0/risc0/zkvm/circuit/types.h:131",
        );
        let x5408 = ctx._add(
            x1418,
            x1030,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x5409 = ctx._sub(
            x5408,
            x2289,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x5410 = ctx._mul(x5409, x32, "external/risc0/risc0/zkvm/circuit/types.h:132");
        let x5411 = ctx._sub(
            x1033,
            x5410,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x5412 = ctx._and_eqz(
            x5407,
            x5411,
            "external/risc0/risc0/zkvm/circuit/types.h:132",
        );
        let x5413 = ctx._and_eqz(
            x5412,
            x4888,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:286",
        );
        let x5414 = ctx._add(
            x4878,
            x70,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:290",
        );
        let x5415 = ctx._sub(
            x4737,
            x5414,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:290",
        );
        let x5416 = ctx._and_eqz(
            x71,
            x5415,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:290",
        );
        let x5417 = ctx._and_cond(
            x5413,
            x1457,
            x5416,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:287",
        );
        let x5418 = ctx._get(
            data,
            130,
            4,
            700,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:300",
        );
        let x5419 = ctx._get(
            data,
            129,
            4,
            698,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:301",
        );
        let x5420 = ctx._sub(
            x4878,
            x70,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:303",
        );
        let x5421 = ctx._sub(
            x4737,
            x5420,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:303",
        );
        let x5422 = ctx._and_eqz(
            x71,
            x5421,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:303",
        );
        let x5423 = ctx._sub(
            x900,
            x175,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:304",
        );
        let x5424 = ctx._and_eqz(
            x5422,
            x5423,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:304",
        );
        let x5425 = ctx._sub(
            x867,
            x172,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:305",
        );
        let x5426 = ctx._and_eqz(
            x5424,
            x5425,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:305",
        );
        let x5427 = ctx._sub(
            x2289,
            x5418,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:306",
        );
        let x5428 = ctx._and_eqz(
            x5426,
            x5427,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:306",
        );
        let x5429 = ctx._sub(
            x2256,
            x5419,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:307",
        );
        let x5430 = ctx._and_eqz(
            x5428,
            x5429,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:307",
        );
        let x5431 = ctx._and_cond(
            x5417,
            x5392,
            x5430,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:292",
        );
        let x5432 = ctx._and_eqz(
            x5431,
            x2143,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:276",
        );
        let x5433 = ctx._and_eqz(
            x5432,
            x2146,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:277",
        );
        let x5434 = ctx._and_eqz(
            x5433,
            x2149,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:278",
        );
        let x5435 = ctx._and_eqz(
            x5434,
            x2152,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:279",
        );
        let x5436 = ctx._and_eqz(
            x5435,
            x2160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:280",
        );
        let x5437 = ctx._and_cond(
            x5181,
            x5184,
            x5436,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:262",
        );
        let x5438 = ctx._and_eqz(
            x5437,
            x410,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5439 = ctx._and_eqz(
            x5438,
            x417,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5440 = ctx._and_eqz(
            x5439,
            x424,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5441 = ctx._and_eqz(
            x5440,
            x431,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5442 = ctx._and_eqz(
            x5441,
            x438,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5443 = ctx._and_eqz(
            x5442,
            x445,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5444 = ctx._and_eqz(
            x5443,
            x452,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5445 = ctx._and_eqz(
            x5444,
            x459,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5446 = ctx._and_eqz(
            x5445,
            x466,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5447 = ctx._and_eqz(
            x5446,
            x473,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5448 = ctx._and_eqz(
            x5447,
            x480,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5449 = ctx._and_eqz(
            x5448,
            x487,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5450 = ctx._and_eqz(
            x5449,
            x494,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5451 = ctx._and_eqz(
            x5450,
            x501,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5452 = ctx._and_eqz(
            x5451,
            x508,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5453 = ctx._and_eqz(
            x5452,
            x515,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5454 = ctx._and_eqz(
            x5453,
            x523,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5455 = ctx._and_eqz(
            x5454,
            x530,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5456 = ctx._and_eqz(
            x5455,
            x537,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5457 = ctx._and_eqz(
            x5456,
            x544,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5458 = ctx._and_eqz(
            x5457,
            x551,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5459 = ctx._and_eqz(
            x5458,
            x558,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5460 = ctx._and_eqz(
            x5459,
            x565,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5461 = ctx._and_eqz(
            x5460,
            x572,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5462 = ctx._and_eqz(
            x5461,
            x580,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5463 = ctx._and_eqz(
            x5462,
            x587,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5464 = ctx._and_eqz(
            x5463,
            x594,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5465 = ctx._and_eqz(
            x5464,
            x601,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5466 = ctx._and_eqz(
            x5465,
            x608,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5467 = ctx._and_eqz(
            x5466,
            x615,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5468 = ctx._and_eqz(
            x5467,
            x622,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5469 = ctx._and_eqz(
            x5468,
            x629,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5470 = ctx._and_eqz(
            x5469,
            x1865,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5471 = ctx._and_eqz(
            x5470,
            x1868,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5472 = ctx._and_eqz(
            x5471,
            x1871,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5473 = ctx._and_eqz(
            x5472,
            x1874,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5474 = ctx._and_eqz(
            x5473,
            x1877,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5475 = ctx._and_eqz(
            x5474,
            x1880,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5476 = ctx._and_eqz(
            x5475,
            x1883,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5477 = ctx._and_eqz(
            x5476,
            x1886,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5478 = ctx._and_eqz(
            x5477,
            x1889,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5479 = ctx._and_eqz(
            x5478,
            x1892,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5480 = ctx._and_eqz(
            x5479,
            x1895,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5481 = ctx._and_eqz(
            x5480,
            x1898,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5482 = ctx._and_eqz(
            x5481,
            x1901,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5483 = ctx._and_eqz(
            x5482,
            x1904,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5484 = ctx._and_eqz(
            x5483,
            x1907,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5485 = ctx._and_eqz(
            x5484,
            x1910,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5486 = ctx._and_eqz(
            x5485,
            x1913,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5487 = ctx._and_eqz(
            x5486,
            x1916,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5488 = ctx._and_eqz(
            x5487,
            x1919,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5489 = ctx._and_eqz(
            x5488,
            x1922,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5490 = ctx._and_eqz(
            x5489,
            x1925,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5491 = ctx._and_eqz(
            x5490,
            x1928,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5492 = ctx._and_eqz(
            x5491,
            x1931,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5493 = ctx._and_eqz(
            x5492,
            x1934,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5494 = ctx._and_eqz(
            x5493,
            x1937,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5495 = ctx._and_eqz(
            x5494,
            x1940,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5496 = ctx._and_eqz(
            x5495,
            x1943,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5497 = ctx._and_eqz(
            x5496,
            x1946,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5498 = ctx._and_eqz(
            x5497,
            x1949,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5499 = ctx._and_eqz(
            x5498,
            x1952,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5500 = ctx._and_eqz(
            x5499,
            x1955,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5501 = ctx._and_eqz(
            x5500,
            x1958,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5502 = ctx._and_eqz(
            x5501,
            x2936,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5503 = ctx._and_eqz(
            x5502,
            x2939,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5504 = ctx._and_eqz(
            x5503,
            x2942,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5505 = ctx._and_eqz(
            x5504,
            x2945,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5506 = ctx._and_eqz(
            x5505,
            x2948,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5507 = ctx._and_eqz(
            x5506,
            x2951,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5508 = ctx._and_eqz(
            x5507,
            x2954,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5509 = ctx._and_eqz(
            x5508,
            x2957,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5510 = ctx._and_eqz(
            x5509,
            x1994,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5511 = ctx._and_eqz(
            x5510,
            x1997,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5512 = ctx._and_eqz(
            x5511,
            x2000,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5513 = ctx._and_eqz(
            x5512,
            x2003,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5514 = ctx._and_eqz(
            x5513,
            x2006,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5515 = ctx._and_eqz(
            x5514,
            x2009,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5516 = ctx._and_eqz(
            x5515,
            x2012,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5517 = ctx._and_eqz(
            x5516,
            x2015,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5518 = ctx._and_eqz(
            x5517,
            x2027,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5519 = ctx._and_eqz(
            x5518,
            x2030,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5520 = ctx._and_eqz(
            x5519,
            x2033,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5521 = ctx._and_eqz(
            x5520,
            x2036,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5522 = ctx._and_eqz(
            x5521,
            x2039,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5523 = ctx._and_eqz(
            x5522,
            x2042,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5524 = ctx._and_eqz(
            x5523,
            x2045,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5525 = ctx._and_eqz(
            x5524,
            x2048,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5526 = ctx._and_eqz(
            x5525,
            x2060,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5527 = ctx._and_eqz(
            x5526,
            x2063,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5528 = ctx._and_eqz(
            x5527,
            x2066,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5529 = ctx._and_eqz(
            x5528,
            x2069,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5530 = ctx._and_eqz(
            x5529,
            x2072,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5531 = ctx._and_eqz(
            x5530,
            x2075,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5532 = ctx._and_eqz(
            x5531,
            x2078,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5533 = ctx._and_eqz(
            x5532,
            x2081,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5534 = ctx._and_eqz(
            x5533,
            x2126,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5535 = ctx._and_eqz(
            x5534,
            x2129,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5536 = ctx._and_eqz(
            x5535,
            x2132,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5537 = ctx._and_eqz(
            x5536,
            x2135,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x5538 = ctx._and_eqz(
            x5537,
            x2093,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:186",
        );
        let x5539 = ctx._and_eqz(
            x5538,
            x2096,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:186",
        );
        let x5540 = ctx._and_eqz(
            x5539,
            x2099,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:186",
        );
        let x5541 = ctx._and_eqz(
            x5540,
            x2102,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:186",
        );
        let x5542 = ctx._and_eqz(
            x5541,
            x2105,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:186",
        );
        let x5543 = ctx._and_eqz(
            x5542,
            x2108,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:186",
        );
        let x5544 = ctx._and_eqz(
            x5543,
            x2111,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:186",
        );
        let x5545 = ctx._and_eqz(
            x5544,
            x2114,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:186",
        );
        let x5546 = ctx._and_eqz(
            x5545,
            x2123,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:186",
        );
        let x5547 = ctx._and_cond(
            x4839,
            x100,
            x5546,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:139",
        );
        let x5548 = ctx._get(
            data,
            64,
            2,
            420,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5549 = ctx._get(
            data,
            65,
            2,
            427,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5550 = ctx._get(
            data,
            66,
            2,
            434,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5551 = ctx._get(
            data,
            67,
            2,
            441,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5552 = ctx._get(
            data,
            68,
            2,
            448,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5553 = ctx._get(
            data,
            69,
            2,
            455,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5554 = ctx._get(
            data,
            70,
            2,
            462,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5555 = ctx._get(
            data,
            71,
            2,
            469,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5556 = ctx._get(
            data,
            72,
            2,
            476,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5557 = ctx._get(
            data,
            73,
            2,
            483,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5558 = ctx._get(
            data,
            74,
            2,
            490,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5559 = ctx._get(
            data,
            75,
            2,
            497,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5560 = ctx._get(
            data,
            76,
            2,
            504,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5561 = ctx._get(
            data,
            77,
            2,
            511,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5562 = ctx._get(
            data,
            78,
            2,
            518,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5563 = ctx._get(
            data,
            79,
            2,
            525,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5564 = ctx._get(
            data,
            80,
            2,
            532,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5565 = ctx._get(
            data,
            81,
            2,
            539,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5566 = ctx._get(
            data,
            82,
            2,
            546,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5567 = ctx._get(
            data,
            83,
            2,
            553,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5568 = ctx._get(
            data,
            84,
            2,
            560,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5569 = ctx._get(
            data,
            85,
            2,
            567,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5570 = ctx._get(
            data,
            86,
            2,
            574,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5571 = ctx._get(
            data,
            87,
            2,
            581,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5572 = ctx._get(
            data,
            88,
            2,
            588,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5573 = ctx._get(
            data,
            89,
            2,
            595,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5574 = ctx._get(
            data,
            90,
            2,
            602,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5575 = ctx._get(
            data,
            91,
            2,
            609,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5576 = ctx._get(
            data,
            92,
            2,
            616,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5577 = ctx._get(
            data,
            93,
            2,
            623,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5578 = ctx._get(
            data,
            94,
            2,
            630,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5579 = ctx._get(
            data,
            95,
            2,
            637,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5580 = ctx._get(
            data,
            64,
            7,
            422,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5581 = ctx._get(
            data,
            65,
            7,
            429,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5582 = ctx._get(
            data,
            66,
            7,
            436,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5583 = ctx._get(
            data,
            67,
            7,
            443,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5584 = ctx._get(
            data,
            68,
            7,
            450,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5585 = ctx._get(
            data,
            69,
            7,
            457,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5586 = ctx._get(
            data,
            70,
            7,
            464,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5587 = ctx._get(
            data,
            71,
            7,
            471,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5588 = ctx._get(
            data,
            72,
            7,
            478,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5589 = ctx._get(
            data,
            73,
            7,
            485,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5590 = ctx._get(
            data,
            74,
            7,
            492,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5591 = ctx._get(
            data,
            75,
            7,
            499,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5592 = ctx._get(
            data,
            76,
            7,
            506,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5593 = ctx._get(
            data,
            77,
            7,
            513,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5594 = ctx._get(
            data,
            78,
            7,
            520,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5595 = ctx._get(
            data,
            79,
            7,
            527,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5596 = ctx._get(
            data,
            80,
            7,
            534,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5597 = ctx._get(
            data,
            81,
            7,
            541,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5598 = ctx._get(
            data,
            82,
            7,
            548,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5599 = ctx._get(
            data,
            83,
            7,
            555,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5600 = ctx._get(
            data,
            84,
            7,
            562,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5601 = ctx._get(
            data,
            85,
            7,
            569,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5602 = ctx._get(
            data,
            86,
            7,
            576,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5603 = ctx._get(
            data,
            87,
            7,
            583,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5604 = ctx._get(
            data,
            88,
            7,
            590,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5605 = ctx._get(
            data,
            89,
            7,
            597,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5606 = ctx._get(
            data,
            90,
            7,
            604,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5607 = ctx._get(
            data,
            91,
            7,
            611,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5608 = ctx._get(
            data,
            92,
            7,
            618,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5609 = ctx._get(
            data,
            93,
            7,
            625,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5610 = ctx._get(
            data,
            94,
            7,
            632,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5611 = ctx._get(
            data,
            95,
            7,
            639,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5612 = ctx._get(
            data,
            64,
            15,
            423,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5613 = ctx._get(
            data,
            65,
            15,
            430,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5614 = ctx._get(
            data,
            66,
            15,
            437,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5615 = ctx._get(
            data,
            67,
            15,
            444,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5616 = ctx._get(
            data,
            68,
            15,
            451,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5617 = ctx._get(
            data,
            69,
            15,
            458,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5618 = ctx._get(
            data,
            70,
            15,
            465,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5619 = ctx._get(
            data,
            71,
            15,
            472,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5620 = ctx._get(
            data,
            72,
            15,
            479,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5621 = ctx._get(
            data,
            73,
            15,
            486,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5622 = ctx._get(
            data,
            74,
            15,
            493,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5623 = ctx._get(
            data,
            75,
            15,
            500,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5624 = ctx._get(
            data,
            76,
            15,
            507,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5625 = ctx._get(
            data,
            77,
            15,
            514,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5626 = ctx._get(
            data,
            78,
            15,
            521,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5627 = ctx._get(
            data,
            79,
            15,
            528,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5628 = ctx._get(
            data,
            80,
            15,
            535,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5629 = ctx._get(
            data,
            81,
            15,
            542,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5630 = ctx._get(
            data,
            82,
            15,
            549,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5631 = ctx._get(
            data,
            83,
            15,
            556,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5632 = ctx._get(
            data,
            84,
            15,
            563,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5633 = ctx._get(
            data,
            85,
            15,
            570,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5634 = ctx._get(
            data,
            86,
            15,
            577,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5635 = ctx._get(
            data,
            87,
            15,
            584,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5636 = ctx._get(
            data,
            88,
            15,
            591,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5637 = ctx._get(
            data,
            89,
            15,
            598,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5638 = ctx._get(
            data,
            90,
            15,
            605,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5639 = ctx._get(
            data,
            91,
            15,
            612,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5640 = ctx._get(
            data,
            92,
            15,
            619,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5641 = ctx._get(
            data,
            93,
            15,
            626,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5642 = ctx._get(
            data,
            94,
            15,
            633,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5643 = ctx._get(
            data,
            95,
            15,
            640,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5644 = ctx._get(
            data,
            64,
            16,
            424,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5645 = ctx._get(
            data,
            65,
            16,
            431,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5646 = ctx._get(
            data,
            66,
            16,
            438,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5647 = ctx._get(
            data,
            67,
            16,
            445,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5648 = ctx._get(
            data,
            68,
            16,
            452,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5649 = ctx._get(
            data,
            69,
            16,
            459,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5650 = ctx._get(
            data,
            70,
            16,
            466,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5651 = ctx._get(
            data,
            71,
            16,
            473,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5652 = ctx._get(
            data,
            72,
            16,
            480,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5653 = ctx._get(
            data,
            73,
            16,
            487,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5654 = ctx._get(
            data,
            74,
            16,
            494,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5655 = ctx._get(
            data,
            75,
            16,
            501,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5656 = ctx._get(
            data,
            76,
            16,
            508,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5657 = ctx._get(
            data,
            77,
            16,
            515,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5658 = ctx._get(
            data,
            78,
            16,
            522,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5659 = ctx._get(
            data,
            79,
            16,
            529,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5660 = ctx._get(
            data,
            80,
            16,
            536,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5661 = ctx._get(
            data,
            81,
            16,
            543,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5662 = ctx._get(
            data,
            82,
            16,
            550,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5663 = ctx._get(
            data,
            83,
            16,
            557,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5664 = ctx._get(
            data,
            84,
            16,
            564,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5665 = ctx._get(
            data,
            85,
            16,
            571,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5666 = ctx._get(
            data,
            86,
            16,
            578,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5667 = ctx._get(
            data,
            87,
            16,
            585,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5668 = ctx._get(
            data,
            88,
            16,
            592,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5669 = ctx._get(
            data,
            89,
            16,
            599,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5670 = ctx._get(
            data,
            90,
            16,
            606,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5671 = ctx._get(
            data,
            91,
            16,
            613,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5672 = ctx._get(
            data,
            92,
            16,
            620,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5673 = ctx._get(
            data,
            93,
            16,
            627,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5674 = ctx._get(
            data,
            94,
            16,
            634,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5675 = ctx._get(
            data,
            95,
            16,
            641,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x5676 = ctx._add(
            x5630,
            x5615,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5677 = ctx._mul(
            x5630,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5678 = ctx._mul(
            x5677,
            x5615,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5679 = ctx._sub(
            x5676,
            x5678,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5680 = ctx._add(
            x5631,
            x5616,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5681 = ctx._mul(
            x5631,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5682 = ctx._mul(
            x5681,
            x5616,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5683 = ctx._sub(
            x5680,
            x5682,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5684 = ctx._add(
            x5632,
            x5617,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5685 = ctx._mul(
            x5632,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5686 = ctx._mul(
            x5685,
            x5617,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5687 = ctx._sub(
            x5684,
            x5686,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5688 = ctx._add(
            x5633,
            x5618,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5689 = ctx._mul(
            x5633,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5690 = ctx._mul(
            x5689,
            x5618,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5691 = ctx._sub(
            x5688,
            x5690,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5692 = ctx._add(
            x5634,
            x5619,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5693 = ctx._mul(
            x5634,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5694 = ctx._mul(
            x5693,
            x5619,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5695 = ctx._sub(
            x5692,
            x5694,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5696 = ctx._add(
            x5635,
            x5620,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5697 = ctx._mul(
            x5635,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5698 = ctx._mul(
            x5697,
            x5620,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5699 = ctx._sub(
            x5696,
            x5698,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5700 = ctx._add(
            x5636,
            x5621,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5701 = ctx._mul(
            x5636,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5702 = ctx._mul(
            x5701,
            x5621,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5703 = ctx._sub(
            x5700,
            x5702,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5704 = ctx._add(
            x5637,
            x5622,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5705 = ctx._mul(
            x5637,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5706 = ctx._mul(
            x5705,
            x5622,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5707 = ctx._sub(
            x5704,
            x5706,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5708 = ctx._add(
            x5638,
            x5623,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5709 = ctx._mul(
            x5638,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5710 = ctx._mul(
            x5709,
            x5623,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5711 = ctx._sub(
            x5708,
            x5710,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5712 = ctx._add(
            x5639,
            x5624,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5713 = ctx._mul(
            x5639,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5714 = ctx._mul(
            x5713,
            x5624,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5715 = ctx._sub(
            x5712,
            x5714,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5716 = ctx._add(
            x5640,
            x5625,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5717 = ctx._mul(
            x5640,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5718 = ctx._mul(
            x5717,
            x5625,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5719 = ctx._sub(
            x5716,
            x5718,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5720 = ctx._add(
            x5641,
            x5626,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5721 = ctx._mul(
            x5641,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5722 = ctx._mul(
            x5721,
            x5626,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5723 = ctx._sub(
            x5720,
            x5722,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5724 = ctx._add(
            x5642,
            x5627,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5725 = ctx._mul(
            x5642,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5726 = ctx._mul(
            x5725,
            x5627,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5727 = ctx._sub(
            x5724,
            x5726,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5728 = ctx._add(
            x5643,
            x5628,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5729 = ctx._mul(
            x5643,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5730 = ctx._mul(
            x5729,
            x5628,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5731 = ctx._sub(
            x5728,
            x5730,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5732 = ctx._add(
            x5612,
            x5629,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5733 = ctx._mul(
            x5612,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5734 = ctx._mul(
            x5733,
            x5629,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5735 = ctx._sub(
            x5732,
            x5734,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5736 = ctx._add(
            x5613,
            x5630,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5737 = ctx._mul(
            x5613,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5738 = ctx._mul(
            x5737,
            x5630,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5739 = ctx._sub(
            x5736,
            x5738,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5740 = ctx._add(
            x5614,
            x5631,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5741 = ctx._mul(
            x5614,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5742 = ctx._mul(
            x5741,
            x5631,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5743 = ctx._sub(
            x5740,
            x5742,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5744 = ctx._add(
            x5615,
            x5632,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5745 = ctx._mul(
            x5615,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5746 = ctx._mul(
            x5745,
            x5632,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5747 = ctx._sub(
            x5744,
            x5746,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5748 = ctx._add(
            x5616,
            x5633,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5749 = ctx._mul(
            x5616,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5750 = ctx._mul(
            x5749,
            x5633,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5751 = ctx._sub(
            x5748,
            x5750,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5752 = ctx._add(
            x5617,
            x5634,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5753 = ctx._mul(
            x5617,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5754 = ctx._mul(
            x5753,
            x5634,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5755 = ctx._sub(
            x5752,
            x5754,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5756 = ctx._add(
            x5618,
            x5635,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5757 = ctx._mul(
            x5618,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5758 = ctx._mul(
            x5757,
            x5635,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5759 = ctx._sub(
            x5756,
            x5758,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5760 = ctx._add(
            x5619,
            x5636,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5761 = ctx._mul(
            x5619,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5762 = ctx._mul(
            x5761,
            x5636,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5763 = ctx._sub(
            x5760,
            x5762,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5764 = ctx._add(
            x5620,
            x5637,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5765 = ctx._mul(
            x5620,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5766 = ctx._mul(
            x5765,
            x5637,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5767 = ctx._sub(
            x5764,
            x5766,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5768 = ctx._add(
            x5621,
            x5638,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5769 = ctx._mul(
            x5621,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5770 = ctx._mul(
            x5769,
            x5638,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5771 = ctx._sub(
            x5768,
            x5770,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5772 = ctx._add(
            x5622,
            x5639,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5773 = ctx._mul(
            x5622,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5774 = ctx._mul(
            x5773,
            x5639,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5775 = ctx._sub(
            x5772,
            x5774,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5776 = ctx._add(
            x5623,
            x5640,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5777 = ctx._mul(
            x5623,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5778 = ctx._mul(
            x5777,
            x5640,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5779 = ctx._sub(
            x5776,
            x5778,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5780 = ctx._add(
            x5624,
            x5641,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5781 = ctx._mul(
            x5624,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5782 = ctx._mul(
            x5781,
            x5641,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5783 = ctx._sub(
            x5780,
            x5782,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5784 = ctx._add(
            x5625,
            x5642,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5785 = ctx._mul(
            x5625,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5786 = ctx._mul(
            x5785,
            x5642,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5787 = ctx._sub(
            x5784,
            x5786,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5788 = ctx._add(
            x5626,
            x5643,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5789 = ctx._mul(
            x5626,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5790 = ctx._mul(
            x5789,
            x5643,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5791 = ctx._sub(
            x5788,
            x5790,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5792 = ctx._add(
            x5619,
            x5679,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5793 = ctx._mul(
            x5761,
            x5679,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5794 = ctx._sub(
            x5792,
            x5793,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5795 = ctx._add(
            x5620,
            x5683,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5796 = ctx._mul(
            x5765,
            x5683,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5797 = ctx._sub(
            x5795,
            x5796,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5798 = ctx._add(
            x5621,
            x5687,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5799 = ctx._mul(
            x5769,
            x5687,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5800 = ctx._sub(
            x5798,
            x5799,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5801 = ctx._add(
            x5622,
            x5691,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5802 = ctx._mul(
            x5773,
            x5691,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5803 = ctx._sub(
            x5801,
            x5802,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5804 = ctx._add(
            x5623,
            x5695,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5805 = ctx._mul(
            x5777,
            x5695,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5806 = ctx._sub(
            x5804,
            x5805,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5807 = ctx._add(
            x5624,
            x5699,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5808 = ctx._mul(
            x5781,
            x5699,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5809 = ctx._sub(
            x5807,
            x5808,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5810 = ctx._add(
            x5625,
            x5703,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5811 = ctx._mul(
            x5785,
            x5703,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5812 = ctx._sub(
            x5810,
            x5811,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5813 = ctx._add(
            x5626,
            x5707,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5814 = ctx._mul(
            x5789,
            x5707,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5815 = ctx._sub(
            x5813,
            x5814,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5816 = ctx._add(
            x5627,
            x5711,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5817 = ctx._mul(
            x5627,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5818 = ctx._mul(
            x5817,
            x5711,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5819 = ctx._sub(
            x5816,
            x5818,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5820 = ctx._add(
            x5628,
            x5715,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5821 = ctx._mul(
            x5628,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5822 = ctx._mul(
            x5821,
            x5715,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5823 = ctx._sub(
            x5820,
            x5822,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5824 = ctx._add(
            x5629,
            x5719,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5825 = ctx._mul(
            x5629,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5826 = ctx._mul(
            x5825,
            x5719,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5827 = ctx._sub(
            x5824,
            x5826,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5828 = ctx._add(
            x5630,
            x5723,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5829 = ctx._mul(
            x5677,
            x5723,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5830 = ctx._sub(
            x5828,
            x5829,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5831 = ctx._add(
            x5631,
            x5727,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5832 = ctx._mul(
            x5681,
            x5727,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5833 = ctx._sub(
            x5831,
            x5832,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5834 = ctx._add(
            x5632,
            x5731,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5835 = ctx._mul(
            x5685,
            x5731,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5836 = ctx._sub(
            x5834,
            x5835,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5837 = ctx._add(
            x5633,
            x5735,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5838 = ctx._mul(
            x5689,
            x5735,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5839 = ctx._sub(
            x5837,
            x5838,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5840 = ctx._add(
            x5634,
            x5739,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5841 = ctx._mul(
            x5693,
            x5739,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5842 = ctx._sub(
            x5840,
            x5841,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5843 = ctx._add(
            x5635,
            x5743,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5844 = ctx._mul(
            x5697,
            x5743,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5845 = ctx._sub(
            x5843,
            x5844,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5846 = ctx._add(
            x5636,
            x5747,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5847 = ctx._mul(
            x5701,
            x5747,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5848 = ctx._sub(
            x5846,
            x5847,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5849 = ctx._add(
            x5637,
            x5751,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5850 = ctx._mul(
            x5705,
            x5751,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5851 = ctx._sub(
            x5849,
            x5850,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5852 = ctx._add(
            x5638,
            x5755,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5853 = ctx._mul(
            x5709,
            x5755,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5854 = ctx._sub(
            x5852,
            x5853,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5855 = ctx._add(
            x5639,
            x5759,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5856 = ctx._mul(
            x5713,
            x5759,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5857 = ctx._sub(
            x5855,
            x5856,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5858 = ctx._add(
            x5640,
            x5763,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5859 = ctx._mul(
            x5717,
            x5763,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5860 = ctx._sub(
            x5858,
            x5859,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5861 = ctx._add(
            x5641,
            x5767,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5862 = ctx._mul(
            x5721,
            x5767,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5863 = ctx._sub(
            x5861,
            x5862,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5864 = ctx._add(
            x5642,
            x5771,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5865 = ctx._mul(
            x5725,
            x5771,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5866 = ctx._sub(
            x5864,
            x5865,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5867 = ctx._add(
            x5643,
            x5775,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5868 = ctx._mul(
            x5729,
            x5775,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5869 = ctx._sub(
            x5867,
            x5868,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5870 = ctx._add(
            x5612,
            x5779,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5871 = ctx._mul(
            x5733,
            x5779,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5872 = ctx._sub(
            x5870,
            x5871,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5873 = ctx._add(
            x5613,
            x5783,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5874 = ctx._mul(
            x5737,
            x5783,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5875 = ctx._sub(
            x5873,
            x5874,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5876 = ctx._add(
            x5614,
            x5787,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5877 = ctx._mul(
            x5741,
            x5787,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5878 = ctx._sub(
            x5876,
            x5877,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5879 = ctx._add(
            x5615,
            x5791,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5880 = ctx._mul(
            x5745,
            x5791,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5881 = ctx._sub(
            x5879,
            x5880,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5882 = ctx._add(
            x5616,
            x5627,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5883 = ctx._mul(
            x5749,
            x5627,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5884 = ctx._sub(
            x5882,
            x5883,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5885 = ctx._add(
            x5617,
            x5628,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5886 = ctx._mul(
            x5753,
            x5628,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5887 = ctx._sub(
            x5885,
            x5886,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5888 = ctx._add(
            x5618,
            x5629,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5889 = ctx._mul(
            x5757,
            x5629,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5890 = ctx._sub(
            x5888,
            x5889,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5891 = ctx._add(
            x5567,
            x5558,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5892 = ctx._mul(
            x5567,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5893 = ctx._mul(
            x5892,
            x5558,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5894 = ctx._sub(
            x5891,
            x5893,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5895 = ctx._add(
            x5568,
            x5559,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5896 = ctx._mul(
            x5568,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5897 = ctx._mul(
            x5896,
            x5559,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5898 = ctx._sub(
            x5895,
            x5897,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5899 = ctx._add(
            x5569,
            x5560,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5900 = ctx._mul(
            x5569,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5901 = ctx._mul(
            x5900,
            x5560,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5902 = ctx._sub(
            x5899,
            x5901,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5903 = ctx._add(
            x5570,
            x5561,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5904 = ctx._mul(
            x5570,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5905 = ctx._mul(
            x5904,
            x5561,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5906 = ctx._sub(
            x5903,
            x5905,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5907 = ctx._add(
            x5571,
            x5562,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5908 = ctx._mul(
            x5571,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5909 = ctx._mul(
            x5908,
            x5562,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5910 = ctx._sub(
            x5907,
            x5909,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5911 = ctx._add(
            x5572,
            x5563,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5912 = ctx._mul(
            x5572,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5913 = ctx._mul(
            x5912,
            x5563,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5914 = ctx._sub(
            x5911,
            x5913,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5915 = ctx._add(
            x5573,
            x5564,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5916 = ctx._mul(
            x5573,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5917 = ctx._mul(
            x5916,
            x5564,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5918 = ctx._sub(
            x5915,
            x5917,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5919 = ctx._add(
            x5574,
            x5565,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5920 = ctx._mul(
            x5574,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5921 = ctx._mul(
            x5920,
            x5565,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5922 = ctx._sub(
            x5919,
            x5921,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5923 = ctx._add(
            x5575,
            x5566,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5924 = ctx._mul(
            x5575,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5925 = ctx._mul(
            x5924,
            x5566,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5926 = ctx._sub(
            x5923,
            x5925,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5927 = ctx._add(
            x5576,
            x5567,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5928 = ctx._mul(
            x5576,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5929 = ctx._mul(
            x5928,
            x5567,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5930 = ctx._sub(
            x5927,
            x5929,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5931 = ctx._add(
            x5577,
            x5568,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5932 = ctx._mul(
            x5577,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5933 = ctx._mul(
            x5932,
            x5568,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5934 = ctx._sub(
            x5931,
            x5933,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5935 = ctx._add(
            x5578,
            x5569,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5936 = ctx._mul(
            x5578,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5937 = ctx._mul(
            x5936,
            x5569,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5938 = ctx._sub(
            x5935,
            x5937,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5939 = ctx._add(
            x5579,
            x5570,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5940 = ctx._mul(
            x5579,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5941 = ctx._mul(
            x5940,
            x5570,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5942 = ctx._sub(
            x5939,
            x5941,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5943 = ctx._add(
            x5548,
            x5571,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5944 = ctx._mul(
            x5548,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5945 = ctx._mul(
            x5944,
            x5571,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5946 = ctx._sub(
            x5943,
            x5945,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5947 = ctx._add(
            x5549,
            x5572,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5948 = ctx._mul(
            x5549,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5949 = ctx._mul(
            x5948,
            x5572,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5950 = ctx._sub(
            x5947,
            x5949,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5951 = ctx._add(
            x5550,
            x5573,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5952 = ctx._mul(
            x5550,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5953 = ctx._mul(
            x5952,
            x5573,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5954 = ctx._sub(
            x5951,
            x5953,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5955 = ctx._add(
            x5551,
            x5574,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5956 = ctx._mul(
            x5551,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5957 = ctx._mul(
            x5956,
            x5574,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5958 = ctx._sub(
            x5955,
            x5957,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5959 = ctx._add(
            x5552,
            x5575,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5960 = ctx._mul(
            x5552,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5961 = ctx._mul(
            x5960,
            x5575,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5962 = ctx._sub(
            x5959,
            x5961,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5963 = ctx._add(
            x5553,
            x5576,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5964 = ctx._mul(
            x5553,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5965 = ctx._mul(
            x5964,
            x5576,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5966 = ctx._sub(
            x5963,
            x5965,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5967 = ctx._add(
            x5554,
            x5577,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5968 = ctx._mul(
            x5554,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5969 = ctx._mul(
            x5968,
            x5577,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5970 = ctx._sub(
            x5967,
            x5969,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5971 = ctx._add(
            x5555,
            x5578,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5972 = ctx._mul(
            x5555,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5973 = ctx._mul(
            x5972,
            x5578,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5974 = ctx._sub(
            x5971,
            x5973,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5975 = ctx._add(
            x5556,
            x5579,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5976 = ctx._mul(
            x5556,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5977 = ctx._mul(
            x5976,
            x5579,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5978 = ctx._sub(
            x5975,
            x5977,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5979 = ctx._add(
            x5565,
            x5894,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5980 = ctx._mul(
            x5565,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5981 = ctx._mul(
            x5980,
            x5894,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5982 = ctx._sub(
            x5979,
            x5981,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5983 = ctx._add(
            x5566,
            x5898,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5984 = ctx._mul(
            x5566,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5985 = ctx._mul(
            x5984,
            x5898,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5986 = ctx._sub(
            x5983,
            x5985,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5987 = ctx._add(
            x5567,
            x5902,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5988 = ctx._mul(
            x5892,
            x5902,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5989 = ctx._sub(
            x5987,
            x5988,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5990 = ctx._add(
            x5568,
            x5906,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5991 = ctx._mul(
            x5896,
            x5906,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5992 = ctx._sub(
            x5990,
            x5991,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5993 = ctx._add(
            x5569,
            x5910,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5994 = ctx._mul(
            x5900,
            x5910,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5995 = ctx._sub(
            x5993,
            x5994,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5996 = ctx._add(
            x5570,
            x5914,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5997 = ctx._mul(
            x5904,
            x5914,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5998 = ctx._sub(
            x5996,
            x5997,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x5999 = ctx._add(
            x5571,
            x5918,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6000 = ctx._mul(
            x5908,
            x5918,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6001 = ctx._sub(
            x5999,
            x6000,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6002 = ctx._add(
            x5572,
            x5922,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6003 = ctx._mul(
            x5912,
            x5922,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6004 = ctx._sub(
            x6002,
            x6003,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6005 = ctx._add(
            x5573,
            x5926,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6006 = ctx._mul(
            x5916,
            x5926,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6007 = ctx._sub(
            x6005,
            x6006,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6008 = ctx._add(
            x5574,
            x5930,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6009 = ctx._mul(
            x5920,
            x5930,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6010 = ctx._sub(
            x6008,
            x6009,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6011 = ctx._add(
            x5575,
            x5934,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6012 = ctx._mul(
            x5924,
            x5934,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6013 = ctx._sub(
            x6011,
            x6012,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6014 = ctx._add(
            x5576,
            x5938,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6015 = ctx._mul(
            x5928,
            x5938,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6016 = ctx._sub(
            x6014,
            x6015,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6017 = ctx._add(
            x5577,
            x5942,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6018 = ctx._mul(
            x5932,
            x5942,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6019 = ctx._sub(
            x6017,
            x6018,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6020 = ctx._add(
            x5578,
            x5946,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6021 = ctx._mul(
            x5936,
            x5946,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6022 = ctx._sub(
            x6020,
            x6021,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6023 = ctx._add(
            x5579,
            x5950,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6024 = ctx._mul(
            x5940,
            x5950,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6025 = ctx._sub(
            x6023,
            x6024,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6026 = ctx._add(
            x5548,
            x5954,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6027 = ctx._mul(
            x5944,
            x5954,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6028 = ctx._sub(
            x6026,
            x6027,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6029 = ctx._add(
            x5549,
            x5958,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6030 = ctx._mul(
            x5948,
            x5958,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6031 = ctx._sub(
            x6029,
            x6030,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6032 = ctx._add(
            x5550,
            x5962,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6033 = ctx._mul(
            x5952,
            x5962,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6034 = ctx._sub(
            x6032,
            x6033,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6035 = ctx._add(
            x5551,
            x5966,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6036 = ctx._mul(
            x5956,
            x5966,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6037 = ctx._sub(
            x6035,
            x6036,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6038 = ctx._add(
            x5552,
            x5970,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6039 = ctx._mul(
            x5960,
            x5970,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6040 = ctx._sub(
            x6038,
            x6039,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6041 = ctx._add(
            x5553,
            x5974,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6042 = ctx._mul(
            x5964,
            x5974,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6043 = ctx._sub(
            x6041,
            x6042,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6044 = ctx._add(
            x5554,
            x5978,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6045 = ctx._mul(
            x5968,
            x5978,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6046 = ctx._sub(
            x6044,
            x6045,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6047 = ctx._add(
            x5555,
            x5557,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6048 = ctx._mul(
            x5972,
            x5557,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6049 = ctx._sub(
            x6047,
            x6048,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6050 = ctx._add(
            x5556,
            x5558,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6051 = ctx._mul(
            x5976,
            x5558,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6052 = ctx._sub(
            x6050,
            x6051,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6053 = ctx._add(
            x5557,
            x5559,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6054 = ctx._mul(
            x5557,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6055 = ctx._mul(
            x6054,
            x5559,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6056 = ctx._sub(
            x6053,
            x6055,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6057 = ctx._add(
            x5558,
            x5560,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6058 = ctx._mul(
            x5558,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6059 = ctx._mul(
            x6058,
            x5560,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6060 = ctx._sub(
            x6057,
            x6059,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6061 = ctx._add(
            x5559,
            x5561,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6062 = ctx._mul(
            x5559,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6063 = ctx._mul(
            x6062,
            x5561,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6064 = ctx._sub(
            x6061,
            x6063,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6065 = ctx._add(
            x5560,
            x5562,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6066 = ctx._mul(
            x5560,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6067 = ctx._mul(
            x6066,
            x5562,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6068 = ctx._sub(
            x6065,
            x6067,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6069 = ctx._add(
            x5561,
            x5563,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6070 = ctx._mul(
            x5561,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6071 = ctx._mul(
            x6070,
            x5563,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6072 = ctx._sub(
            x6069,
            x6071,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6073 = ctx._add(
            x5562,
            x5564,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6074 = ctx._mul(
            x5562,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6075 = ctx._mul(
            x6074,
            x5564,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6076 = ctx._sub(
            x6073,
            x6075,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6077 = ctx._add(
            x5563,
            x5565,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6078 = ctx._mul(
            x5563,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6079 = ctx._mul(
            x6078,
            x5565,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6080 = ctx._sub(
            x6077,
            x6079,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6081 = ctx._add(
            x5564,
            x5566,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6082 = ctx._mul(
            x5564,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6083 = ctx._mul(
            x6082,
            x5566,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6084 = ctx._sub(
            x6081,
            x6083,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6085 = ctx._mul(
            x5645,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6086 = ctx._add(
            x5644,
            x6085,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6087 = ctx._mul(
            x5646,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6088 = ctx._add(
            x6086,
            x6087,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6089 = ctx._mul(
            x5647,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6090 = ctx._add(
            x6088,
            x6089,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6091 = ctx._mul(
            x5648,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6092 = ctx._add(
            x6090,
            x6091,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6093 = ctx._mul(
            x5649,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6094 = ctx._add(
            x6092,
            x6093,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6095 = ctx._mul(
            x5650,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6096 = ctx._add(
            x6094,
            x6095,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6097 = ctx._mul(
            x5651,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6098 = ctx._add(
            x6096,
            x6097,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6099 = ctx._mul(
            x5652,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6100 = ctx._add(
            x6098,
            x6099,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6101 = ctx._mul(
            x5653,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6102 = ctx._add(
            x6100,
            x6101,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6103 = ctx._mul(
            x5654,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6104 = ctx._add(
            x6102,
            x6103,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6105 = ctx._mul(
            x5655,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6106 = ctx._add(
            x6104,
            x6105,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6107 = ctx._mul(
            x5656,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6108 = ctx._add(
            x6106,
            x6107,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6109 = ctx._mul(
            x5657,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6110 = ctx._add(
            x6108,
            x6109,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6111 = ctx._mul(
            x5658,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6112 = ctx._add(
            x6110,
            x6111,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6113 = ctx._mul(
            x5659,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6114 = ctx._add(
            x6112,
            x6113,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6115 = ctx._mul(
            x5661,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6116 = ctx._add(
            x5660,
            x6115,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6117 = ctx._mul(
            x5662,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6118 = ctx._add(
            x6116,
            x6117,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6119 = ctx._mul(
            x5663,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6120 = ctx._add(
            x6118,
            x6119,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6121 = ctx._mul(
            x5664,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6122 = ctx._add(
            x6120,
            x6121,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6123 = ctx._mul(
            x5665,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6124 = ctx._add(
            x6122,
            x6123,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6125 = ctx._mul(
            x5666,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6126 = ctx._add(
            x6124,
            x6125,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6127 = ctx._mul(
            x5667,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6128 = ctx._add(
            x6126,
            x6127,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6129 = ctx._mul(
            x5668,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6130 = ctx._add(
            x6128,
            x6129,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6131 = ctx._mul(
            x5669,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6132 = ctx._add(
            x6130,
            x6131,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6133 = ctx._mul(
            x5670,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6134 = ctx._add(
            x6132,
            x6133,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6135 = ctx._mul(
            x5671,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6136 = ctx._add(
            x6134,
            x6135,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6137 = ctx._mul(
            x5672,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6138 = ctx._add(
            x6136,
            x6137,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6139 = ctx._mul(
            x5673,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6140 = ctx._add(
            x6138,
            x6139,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6141 = ctx._mul(
            x5674,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6142 = ctx._add(
            x6140,
            x6141,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6143 = ctx._mul(
            x5675,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6144 = ctx._add(
            x6142,
            x6143,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6145 = ctx._mul(
            x5797,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6146 = ctx._add(
            x5794,
            x6145,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6147 = ctx._mul(
            x5800,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6148 = ctx._add(
            x6146,
            x6147,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6149 = ctx._mul(
            x5803,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6150 = ctx._add(
            x6148,
            x6149,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6151 = ctx._mul(
            x5806,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6152 = ctx._add(
            x6150,
            x6151,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6153 = ctx._mul(
            x5809,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6154 = ctx._add(
            x6152,
            x6153,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6155 = ctx._mul(
            x5812,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6156 = ctx._add(
            x6154,
            x6155,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6157 = ctx._mul(
            x5815,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6158 = ctx._add(
            x6156,
            x6157,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6159 = ctx._mul(
            x5819,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6160 = ctx._add(
            x6158,
            x6159,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6161 = ctx._mul(
            x5823,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6162 = ctx._add(
            x6160,
            x6161,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6163 = ctx._mul(
            x5827,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6164 = ctx._add(
            x6162,
            x6163,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6165 = ctx._mul(
            x5830,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6166 = ctx._add(
            x6164,
            x6165,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6167 = ctx._mul(
            x5833,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6168 = ctx._add(
            x6166,
            x6167,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6169 = ctx._mul(
            x5836,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6170 = ctx._add(
            x6168,
            x6169,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6171 = ctx._mul(
            x5839,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6172 = ctx._add(
            x6170,
            x6171,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6173 = ctx._mul(
            x5842,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6174 = ctx._add(
            x6172,
            x6173,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6175 = ctx._mul(
            x5848,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6176 = ctx._add(
            x5845,
            x6175,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6177 = ctx._mul(
            x5851,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6178 = ctx._add(
            x6176,
            x6177,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6179 = ctx._mul(
            x5854,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6180 = ctx._add(
            x6178,
            x6179,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6181 = ctx._mul(
            x5857,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6182 = ctx._add(
            x6180,
            x6181,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6183 = ctx._mul(
            x5860,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6184 = ctx._add(
            x6182,
            x6183,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6185 = ctx._mul(
            x5863,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6186 = ctx._add(
            x6184,
            x6185,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6187 = ctx._mul(
            x5866,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6188 = ctx._add(
            x6186,
            x6187,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6189 = ctx._mul(
            x5869,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6190 = ctx._add(
            x6188,
            x6189,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6191 = ctx._mul(
            x5872,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6192 = ctx._add(
            x6190,
            x6191,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6193 = ctx._mul(
            x5875,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6194 = ctx._add(
            x6192,
            x6193,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6195 = ctx._mul(
            x5878,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6196 = ctx._add(
            x6194,
            x6195,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6197 = ctx._mul(
            x5881,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6198 = ctx._add(
            x6196,
            x6197,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6199 = ctx._mul(
            x5884,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6200 = ctx._add(
            x6198,
            x6199,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6201 = ctx._mul(
            x5887,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6202 = ctx._add(
            x6200,
            x6201,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6203 = ctx._mul(
            x5890,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6204 = ctx._add(
            x6202,
            x6203,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6205 = ctx._add(x6114, x6174, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6206 = ctx._add(x6144, x6204, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6207 = ctx._mul(
            x5581,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6208 = ctx._add(
            x5580,
            x6207,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6209 = ctx._mul(
            x5582,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6210 = ctx._add(
            x6208,
            x6209,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6211 = ctx._mul(
            x5583,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6212 = ctx._add(
            x6210,
            x6211,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6213 = ctx._mul(
            x5584,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6214 = ctx._add(
            x6212,
            x6213,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6215 = ctx._mul(
            x5585,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6216 = ctx._add(
            x6214,
            x6215,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6217 = ctx._mul(
            x5586,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6218 = ctx._add(
            x6216,
            x6217,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6219 = ctx._mul(
            x5587,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6220 = ctx._add(
            x6218,
            x6219,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6221 = ctx._mul(
            x5588,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6222 = ctx._add(
            x6220,
            x6221,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6223 = ctx._mul(
            x5589,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6224 = ctx._add(
            x6222,
            x6223,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6225 = ctx._mul(
            x5590,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6226 = ctx._add(
            x6224,
            x6225,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6227 = ctx._mul(
            x5591,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6228 = ctx._add(
            x6226,
            x6227,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6229 = ctx._mul(
            x5592,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6230 = ctx._add(
            x6228,
            x6229,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6231 = ctx._mul(
            x5593,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6232 = ctx._add(
            x6230,
            x6231,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6233 = ctx._mul(
            x5594,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6234 = ctx._add(
            x6232,
            x6233,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6235 = ctx._mul(
            x5595,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6236 = ctx._add(
            x6234,
            x6235,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6237 = ctx._mul(
            x5597,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6238 = ctx._add(
            x5596,
            x6237,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6239 = ctx._mul(
            x5598,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6240 = ctx._add(
            x6238,
            x6239,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6241 = ctx._mul(
            x5599,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6242 = ctx._add(
            x6240,
            x6241,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6243 = ctx._mul(
            x5600,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6244 = ctx._add(
            x6242,
            x6243,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6245 = ctx._mul(
            x5601,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6246 = ctx._add(
            x6244,
            x6245,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6247 = ctx._mul(
            x5602,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6248 = ctx._add(
            x6246,
            x6247,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6249 = ctx._mul(
            x5603,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6250 = ctx._add(
            x6248,
            x6249,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6251 = ctx._mul(
            x5604,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6252 = ctx._add(
            x6250,
            x6251,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6253 = ctx._mul(
            x5605,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6254 = ctx._add(
            x6252,
            x6253,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6255 = ctx._mul(
            x5606,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6256 = ctx._add(
            x6254,
            x6255,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6257 = ctx._mul(
            x5607,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6258 = ctx._add(
            x6256,
            x6257,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6259 = ctx._mul(
            x5608,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6260 = ctx._add(
            x6258,
            x6259,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6261 = ctx._mul(
            x5609,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6262 = ctx._add(
            x6260,
            x6261,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6263 = ctx._mul(
            x5610,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6264 = ctx._add(
            x6262,
            x6263,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6265 = ctx._mul(
            x5611,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6266 = ctx._add(
            x6264,
            x6265,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6267 = ctx._add(x6205, x6236, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6268 = ctx._add(x6206, x6266, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6269 = ctx._mul(
            x5986,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6270 = ctx._add(
            x5982,
            x6269,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6271 = ctx._mul(
            x5989,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6272 = ctx._add(
            x6270,
            x6271,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6273 = ctx._mul(
            x5992,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6274 = ctx._add(
            x6272,
            x6273,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6275 = ctx._mul(
            x5995,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6276 = ctx._add(
            x6274,
            x6275,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6277 = ctx._mul(
            x5998,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6278 = ctx._add(
            x6276,
            x6277,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6279 = ctx._mul(
            x6001,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6280 = ctx._add(
            x6278,
            x6279,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6281 = ctx._mul(
            x6004,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6282 = ctx._add(
            x6280,
            x6281,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6283 = ctx._mul(
            x6007,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6284 = ctx._add(
            x6282,
            x6283,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6285 = ctx._mul(
            x6010,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6286 = ctx._add(
            x6284,
            x6285,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6287 = ctx._mul(
            x6013,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6288 = ctx._add(
            x6286,
            x6287,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6289 = ctx._mul(
            x6016,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6290 = ctx._add(
            x6288,
            x6289,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6291 = ctx._mul(
            x6019,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6292 = ctx._add(
            x6290,
            x6291,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6293 = ctx._mul(
            x6022,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6294 = ctx._add(
            x6292,
            x6293,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6295 = ctx._mul(
            x6025,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6296 = ctx._add(
            x6294,
            x6295,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6297 = ctx._mul(
            x6028,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6298 = ctx._add(
            x6296,
            x6297,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6299 = ctx._mul(
            x6034,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6300 = ctx._add(
            x6031,
            x6299,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6301 = ctx._mul(
            x6037,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6302 = ctx._add(
            x6300,
            x6301,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6303 = ctx._mul(
            x6040,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6304 = ctx._add(
            x6302,
            x6303,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6305 = ctx._mul(
            x6043,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6306 = ctx._add(
            x6304,
            x6305,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6307 = ctx._mul(
            x6046,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6308 = ctx._add(
            x6306,
            x6307,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6309 = ctx._mul(
            x6049,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6310 = ctx._add(
            x6308,
            x6309,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6311 = ctx._mul(
            x6052,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6312 = ctx._add(
            x6310,
            x6311,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6313 = ctx._mul(
            x6056,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6314 = ctx._add(
            x6312,
            x6313,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6315 = ctx._mul(
            x6060,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6316 = ctx._add(
            x6314,
            x6315,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6317 = ctx._mul(
            x6064,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6318 = ctx._add(
            x6316,
            x6317,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6319 = ctx._mul(
            x6068,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6320 = ctx._add(
            x6318,
            x6319,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6321 = ctx._mul(
            x6072,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6322 = ctx._add(
            x6320,
            x6321,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6323 = ctx._mul(
            x6076,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6324 = ctx._add(
            x6322,
            x6323,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6325 = ctx._mul(
            x6080,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6326 = ctx._add(
            x6324,
            x6325,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6327 = ctx._mul(
            x6084,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6328 = ctx._add(
            x6326,
            x6327,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x6329 = ctx._add(x6267, x6298, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6330 = ctx._add(x6268, x6328, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6331 = ctx._sub(
            x1529,
            x6329,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:332",
        );
        let x6332 = ctx._and_eqz(
            x71,
            x6331,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:332",
        );
        let x6333 = ctx._sub(
            x4331,
            x6330,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:332",
        );
        let x6334 = ctx._and_eqz(
            x6332,
            x6333,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:332",
        );
        let x6335 = ctx._and_eqz(
            x6334,
            x4853,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:370",
        );
        let x6336 = ctx._and_eqz(
            x6335,
            x4856,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:371",
        );
        let x6337 = ctx._and_eqz(
            x6336,
            x5125,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:372",
        );
        let x6338 = ctx._and_eqz(
            x6337,
            x4873,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:373",
        );
        let x6339 = ctx._get(
            code,
            8,
            0,
            26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:380",
        );
        let x6340 = ctx._sub(
            x74,
            x4875,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x6341 = ctx._and_eqz(
            x71,
            x6340,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:20",
        );
        let x6342 = ctx._and_eqz(
            x6341,
            x76,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:21",
        );
        let x6343 = ctx._mul(
            x363,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6344 = ctx._add(
            x361,
            x6343,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6345 = ctx._mul(
            x365,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6346 = ctx._add(
            x6344,
            x6345,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6347 = ctx._mul(
            x367,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6348 = ctx._add(
            x6346,
            x6347,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6349 = ctx._mul(
            x369,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6350 = ctx._add(
            x6348,
            x6349,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6351 = ctx._mul(
            x371,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6352 = ctx._add(
            x6350,
            x6351,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6353 = ctx._mul(
            x373,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6354 = ctx._add(
            x6352,
            x6353,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6355 = ctx._mul(
            x375,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6356 = ctx._add(
            x6354,
            x6355,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6357 = ctx._sub(
            x175,
            x6356,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6358 = ctx._mul(
            x6357,
            x65,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6359 = ctx._sub(
            x6358,
            x2310,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6360 = ctx._mul(
            x6359,
            x65,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6361 = ctx._and_eqz(
            x6342,
            x6360,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6362 = ctx._mul(
            x395,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6363 = ctx._add(
            x393,
            x6362,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6364 = ctx._mul(
            x397,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6365 = ctx._add(
            x6363,
            x6364,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6366 = ctx._mul(
            x399,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6367 = ctx._add(
            x6365,
            x6366,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6368 = ctx._mul(
            x401,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6369 = ctx._add(
            x6367,
            x6368,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6370 = ctx._mul(
            x403,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6371 = ctx._add(
            x6369,
            x6370,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6372 = ctx._mul(
            x405,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6373 = ctx._add(
            x6371,
            x6372,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6374 = ctx._mul(
            x407,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6375 = ctx._add(
            x6373,
            x6374,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6376 = ctx._sub(
            x172,
            x6375,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6377 = ctx._mul(
            x6376,
            x65,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6378 = ctx._sub(
            x6377,
            x2345,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6379 = ctx._mul(
            x6378,
            x65,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6380 = ctx._and_eqz(
            x6361,
            x6379,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:384",
        );
        let x6381 = ctx._add(
            x4875,
            x70,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:385",
        );
        let x6382 = ctx._sub(
            x4315,
            x6381,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:385",
        );
        let x6383 = ctx._and_eqz(
            x6380,
            x6382,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:385",
        );
        let x6384 = ctx._and_eqz(
            x6383,
            x4879,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:386",
        );
        let x6385 = ctx._and_cond(
            x6338,
            x6339,
            x6384,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:380",
        );
        let x6386 = ctx._get(
            code,
            9,
            0,
            27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:388",
        );
        let x6387 = ctx._and_eqz(
            x5187,
            x5421,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:394",
        );
        let x6388 = ctx._and_cond(
            x71,
            x163,
            x6387,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:390",
        );
        let x6389 = ctx._sub(
            x70,
            x163,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:396",
        );
        let x6390 = ctx._and_eqz(
            x77,
            x4879,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:398",
        );
        let x6391 = ctx._and_cond(
            x6388,
            x6389,
            x6390,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:396",
        );
        let x6392 = ctx._sub(
            x1529,
            x2326,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x6393 = ctx._mul(x6392, x32, "external/risc0/risc0/zkvm/circuit/types.h:140");
        let x6394 = ctx._sub(
            x6393,
            x1460,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x6395 = ctx._mul(x6394, x10, "external/risc0/risc0/zkvm/circuit/types.h:140");
        let x6396 = ctx._and_eqz(
            x6391,
            x6395,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x6397 = ctx._add(
            x4331,
            x1460,
            "external/risc0/risc0/zkvm/circuit/types.h:142",
        );
        let x6398 = ctx._sub(
            x6397,
            x2361,
            "external/risc0/risc0/zkvm/circuit/types.h:142",
        );
        let x6399 = ctx._mul(x6398, x32, "external/risc0/risc0/zkvm/circuit/types.h:142");
        let x6400 = ctx._mul(x1438, x1, "external/risc0/risc0/zkvm/circuit/types.h:141");
        let x6401 = ctx._add(
            x1436,
            x6400,
            "external/risc0/risc0/zkvm/circuit/types.h:141",
        );
        let x6402 = ctx._sub(
            x6399,
            x6401,
            "external/risc0/risc0/zkvm/circuit/types.h:141",
        );
        let x6403 = ctx._mul(x6402, x10, "external/risc0/risc0/zkvm/circuit/types.h:141");
        let x6404 = ctx._and_eqz(
            x6396,
            x6403,
            "external/risc0/risc0/zkvm/circuit/types.h:141",
        );
        let x6405 = ctx._and_eqz(
            x6404,
            x4876,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:401",
        );
        let x6406 = ctx._and_cond(
            x6385,
            x6386,
            x6405,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:388",
        );
        let x6407 = ctx._get(
            data,
            13,
            1,
            113,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6408 = ctx._get(
            data,
            14,
            1,
            119,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6409 = ctx._get(
            data,
            15,
            1,
            125,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6410 = ctx._get(
            data,
            16,
            1,
            131,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6411 = ctx._get(
            data,
            17,
            1,
            137,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6412 = ctx._get(
            data,
            18,
            1,
            143,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6413 = ctx._get(
            data,
            19,
            1,
            149,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6414 = ctx._get(
            data,
            20,
            1,
            155,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6415 = ctx._get(
            data,
            21,
            1,
            161,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6416 = ctx._get(
            data,
            22,
            1,
            167,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6417 = ctx._get(
            data,
            23,
            1,
            173,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6418 = ctx._get(
            data,
            24,
            1,
            179,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6419 = ctx._get(
            data,
            25,
            1,
            185,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6420 = ctx._get(
            data,
            26,
            1,
            191,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6421 = ctx._get(
            data,
            27,
            1,
            197,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6422 = ctx._get(
            data,
            28,
            1,
            203,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6423 = ctx._get(
            data,
            29,
            1,
            209,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6424 = ctx._get(
            data,
            30,
            1,
            215,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6425 = ctx._get(
            data,
            31,
            1,
            221,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6426 = ctx._get(
            data,
            16,
            2,
            132,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6427 = ctx._get(
            data,
            17,
            2,
            138,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6428 = ctx._get(
            data,
            18,
            2,
            144,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6429 = ctx._get(
            data,
            19,
            2,
            150,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6430 = ctx._get(
            data,
            20,
            2,
            156,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6431 = ctx._get(
            data,
            21,
            2,
            162,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6432 = ctx._get(
            data,
            22,
            2,
            168,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6433 = ctx._get(
            data,
            23,
            2,
            174,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6434 = ctx._get(
            data,
            24,
            2,
            180,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6435 = ctx._get(
            data,
            25,
            2,
            186,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6436 = ctx._get(
            data,
            26,
            2,
            192,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6437 = ctx._get(
            data,
            27,
            2,
            198,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6438 = ctx._get(
            data,
            28,
            2,
            204,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6439 = ctx._get(
            data,
            29,
            2,
            210,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6440 = ctx._get(
            data,
            30,
            2,
            216,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6441 = ctx._get(
            data,
            31,
            2,
            222,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6442 = ctx._get(
            data,
            0,
            3,
            37,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6443 = ctx._get(
            data,
            1,
            3,
            43,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6444 = ctx._get(
            data,
            2,
            3,
            49,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6445 = ctx._get(
            data,
            3,
            3,
            55,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6446 = ctx._get(
            data,
            4,
            3,
            61,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6447 = ctx._get(
            data,
            5,
            3,
            67,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6448 = ctx._get(
            data,
            6,
            3,
            73,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6449 = ctx._get(
            data,
            7,
            3,
            79,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6450 = ctx._get(
            data,
            8,
            3,
            85,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6451 = ctx._get(
            data,
            9,
            3,
            91,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6452 = ctx._get(
            data,
            10,
            3,
            97,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6453 = ctx._get(
            data,
            11,
            3,
            103,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6454 = ctx._get(
            data,
            12,
            3,
            109,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6455 = ctx._get(
            data,
            13,
            3,
            115,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6456 = ctx._get(
            data,
            14,
            3,
            121,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6457 = ctx._get(
            data,
            15,
            3,
            127,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6458 = ctx._get(
            data,
            16,
            3,
            133,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6459 = ctx._get(
            data,
            17,
            3,
            139,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6460 = ctx._get(
            data,
            18,
            3,
            145,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6461 = ctx._get(
            data,
            19,
            3,
            151,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6462 = ctx._get(
            data,
            20,
            3,
            157,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6463 = ctx._get(
            data,
            21,
            3,
            163,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6464 = ctx._get(
            data,
            22,
            3,
            169,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6465 = ctx._get(
            data,
            23,
            3,
            175,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6466 = ctx._get(
            data,
            24,
            3,
            181,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6467 = ctx._get(
            data,
            25,
            3,
            187,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6468 = ctx._get(
            data,
            26,
            3,
            193,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6469 = ctx._get(
            data,
            27,
            3,
            199,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6470 = ctx._get(
            data,
            28,
            3,
            205,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6471 = ctx._get(
            data,
            29,
            3,
            211,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6472 = ctx._get(
            data,
            30,
            3,
            217,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6473 = ctx._get(
            data,
            31,
            3,
            223,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6474 = ctx._get(
            data,
            32,
            2,
            228,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6475 = ctx._get(
            data,
            33,
            2,
            234,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6476 = ctx._get(
            data,
            52,
            2,
            348,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6477 = ctx._get(
            data,
            53,
            2,
            354,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6478 = ctx._get(
            data,
            54,
            2,
            360,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6479 = ctx._get(
            data,
            55,
            2,
            366,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6480 = ctx._get(
            data,
            56,
            2,
            372,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6481 = ctx._get(
            data,
            57,
            2,
            378,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6482 = ctx._get(
            data,
            58,
            2,
            384,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6483 = ctx._get(
            data,
            59,
            2,
            390,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6484 = ctx._get(
            data,
            60,
            2,
            396,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6485 = ctx._get(
            data,
            61,
            2,
            402,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6486 = ctx._get(
            data,
            62,
            2,
            408,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6487 = ctx._get(
            data,
            63,
            2,
            414,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6488 = ctx._get(
            data,
            32,
            3,
            229,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6489 = ctx._get(
            data,
            33,
            3,
            235,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6490 = ctx._get(
            data,
            34,
            3,
            241,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6491 = ctx._get(
            data,
            35,
            3,
            247,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6492 = ctx._get(
            data,
            36,
            3,
            253,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6493 = ctx._get(
            data,
            37,
            3,
            259,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6494 = ctx._get(
            data,
            38,
            3,
            265,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6495 = ctx._get(
            data,
            39,
            3,
            271,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6496 = ctx._get(
            data,
            40,
            3,
            277,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6497 = ctx._get(
            data,
            41,
            3,
            283,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6498 = ctx._get(
            data,
            42,
            3,
            289,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6499 = ctx._get(
            data,
            43,
            3,
            295,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6500 = ctx._get(
            data,
            44,
            3,
            301,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6501 = ctx._get(
            data,
            45,
            3,
            307,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6502 = ctx._get(
            data,
            46,
            3,
            313,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6503 = ctx._get(
            data,
            47,
            3,
            319,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6504 = ctx._get(
            data,
            48,
            3,
            325,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6505 = ctx._get(
            data,
            49,
            3,
            331,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6506 = ctx._get(
            data,
            50,
            3,
            337,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6507 = ctx._get(
            data,
            51,
            3,
            343,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6508 = ctx._get(
            data,
            52,
            3,
            349,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6509 = ctx._get(
            data,
            53,
            3,
            355,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6510 = ctx._get(
            data,
            54,
            3,
            361,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6511 = ctx._get(
            data,
            55,
            3,
            367,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6512 = ctx._get(
            data,
            56,
            3,
            373,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6513 = ctx._get(
            data,
            57,
            3,
            379,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6514 = ctx._get(
            data,
            58,
            3,
            385,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6515 = ctx._get(
            data,
            59,
            3,
            391,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6516 = ctx._get(
            data,
            60,
            3,
            397,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6517 = ctx._get(
            data,
            61,
            3,
            403,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6518 = ctx._get(
            data,
            62,
            3,
            409,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6519 = ctx._get(
            data,
            63,
            3,
            415,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:26",
        );
        let x6520 = ctx._add(
            x6407,
            x6416,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6521 = ctx._mul(
            x6407,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6522 = ctx._mul(
            x6521,
            x6416,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6523 = ctx._sub(
            x6520,
            x6522,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6524 = ctx._add(
            x6408,
            x6417,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6525 = ctx._mul(
            x6408,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6526 = ctx._mul(
            x6525,
            x6417,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6527 = ctx._sub(
            x6524,
            x6526,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6528 = ctx._add(
            x6409,
            x6418,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6529 = ctx._mul(
            x6409,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6530 = ctx._mul(
            x6529,
            x6418,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6531 = ctx._sub(
            x6528,
            x6530,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6532 = ctx._add(
            x6410,
            x6419,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6533 = ctx._mul(
            x6410,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6534 = ctx._mul(
            x6533,
            x6419,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6535 = ctx._sub(
            x6532,
            x6534,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6536 = ctx._add(
            x6411,
            x6420,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6537 = ctx._mul(
            x6411,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6538 = ctx._mul(
            x6537,
            x6420,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6539 = ctx._sub(
            x6536,
            x6538,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6540 = ctx._add(
            x6412,
            x6421,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6541 = ctx._mul(
            x6412,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6542 = ctx._mul(
            x6541,
            x6421,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6543 = ctx._sub(
            x6540,
            x6542,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6544 = ctx._add(
            x6413,
            x6422,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6545 = ctx._mul(
            x6413,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6546 = ctx._mul(
            x6545,
            x6422,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6547 = ctx._sub(
            x6544,
            x6546,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6548 = ctx._add(
            x6414,
            x6423,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6549 = ctx._mul(
            x6414,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6550 = ctx._mul(
            x6549,
            x6423,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6551 = ctx._sub(
            x6548,
            x6550,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6552 = ctx._add(
            x6415,
            x6424,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6553 = ctx._mul(
            x6415,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6554 = ctx._mul(
            x6553,
            x6424,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6555 = ctx._sub(
            x6552,
            x6554,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6556 = ctx._add(
            x6416,
            x6425,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6557 = ctx._mul(
            x6416,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6558 = ctx._mul(
            x6557,
            x6425,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6559 = ctx._sub(
            x6556,
            x6558,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6560 = ctx._add(
            x6417,
            x799,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6561 = ctx._mul(
            x6417,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6562 = ctx._mul(
            x6561,
            x799,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6563 = ctx._sub(
            x6560,
            x6562,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6564 = ctx._add(
            x6418,
            x801,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6565 = ctx._mul(
            x6418,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6566 = ctx._mul(
            x6565,
            x801,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6567 = ctx._sub(
            x6564,
            x6566,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6568 = ctx._add(
            x6419,
            x802,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6569 = ctx._mul(
            x6419,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6570 = ctx._mul(
            x6569,
            x802,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6571 = ctx._sub(
            x6568,
            x6570,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6572 = ctx._add(
            x6420,
            x805,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6573 = ctx._mul(
            x6420,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6574 = ctx._mul(
            x6573,
            x805,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6575 = ctx._sub(
            x6572,
            x6574,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6576 = ctx._add(
            x6421,
            x808,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6577 = ctx._mul(
            x6421,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6578 = ctx._mul(
            x6577,
            x808,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6579 = ctx._sub(
            x6576,
            x6578,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6580 = ctx._add(
            x6422,
            x811,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6581 = ctx._mul(
            x6422,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6582 = ctx._mul(
            x6581,
            x811,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6583 = ctx._sub(
            x6580,
            x6582,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6584 = ctx._add(
            x6423,
            x814,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6585 = ctx._mul(
            x6423,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6586 = ctx._mul(
            x6585,
            x814,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6587 = ctx._sub(
            x6584,
            x6586,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6588 = ctx._add(
            x6424,
            x817,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6589 = ctx._mul(
            x6424,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6590 = ctx._mul(
            x6589,
            x817,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6591 = ctx._sub(
            x6588,
            x6590,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6592 = ctx._add(
            x6425,
            x820,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6593 = ctx._mul(
            x6425,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6594 = ctx._mul(
            x6593,
            x820,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6595 = ctx._sub(
            x6592,
            x6594,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6596 = ctx._add(
            x799,
            x823,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6597 = ctx._mul(
            x799,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6598 = ctx._mul(
            x6597,
            x823,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6599 = ctx._sub(
            x6596,
            x6598,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6600 = ctx._add(
            x801,
            x826,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6601 = ctx._mul(
            x801,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6602 = ctx._mul(
            x6601,
            x826,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6603 = ctx._sub(
            x6600,
            x6602,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6604 = ctx._add(
            x802,
            x829,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6605 = ctx._mul(
            x802,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6606 = ctx._mul(
            x6605,
            x829,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6607 = ctx._sub(
            x6604,
            x6606,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6608 = ctx._add(
            x805,
            x832,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6609 = ctx._mul(
            x805,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6610 = ctx._mul(
            x6609,
            x832,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6611 = ctx._sub(
            x6608,
            x6610,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6612 = ctx._add(
            x808,
            x6407,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6613 = ctx._mul(
            x808,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6614 = ctx._mul(
            x6613,
            x6407,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6615 = ctx._sub(
            x6612,
            x6614,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6616 = ctx._add(
            x811,
            x6408,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6617 = ctx._mul(
            x811,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6618 = ctx._mul(
            x6617,
            x6408,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6619 = ctx._sub(
            x6616,
            x6618,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6620 = ctx._add(
            x814,
            x6409,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6621 = ctx._mul(
            x814,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6622 = ctx._mul(
            x6621,
            x6409,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6623 = ctx._sub(
            x6620,
            x6622,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6624 = ctx._add(
            x817,
            x6410,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6625 = ctx._mul(
            x817,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6626 = ctx._mul(
            x6625,
            x6410,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6627 = ctx._sub(
            x6624,
            x6626,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6628 = ctx._add(
            x820,
            x6411,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6629 = ctx._mul(
            x820,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6630 = ctx._mul(
            x6629,
            x6411,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6631 = ctx._sub(
            x6628,
            x6630,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6632 = ctx._add(
            x823,
            x6412,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6633 = ctx._mul(
            x823,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6634 = ctx._mul(
            x6633,
            x6412,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6635 = ctx._sub(
            x6632,
            x6634,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6636 = ctx._add(
            x826,
            x6413,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6637 = ctx._mul(
            x826,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6638 = ctx._mul(
            x6637,
            x6413,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6639 = ctx._sub(
            x6636,
            x6638,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6640 = ctx._add(
            x829,
            x6414,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6641 = ctx._mul(
            x829,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6642 = ctx._mul(
            x6641,
            x6414,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6643 = ctx._sub(
            x6640,
            x6642,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6644 = ctx._add(
            x832,
            x6415,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6645 = ctx._mul(
            x832,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6646 = ctx._mul(
            x6645,
            x6415,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6647 = ctx._sub(
            x6644,
            x6646,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6648 = ctx._add(
            x802,
            x6523,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6649 = ctx._mul(
            x6605,
            x6523,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6650 = ctx._sub(
            x6648,
            x6649,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6651 = ctx._add(
            x805,
            x6527,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6652 = ctx._mul(
            x6609,
            x6527,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6653 = ctx._sub(
            x6651,
            x6652,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6654 = ctx._add(
            x808,
            x6531,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6655 = ctx._mul(
            x6613,
            x6531,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6656 = ctx._sub(
            x6654,
            x6655,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6657 = ctx._add(
            x811,
            x6535,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6658 = ctx._mul(
            x6617,
            x6535,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6659 = ctx._sub(
            x6657,
            x6658,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6660 = ctx._add(
            x814,
            x6539,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6661 = ctx._mul(
            x6621,
            x6539,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6662 = ctx._sub(
            x6660,
            x6661,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6663 = ctx._add(
            x817,
            x6543,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6664 = ctx._mul(
            x6625,
            x6543,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6665 = ctx._sub(
            x6663,
            x6664,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6666 = ctx._add(
            x820,
            x6547,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6667 = ctx._mul(
            x6629,
            x6547,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6668 = ctx._sub(
            x6666,
            x6667,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6669 = ctx._add(
            x823,
            x6551,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6670 = ctx._mul(
            x6633,
            x6551,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6671 = ctx._sub(
            x6669,
            x6670,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6672 = ctx._add(
            x826,
            x6555,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6673 = ctx._mul(
            x6637,
            x6555,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6674 = ctx._sub(
            x6672,
            x6673,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6675 = ctx._add(
            x829,
            x6559,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6676 = ctx._mul(
            x6641,
            x6559,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6677 = ctx._sub(
            x6675,
            x6676,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6678 = ctx._add(
            x832,
            x6563,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6679 = ctx._mul(
            x6645,
            x6563,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6680 = ctx._sub(
            x6678,
            x6679,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6681 = ctx._add(
            x6407,
            x6567,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6682 = ctx._mul(
            x6521,
            x6567,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6683 = ctx._sub(
            x6681,
            x6682,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6684 = ctx._add(
            x6408,
            x6571,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6685 = ctx._mul(
            x6525,
            x6571,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6686 = ctx._sub(
            x6684,
            x6685,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6687 = ctx._add(
            x6409,
            x6575,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6688 = ctx._mul(
            x6529,
            x6575,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6689 = ctx._sub(
            x6687,
            x6688,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6690 = ctx._add(
            x6410,
            x6579,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6691 = ctx._mul(
            x6533,
            x6579,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6692 = ctx._sub(
            x6690,
            x6691,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6693 = ctx._add(
            x6411,
            x6583,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6694 = ctx._mul(
            x6537,
            x6583,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6695 = ctx._sub(
            x6693,
            x6694,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6696 = ctx._add(
            x6412,
            x6587,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6697 = ctx._mul(
            x6541,
            x6587,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6698 = ctx._sub(
            x6696,
            x6697,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6699 = ctx._add(
            x6413,
            x6591,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6700 = ctx._mul(
            x6545,
            x6591,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6701 = ctx._sub(
            x6699,
            x6700,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6702 = ctx._add(
            x6414,
            x6595,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6703 = ctx._mul(
            x6549,
            x6595,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6704 = ctx._sub(
            x6702,
            x6703,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6705 = ctx._add(
            x6415,
            x6599,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6706 = ctx._mul(
            x6553,
            x6599,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6707 = ctx._sub(
            x6705,
            x6706,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6708 = ctx._add(
            x6416,
            x6603,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6709 = ctx._mul(
            x6557,
            x6603,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6710 = ctx._sub(
            x6708,
            x6709,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6711 = ctx._add(
            x6417,
            x6607,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6712 = ctx._mul(
            x6561,
            x6607,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6713 = ctx._sub(
            x6711,
            x6712,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6714 = ctx._add(
            x6418,
            x6611,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6715 = ctx._mul(
            x6565,
            x6611,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6716 = ctx._sub(
            x6714,
            x6715,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6717 = ctx._add(
            x6419,
            x6615,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6718 = ctx._mul(
            x6569,
            x6615,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6719 = ctx._sub(
            x6717,
            x6718,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6720 = ctx._add(
            x6420,
            x6619,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6721 = ctx._mul(
            x6573,
            x6619,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6722 = ctx._sub(
            x6720,
            x6721,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6723 = ctx._add(
            x6421,
            x6623,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6724 = ctx._mul(
            x6577,
            x6623,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6725 = ctx._sub(
            x6723,
            x6724,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6726 = ctx._add(
            x6422,
            x6627,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6727 = ctx._mul(
            x6581,
            x6627,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6728 = ctx._sub(
            x6726,
            x6727,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6729 = ctx._add(
            x6423,
            x6631,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6730 = ctx._mul(
            x6585,
            x6631,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6731 = ctx._sub(
            x6729,
            x6730,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6732 = ctx._add(
            x6424,
            x6635,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6733 = ctx._mul(
            x6589,
            x6635,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6734 = ctx._sub(
            x6732,
            x6733,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6735 = ctx._add(
            x6425,
            x6639,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6736 = ctx._mul(
            x6593,
            x6639,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6737 = ctx._sub(
            x6735,
            x6736,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6738 = ctx._add(
            x799,
            x6643,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6739 = ctx._mul(
            x6597,
            x6643,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6740 = ctx._sub(
            x6738,
            x6739,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6741 = ctx._add(
            x801,
            x6647,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6742 = ctx._mul(
            x6601,
            x6647,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6743 = ctx._sub(
            x6741,
            x6742,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6744 = ctx._add(
            x1087,
            x1172,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6745 = ctx._mul(
            x1087,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6746 = ctx._mul(
            x6745,
            x1172,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6747 = ctx._sub(
            x6744,
            x6746,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6748 = ctx._add(
            x1098,
            x1183,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6749 = ctx._mul(
            x1098,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6750 = ctx._mul(
            x6749,
            x1183,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6751 = ctx._sub(
            x6748,
            x6750,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6752 = ctx._add(
            x1099,
            x1184,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6753 = ctx._mul(
            x1099,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6754 = ctx._mul(
            x6753,
            x1184,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6755 = ctx._sub(
            x6752,
            x6754,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6756 = ctx._add(
            x1110,
            x1195,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6757 = ctx._mul(
            x1110,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6758 = ctx._mul(
            x6757,
            x1195,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6759 = ctx._sub(
            x6756,
            x6758,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6760 = ctx._add(
            x1111,
            x1196,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6761 = ctx._mul(
            x1111,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6762 = ctx._mul(
            x6761,
            x1196,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6763 = ctx._sub(
            x6760,
            x6762,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6764 = ctx._add(
            x1123,
            x1207,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6765 = ctx._mul(
            x1123,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6766 = ctx._mul(
            x6765,
            x1207,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6767 = ctx._sub(
            x6764,
            x6766,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6768 = ctx._add(
            x1124,
            x1208,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6769 = ctx._mul(
            x3800,
            x1208,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6770 = ctx._sub(
            x6768,
            x6769,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6771 = ctx._add(
            x1135,
            x3768,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6772 = ctx._mul(
            x1135,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6773 = ctx._mul(
            x6772,
            x3768,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6774 = ctx._sub(
            x6771,
            x6773,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6775 = ctx._add(
            x1136,
            x3769,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6776 = ctx._mul(
            x1136,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6777 = ctx._mul(
            x6776,
            x3769,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6778 = ctx._sub(
            x6775,
            x6777,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6779 = ctx._add(
            x1147,
            x1042,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6780 = ctx._mul(
            x1147,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6781 = ctx._mul(
            x6780,
            x1042,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6782 = ctx._sub(
            x6779,
            x6781,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6783 = ctx._add(
            x1148,
            x1043,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6784 = ctx._mul(
            x1148,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6785 = ctx._mul(
            x6784,
            x1043,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6786 = ctx._sub(
            x6783,
            x6785,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6787 = ctx._add(
            x1159,
            x1050,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6788 = ctx._mul(
            x1159,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6789 = ctx._mul(
            x6788,
            x1050,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6790 = ctx._sub(
            x6787,
            x6789,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6791 = ctx._add(
            x1160,
            x1051,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6792 = ctx._mul(
            x1160,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6793 = ctx._mul(
            x6792,
            x1051,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6794 = ctx._sub(
            x6791,
            x6793,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6795 = ctx._add(
            x1171,
            x1062,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6796 = ctx._mul(
            x1171,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6797 = ctx._mul(
            x6796,
            x1062,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6798 = ctx._sub(
            x6795,
            x6797,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6799 = ctx._add(
            x1172,
            x1063,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6800 = ctx._mul(
            x1172,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6801 = ctx._mul(
            x6800,
            x1063,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6802 = ctx._sub(
            x6799,
            x6801,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6803 = ctx._add(
            x1183,
            x1074,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6804 = ctx._mul(
            x1183,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6805 = ctx._mul(
            x6804,
            x1074,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6806 = ctx._sub(
            x6803,
            x6805,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6807 = ctx._add(
            x1184,
            x1075,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6808 = ctx._mul(
            x1184,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6809 = ctx._mul(
            x6808,
            x1075,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6810 = ctx._sub(
            x6807,
            x6809,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6811 = ctx._add(
            x1195,
            x1086,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6812 = ctx._mul(
            x1195,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6813 = ctx._mul(
            x6812,
            x1086,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6814 = ctx._sub(
            x6811,
            x6813,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6815 = ctx._add(
            x1196,
            x1087,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6816 = ctx._mul(
            x1196,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6817 = ctx._mul(
            x6816,
            x1087,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6818 = ctx._sub(
            x6815,
            x6817,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6819 = ctx._add(
            x1207,
            x1098,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6820 = ctx._mul(
            x1207,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6821 = ctx._mul(
            x6820,
            x1098,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6822 = ctx._sub(
            x6819,
            x6821,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6823 = ctx._add(
            x1208,
            x1099,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6824 = ctx._mul(
            x1208,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6825 = ctx._mul(
            x6824,
            x1099,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6826 = ctx._sub(
            x6823,
            x6825,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6827 = ctx._add(
            x3768,
            x1110,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6828 = ctx._mul(
            x3768,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6829 = ctx._mul(
            x6828,
            x1110,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6830 = ctx._sub(
            x6827,
            x6829,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6831 = ctx._add(
            x3769,
            x1111,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6832 = ctx._mul(
            x3770,
            x1111,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6833 = ctx._sub(
            x6831,
            x6832,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6834 = ctx._add(
            x1042,
            x1123,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6835 = ctx._mul(
            x1042,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6836 = ctx._mul(
            x6835,
            x1123,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6837 = ctx._sub(
            x6834,
            x6836,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6838 = ctx._add(
            x1043,
            x1124,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6839 = ctx._mul(
            x1043,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6840 = ctx._mul(
            x6839,
            x1124,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6841 = ctx._sub(
            x6838,
            x6840,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6842 = ctx._add(
            x1050,
            x1135,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6843 = ctx._mul(
            x1050,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6844 = ctx._mul(
            x6843,
            x1135,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6845 = ctx._sub(
            x6842,
            x6844,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6846 = ctx._add(
            x1051,
            x1136,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6847 = ctx._mul(
            x1051,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6848 = ctx._mul(
            x6847,
            x1136,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6849 = ctx._sub(
            x6846,
            x6848,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6850 = ctx._add(
            x1062,
            x1147,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6851 = ctx._mul(
            x1062,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6852 = ctx._mul(
            x6851,
            x1147,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6853 = ctx._sub(
            x6850,
            x6852,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6854 = ctx._add(
            x1063,
            x1148,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6855 = ctx._mul(
            x1063,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6856 = ctx._mul(
            x6855,
            x1148,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6857 = ctx._sub(
            x6854,
            x6856,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6858 = ctx._add(
            x1074,
            x1159,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6859 = ctx._mul(
            x1074,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6860 = ctx._mul(
            x6859,
            x1159,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6861 = ctx._sub(
            x6858,
            x6860,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6862 = ctx._add(
            x1075,
            x1160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6863 = ctx._mul(
            x1075,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6864 = ctx._mul(
            x6863,
            x1160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6865 = ctx._sub(
            x6862,
            x6864,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6866 = ctx._add(
            x1086,
            x1171,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6867 = ctx._mul(
            x1086,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6868 = ctx._mul(
            x6867,
            x1171,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6869 = ctx._sub(
            x6866,
            x6868,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6870 = ctx._add(
            x1062,
            x6747,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6871 = ctx._mul(
            x6851,
            x6747,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6872 = ctx._sub(
            x6870,
            x6871,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6873 = ctx._add(
            x1063,
            x6751,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6874 = ctx._mul(
            x6855,
            x6751,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6875 = ctx._sub(
            x6873,
            x6874,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6876 = ctx._add(
            x1074,
            x6755,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6877 = ctx._mul(
            x6859,
            x6755,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6878 = ctx._sub(
            x6876,
            x6877,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6879 = ctx._add(
            x1075,
            x6759,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6880 = ctx._mul(
            x6863,
            x6759,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6881 = ctx._sub(
            x6879,
            x6880,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6882 = ctx._add(
            x1086,
            x6763,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6883 = ctx._mul(
            x6867,
            x6763,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6884 = ctx._sub(
            x6882,
            x6883,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6885 = ctx._add(
            x1087,
            x6767,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6886 = ctx._mul(
            x6745,
            x6767,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6887 = ctx._sub(
            x6885,
            x6886,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6888 = ctx._add(
            x1098,
            x6770,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6889 = ctx._mul(
            x6749,
            x6770,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6890 = ctx._sub(
            x6888,
            x6889,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6891 = ctx._add(
            x1099,
            x6774,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6892 = ctx._mul(
            x6753,
            x6774,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6893 = ctx._sub(
            x6891,
            x6892,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6894 = ctx._add(
            x1110,
            x6778,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6895 = ctx._mul(
            x6757,
            x6778,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6896 = ctx._sub(
            x6894,
            x6895,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6897 = ctx._add(
            x1111,
            x6782,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6898 = ctx._mul(
            x6761,
            x6782,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6899 = ctx._sub(
            x6897,
            x6898,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6900 = ctx._add(
            x1123,
            x6786,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6901 = ctx._mul(
            x6765,
            x6786,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6902 = ctx._sub(
            x6900,
            x6901,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6903 = ctx._add(
            x1124,
            x6790,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6904 = ctx._mul(
            x3800,
            x6790,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6905 = ctx._sub(
            x6903,
            x6904,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6906 = ctx._add(
            x1135,
            x6794,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6907 = ctx._mul(
            x6772,
            x6794,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6908 = ctx._sub(
            x6906,
            x6907,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6909 = ctx._add(
            x1136,
            x6798,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6910 = ctx._mul(
            x6776,
            x6798,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6911 = ctx._sub(
            x6909,
            x6910,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6912 = ctx._add(
            x1147,
            x6802,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6913 = ctx._mul(
            x6780,
            x6802,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6914 = ctx._sub(
            x6912,
            x6913,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6915 = ctx._add(
            x1148,
            x6806,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6916 = ctx._mul(
            x6784,
            x6806,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6917 = ctx._sub(
            x6915,
            x6916,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6918 = ctx._add(
            x1159,
            x6810,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6919 = ctx._mul(
            x6788,
            x6810,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6920 = ctx._sub(
            x6918,
            x6919,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6921 = ctx._add(
            x1160,
            x6814,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6922 = ctx._mul(
            x6792,
            x6814,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6923 = ctx._sub(
            x6921,
            x6922,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6924 = ctx._add(
            x1171,
            x6818,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6925 = ctx._mul(
            x6796,
            x6818,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6926 = ctx._sub(
            x6924,
            x6925,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6927 = ctx._add(
            x1172,
            x6822,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6928 = ctx._mul(
            x6800,
            x6822,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6929 = ctx._sub(
            x6927,
            x6928,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6930 = ctx._add(
            x1183,
            x6826,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6931 = ctx._mul(
            x6804,
            x6826,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6932 = ctx._sub(
            x6930,
            x6931,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6933 = ctx._add(
            x1184,
            x6830,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6934 = ctx._mul(
            x6808,
            x6830,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6935 = ctx._sub(
            x6933,
            x6934,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6936 = ctx._add(
            x1195,
            x6833,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6937 = ctx._mul(
            x6812,
            x6833,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6938 = ctx._sub(
            x6936,
            x6937,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6939 = ctx._add(
            x1196,
            x6837,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6940 = ctx._mul(
            x6816,
            x6837,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6941 = ctx._sub(
            x6939,
            x6940,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6942 = ctx._add(
            x1207,
            x6841,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6943 = ctx._mul(
            x6820,
            x6841,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6944 = ctx._sub(
            x6942,
            x6943,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6945 = ctx._add(
            x1208,
            x6845,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6946 = ctx._mul(
            x6824,
            x6845,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6947 = ctx._sub(
            x6945,
            x6946,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6948 = ctx._add(
            x3768,
            x6849,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6949 = ctx._mul(
            x6828,
            x6849,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6950 = ctx._sub(
            x6948,
            x6949,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6951 = ctx._add(
            x3769,
            x6853,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6952 = ctx._mul(
            x3770,
            x6853,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6953 = ctx._sub(
            x6951,
            x6952,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6954 = ctx._add(
            x1042,
            x6857,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6955 = ctx._mul(
            x6835,
            x6857,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6956 = ctx._sub(
            x6954,
            x6955,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6957 = ctx._add(
            x1043,
            x6861,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6958 = ctx._mul(
            x6839,
            x6861,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6959 = ctx._sub(
            x6957,
            x6958,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6960 = ctx._add(
            x1050,
            x6865,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6961 = ctx._mul(
            x6843,
            x6865,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6962 = ctx._sub(
            x6960,
            x6961,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6963 = ctx._add(
            x1051,
            x6869,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6964 = ctx._mul(
            x6847,
            x6869,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6965 = ctx._sub(
            x6963,
            x6964,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:56",
        );
        let x6966 = ctx._add(x2326, x165, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6967 = ctx._add(x2361, x164, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6968 = ctx._add(x6966, x5040, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6969 = ctx._add(x6967, x5086, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x6970 = ctx._mul(
            x3768,
            x6474,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6971 = ctx._sub(
            x70,
            x3768,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6972 = ctx._mul(
            x6971,
            x6488,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6973 = ctx._add(
            x6970,
            x6972,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6974 = ctx._mul(
            x3769,
            x6475,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6975 = ctx._sub(
            x70,
            x3769,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6976 = ctx._mul(
            x6975,
            x6489,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6977 = ctx._add(
            x6974,
            x6976,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6978 = ctx._mul(
            x1042,
            x707,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6979 = ctx._sub(
            x70,
            x1042,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6980 = ctx._mul(
            x6979,
            x6490,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6981 = ctx._add(
            x6978,
            x6980,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6982 = ctx._mul(
            x1043,
            x711,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6983 = ctx._sub(
            x70,
            x1043,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6984 = ctx._mul(
            x6983,
            x6491,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6985 = ctx._add(
            x6982,
            x6984,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6986 = ctx._mul(
            x1050,
            x715,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6987 = ctx._sub(
            x70,
            x1050,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6988 = ctx._mul(
            x6987,
            x6492,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6989 = ctx._add(
            x6986,
            x6988,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6990 = ctx._mul(
            x1051,
            x719,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6991 = ctx._sub(
            x70,
            x1051,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6992 = ctx._mul(
            x6991,
            x6493,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6993 = ctx._add(
            x6990,
            x6992,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6994 = ctx._mul(
            x1062,
            x723,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6995 = ctx._sub(
            x70,
            x1062,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6996 = ctx._mul(
            x6995,
            x6494,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6997 = ctx._add(
            x6994,
            x6996,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6998 = ctx._mul(
            x1063,
            x727,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x6999 = ctx._sub(
            x70,
            x1063,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7000 = ctx._mul(
            x6999,
            x6495,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7001 = ctx._add(
            x6998,
            x7000,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7002 = ctx._mul(
            x1074,
            x731,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7003 = ctx._sub(
            x70,
            x1074,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7004 = ctx._mul(
            x7003,
            x6496,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7005 = ctx._add(
            x7002,
            x7004,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7006 = ctx._mul(
            x1075,
            x735,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7007 = ctx._sub(
            x70,
            x1075,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7008 = ctx._mul(
            x7007,
            x6497,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7009 = ctx._add(
            x7006,
            x7008,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7010 = ctx._mul(
            x1086,
            x739,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7011 = ctx._sub(
            x70,
            x1086,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7012 = ctx._mul(
            x7011,
            x6498,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7013 = ctx._add(
            x7010,
            x7012,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7014 = ctx._mul(
            x1087,
            x743,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7015 = ctx._sub(
            x70,
            x1087,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7016 = ctx._mul(
            x7015,
            x6499,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7017 = ctx._add(
            x7014,
            x7016,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7018 = ctx._mul(
            x1098,
            x747,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7019 = ctx._sub(
            x70,
            x1098,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7020 = ctx._mul(
            x7019,
            x6500,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7021 = ctx._add(
            x7018,
            x7020,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7022 = ctx._mul(
            x1099,
            x751,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7023 = ctx._sub(
            x70,
            x1099,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7024 = ctx._mul(
            x7023,
            x6501,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7025 = ctx._add(
            x7022,
            x7024,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7026 = ctx._mul(
            x1110,
            x755,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7027 = ctx._sub(
            x70,
            x1110,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7028 = ctx._mul(
            x7027,
            x6502,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7029 = ctx._add(
            x7026,
            x7028,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7030 = ctx._mul(
            x1111,
            x759,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7031 = ctx._sub(
            x70,
            x1111,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7032 = ctx._mul(
            x7031,
            x6503,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7033 = ctx._add(
            x7030,
            x7032,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7034 = ctx._mul(
            x1123,
            x763,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7035 = ctx._sub(
            x70,
            x1123,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7036 = ctx._mul(
            x7035,
            x6504,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7037 = ctx._add(
            x7034,
            x7036,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7038 = ctx._mul(
            x1124,
            x767,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7039 = ctx._sub(
            x70,
            x1124,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7040 = ctx._mul(
            x7039,
            x6505,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7041 = ctx._add(
            x7038,
            x7040,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7042 = ctx._mul(
            x1135,
            x771,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7043 = ctx._sub(
            x70,
            x1135,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7044 = ctx._mul(
            x7043,
            x6506,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7045 = ctx._add(
            x7042,
            x7044,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7046 = ctx._mul(
            x1136,
            x775,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7047 = ctx._sub(
            x70,
            x1136,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7048 = ctx._mul(
            x7047,
            x6507,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7049 = ctx._add(
            x7046,
            x7048,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7050 = ctx._mul(
            x1147,
            x6476,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7051 = ctx._sub(
            x70,
            x1147,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7052 = ctx._mul(
            x7051,
            x6508,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7053 = ctx._add(
            x7050,
            x7052,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7054 = ctx._mul(
            x1148,
            x6477,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7055 = ctx._sub(
            x70,
            x1148,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7056 = ctx._mul(
            x7055,
            x6509,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7057 = ctx._add(
            x7054,
            x7056,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7058 = ctx._mul(
            x1159,
            x6478,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7059 = ctx._sub(
            x70,
            x1159,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7060 = ctx._mul(
            x7059,
            x6510,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7061 = ctx._add(
            x7058,
            x7060,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7062 = ctx._mul(
            x1160,
            x6479,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7063 = ctx._sub(
            x70,
            x1160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7064 = ctx._mul(
            x7063,
            x6511,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7065 = ctx._add(
            x7062,
            x7064,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7066 = ctx._mul(
            x1171,
            x6480,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7067 = ctx._sub(
            x70,
            x1171,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7068 = ctx._mul(
            x7067,
            x6512,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7069 = ctx._add(
            x7066,
            x7068,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7070 = ctx._mul(
            x1172,
            x6481,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7071 = ctx._sub(
            x70,
            x1172,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7072 = ctx._mul(
            x7071,
            x6513,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7073 = ctx._add(
            x7070,
            x7072,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7074 = ctx._mul(
            x1183,
            x6482,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7075 = ctx._sub(
            x70,
            x1183,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7076 = ctx._mul(
            x7075,
            x6514,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7077 = ctx._add(
            x7074,
            x7076,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7078 = ctx._mul(
            x1184,
            x6483,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7079 = ctx._sub(
            x70,
            x1184,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7080 = ctx._mul(
            x7079,
            x6515,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7081 = ctx._add(
            x7078,
            x7080,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7082 = ctx._mul(
            x1195,
            x6484,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7083 = ctx._sub(
            x70,
            x1195,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7084 = ctx._mul(
            x7083,
            x6516,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7085 = ctx._add(
            x7082,
            x7084,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7086 = ctx._mul(
            x1196,
            x6485,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7087 = ctx._sub(
            x70,
            x1196,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7088 = ctx._mul(
            x7087,
            x6517,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7089 = ctx._add(
            x7086,
            x7088,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7090 = ctx._mul(
            x1207,
            x6486,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7091 = ctx._sub(
            x70,
            x1207,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7092 = ctx._mul(
            x7091,
            x6518,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7093 = ctx._add(
            x7090,
            x7092,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7094 = ctx._mul(
            x1208,
            x6487,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7095 = ctx._sub(
            x70,
            x1208,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7096 = ctx._mul(
            x7095,
            x6519,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7097 = ctx._add(
            x7094,
            x7096,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:75",
        );
        let x7098 = ctx._mul(
            x6977,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7099 = ctx._add(
            x6973,
            x7098,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7100 = ctx._mul(
            x6981,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7101 = ctx._add(
            x7099,
            x7100,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7102 = ctx._mul(
            x6985,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7103 = ctx._add(
            x7101,
            x7102,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7104 = ctx._mul(
            x6989,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7105 = ctx._add(
            x7103,
            x7104,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7106 = ctx._mul(
            x6993,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7107 = ctx._add(
            x7105,
            x7106,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7108 = ctx._mul(
            x6997,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7109 = ctx._add(
            x7107,
            x7108,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7110 = ctx._mul(
            x7001,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7111 = ctx._add(
            x7109,
            x7110,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7112 = ctx._mul(
            x7005,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7113 = ctx._add(
            x7111,
            x7112,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7114 = ctx._mul(
            x7009,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7115 = ctx._add(
            x7113,
            x7114,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7116 = ctx._mul(
            x7013,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7117 = ctx._add(
            x7115,
            x7116,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7118 = ctx._mul(
            x7017,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7119 = ctx._add(
            x7117,
            x7118,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7120 = ctx._mul(
            x7021,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7121 = ctx._add(
            x7119,
            x7120,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7122 = ctx._mul(
            x7025,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7123 = ctx._add(
            x7121,
            x7122,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7124 = ctx._mul(
            x7029,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7125 = ctx._add(
            x7123,
            x7124,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7126 = ctx._mul(
            x7033,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7127 = ctx._add(
            x7125,
            x7126,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7128 = ctx._mul(
            x7041,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7129 = ctx._add(
            x7037,
            x7128,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7130 = ctx._mul(
            x7045,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7131 = ctx._add(
            x7129,
            x7130,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7132 = ctx._mul(
            x7049,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7133 = ctx._add(
            x7131,
            x7132,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7134 = ctx._mul(
            x7053,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7135 = ctx._add(
            x7133,
            x7134,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7136 = ctx._mul(
            x7057,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7137 = ctx._add(
            x7135,
            x7136,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7138 = ctx._mul(
            x7061,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7139 = ctx._add(
            x7137,
            x7138,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7140 = ctx._mul(
            x7065,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7141 = ctx._add(
            x7139,
            x7140,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7142 = ctx._mul(
            x7069,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7143 = ctx._add(
            x7141,
            x7142,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7144 = ctx._mul(
            x7073,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7145 = ctx._add(
            x7143,
            x7144,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7146 = ctx._mul(
            x7077,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7147 = ctx._add(
            x7145,
            x7146,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7148 = ctx._mul(
            x7081,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7149 = ctx._add(
            x7147,
            x7148,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7150 = ctx._mul(
            x7085,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7151 = ctx._add(
            x7149,
            x7150,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7152 = ctx._mul(
            x7089,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7153 = ctx._add(
            x7151,
            x7152,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7154 = ctx._mul(
            x7093,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7155 = ctx._add(
            x7153,
            x7154,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7156 = ctx._mul(
            x7097,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7157 = ctx._add(
            x7155,
            x7156,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7158 = ctx._add(x6968, x7127, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7159 = ctx._add(x6969, x7157, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7160 = ctx._mul(
            x6875,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7161 = ctx._add(
            x6872,
            x7160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7162 = ctx._mul(
            x6878,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7163 = ctx._add(
            x7161,
            x7162,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7164 = ctx._mul(
            x6881,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7165 = ctx._add(
            x7163,
            x7164,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7166 = ctx._mul(
            x6884,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7167 = ctx._add(
            x7165,
            x7166,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7168 = ctx._mul(
            x6887,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7169 = ctx._add(
            x7167,
            x7168,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7170 = ctx._mul(
            x6890,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7171 = ctx._add(
            x7169,
            x7170,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7172 = ctx._mul(
            x6893,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7173 = ctx._add(
            x7171,
            x7172,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7174 = ctx._mul(
            x6896,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7175 = ctx._add(
            x7173,
            x7174,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7176 = ctx._mul(
            x6899,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7177 = ctx._add(
            x7175,
            x7176,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7178 = ctx._mul(
            x6902,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7179 = ctx._add(
            x7177,
            x7178,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7180 = ctx._mul(
            x6905,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7181 = ctx._add(
            x7179,
            x7180,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7182 = ctx._mul(
            x6908,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7183 = ctx._add(
            x7181,
            x7182,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7184 = ctx._mul(
            x6911,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7185 = ctx._add(
            x7183,
            x7184,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7186 = ctx._mul(
            x6914,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7187 = ctx._add(
            x7185,
            x7186,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7188 = ctx._mul(
            x6917,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7189 = ctx._add(
            x7187,
            x7188,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7190 = ctx._mul(
            x6923,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7191 = ctx._add(
            x6920,
            x7190,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7192 = ctx._mul(
            x6926,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7193 = ctx._add(
            x7191,
            x7192,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7194 = ctx._mul(
            x6929,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7195 = ctx._add(
            x7193,
            x7194,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7196 = ctx._mul(
            x6932,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7197 = ctx._add(
            x7195,
            x7196,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7198 = ctx._mul(
            x6935,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7199 = ctx._add(
            x7197,
            x7198,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7200 = ctx._mul(
            x6938,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7201 = ctx._add(
            x7199,
            x7200,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7202 = ctx._mul(
            x6941,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7203 = ctx._add(
            x7201,
            x7202,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7204 = ctx._mul(
            x6944,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7205 = ctx._add(
            x7203,
            x7204,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7206 = ctx._mul(
            x6947,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7207 = ctx._add(
            x7205,
            x7206,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7208 = ctx._mul(
            x6950,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7209 = ctx._add(
            x7207,
            x7208,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7210 = ctx._mul(
            x6953,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7211 = ctx._add(
            x7209,
            x7210,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7212 = ctx._mul(
            x6956,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7213 = ctx._add(
            x7211,
            x7212,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7214 = ctx._mul(
            x6959,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7215 = ctx._add(
            x7213,
            x7214,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7216 = ctx._mul(
            x6962,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7217 = ctx._add(
            x7215,
            x7216,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7218 = ctx._mul(
            x6965,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7219 = ctx._add(
            x7217,
            x7218,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7220 = ctx._add(x7158, x7189, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7221 = ctx._add(x7159, x7219, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7222 = ctx._mul(
            x799,
            x2170,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7223 = ctx._sub(
            x70,
            x6442,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7224 = ctx._mul(
            x7222,
            x7223,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7225 = ctx._sub(
            x70,
            x2170,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7226 = ctx._mul(
            x799,
            x7225,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7227 = ctx._mul(
            x7226,
            x6442,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7228 = ctx._add(
            x7224,
            x7227,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7229 = ctx._sub(
            x70,
            x799,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7230 = ctx._mul(
            x7229,
            x2170,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7231 = ctx._mul(
            x7230,
            x6442,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7232 = ctx._add(
            x7228,
            x7231,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7233 = ctx._mul(
            x7222,
            x6442,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7234 = ctx._add(
            x7232,
            x7233,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7235 = ctx._mul(
            x801,
            x2171,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7236 = ctx._sub(
            x70,
            x6443,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7237 = ctx._mul(
            x7235,
            x7236,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7238 = ctx._sub(
            x70,
            x2171,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7239 = ctx._mul(
            x801,
            x7238,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7240 = ctx._mul(
            x7239,
            x6443,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7241 = ctx._add(
            x7237,
            x7240,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7242 = ctx._sub(
            x70,
            x801,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7243 = ctx._mul(
            x7242,
            x2171,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7244 = ctx._mul(
            x7243,
            x6443,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7245 = ctx._add(
            x7241,
            x7244,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7246 = ctx._mul(
            x7235,
            x6443,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7247 = ctx._add(
            x7245,
            x7246,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7248 = ctx._mul(
            x802,
            x2174,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7249 = ctx._sub(
            x70,
            x6444,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7250 = ctx._mul(
            x7248,
            x7249,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7251 = ctx._sub(
            x70,
            x2174,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7252 = ctx._mul(
            x802,
            x7251,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7253 = ctx._mul(
            x7252,
            x6444,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7254 = ctx._add(
            x7250,
            x7253,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7255 = ctx._sub(
            x70,
            x802,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7256 = ctx._mul(
            x7255,
            x2174,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7257 = ctx._mul(
            x7256,
            x6444,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7258 = ctx._add(
            x7254,
            x7257,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7259 = ctx._mul(
            x7248,
            x6444,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7260 = ctx._add(
            x7258,
            x7259,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7261 = ctx._mul(
            x805,
            x2177,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7262 = ctx._sub(
            x70,
            x6445,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7263 = ctx._mul(
            x7261,
            x7262,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7264 = ctx._sub(
            x70,
            x2177,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7265 = ctx._mul(
            x805,
            x7264,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7266 = ctx._mul(
            x7265,
            x6445,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7267 = ctx._add(
            x7263,
            x7266,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7268 = ctx._sub(
            x70,
            x805,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7269 = ctx._mul(
            x7268,
            x2177,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7270 = ctx._mul(
            x7269,
            x6445,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7271 = ctx._add(
            x7267,
            x7270,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7272 = ctx._mul(
            x7261,
            x6445,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7273 = ctx._add(
            x7271,
            x7272,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7274 = ctx._mul(
            x808,
            x2180,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7275 = ctx._sub(
            x70,
            x6446,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7276 = ctx._mul(
            x7274,
            x7275,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7277 = ctx._sub(
            x70,
            x2180,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7278 = ctx._mul(
            x808,
            x7277,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7279 = ctx._mul(
            x7278,
            x6446,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7280 = ctx._add(
            x7276,
            x7279,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7281 = ctx._sub(
            x70,
            x808,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7282 = ctx._mul(
            x7281,
            x2180,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7283 = ctx._mul(
            x7282,
            x6446,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7284 = ctx._add(
            x7280,
            x7283,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7285 = ctx._mul(
            x7274,
            x6446,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7286 = ctx._add(
            x7284,
            x7285,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7287 = ctx._mul(
            x811,
            x2183,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7288 = ctx._sub(
            x70,
            x6447,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7289 = ctx._mul(
            x7287,
            x7288,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7290 = ctx._sub(
            x70,
            x2183,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7291 = ctx._mul(
            x811,
            x7290,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7292 = ctx._mul(
            x7291,
            x6447,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7293 = ctx._add(
            x7289,
            x7292,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7294 = ctx._sub(
            x70,
            x811,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7295 = ctx._mul(
            x7294,
            x2183,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7296 = ctx._mul(
            x7295,
            x6447,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7297 = ctx._add(
            x7293,
            x7296,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7298 = ctx._mul(
            x7287,
            x6447,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7299 = ctx._add(
            x7297,
            x7298,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7300 = ctx._mul(
            x814,
            x2186,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7301 = ctx._sub(
            x70,
            x6448,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7302 = ctx._mul(
            x7300,
            x7301,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7303 = ctx._sub(
            x70,
            x2186,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7304 = ctx._mul(
            x814,
            x7303,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7305 = ctx._mul(
            x7304,
            x6448,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7306 = ctx._add(
            x7302,
            x7305,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7307 = ctx._sub(
            x70,
            x814,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7308 = ctx._mul(
            x7307,
            x2186,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7309 = ctx._mul(
            x7308,
            x6448,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7310 = ctx._add(
            x7306,
            x7309,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7311 = ctx._mul(
            x7300,
            x6448,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7312 = ctx._add(
            x7310,
            x7311,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7313 = ctx._mul(
            x817,
            x2189,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7314 = ctx._sub(
            x70,
            x6449,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7315 = ctx._mul(
            x7313,
            x7314,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7316 = ctx._sub(
            x70,
            x2189,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7317 = ctx._mul(
            x817,
            x7316,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7318 = ctx._mul(
            x7317,
            x6449,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7319 = ctx._add(
            x7315,
            x7318,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7320 = ctx._sub(
            x70,
            x817,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7321 = ctx._mul(
            x7320,
            x2189,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7322 = ctx._mul(
            x7321,
            x6449,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7323 = ctx._add(
            x7319,
            x7322,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7324 = ctx._mul(
            x7313,
            x6449,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7325 = ctx._add(
            x7323,
            x7324,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7326 = ctx._mul(
            x820,
            x2192,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7327 = ctx._sub(
            x70,
            x6450,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7328 = ctx._mul(
            x7326,
            x7327,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7329 = ctx._sub(
            x70,
            x2192,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7330 = ctx._mul(
            x820,
            x7329,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7331 = ctx._mul(
            x7330,
            x6450,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7332 = ctx._add(
            x7328,
            x7331,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7333 = ctx._sub(
            x70,
            x820,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7334 = ctx._mul(
            x7333,
            x2192,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7335 = ctx._mul(
            x7334,
            x6450,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7336 = ctx._add(
            x7332,
            x7335,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7337 = ctx._mul(
            x7326,
            x6450,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7338 = ctx._add(
            x7336,
            x7337,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7339 = ctx._mul(
            x823,
            x2193,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7340 = ctx._sub(
            x70,
            x6451,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7341 = ctx._mul(
            x7339,
            x7340,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7342 = ctx._sub(
            x70,
            x2193,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7343 = ctx._mul(
            x823,
            x7342,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7344 = ctx._mul(
            x7343,
            x6451,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7345 = ctx._add(
            x7341,
            x7344,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7346 = ctx._sub(
            x70,
            x823,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7347 = ctx._mul(
            x7346,
            x2193,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7348 = ctx._mul(
            x7347,
            x6451,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7349 = ctx._add(
            x7345,
            x7348,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7350 = ctx._mul(
            x7339,
            x6451,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7351 = ctx._add(
            x7349,
            x7350,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7352 = ctx._mul(
            x826,
            x2196,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7353 = ctx._sub(
            x70,
            x6452,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7354 = ctx._mul(
            x7352,
            x7353,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7355 = ctx._sub(
            x70,
            x2196,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7356 = ctx._mul(
            x826,
            x7355,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7357 = ctx._mul(
            x7356,
            x6452,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7358 = ctx._add(
            x7354,
            x7357,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7359 = ctx._sub(
            x70,
            x826,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7360 = ctx._mul(
            x7359,
            x2196,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7361 = ctx._mul(
            x7360,
            x6452,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7362 = ctx._add(
            x7358,
            x7361,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7363 = ctx._mul(
            x7352,
            x6452,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7364 = ctx._add(
            x7362,
            x7363,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7365 = ctx._mul(
            x829,
            x2199,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7366 = ctx._sub(
            x70,
            x6453,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7367 = ctx._mul(
            x7365,
            x7366,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7368 = ctx._sub(
            x70,
            x2199,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7369 = ctx._mul(
            x829,
            x7368,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7370 = ctx._mul(
            x7369,
            x6453,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7371 = ctx._add(
            x7367,
            x7370,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7372 = ctx._sub(
            x70,
            x829,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7373 = ctx._mul(
            x7372,
            x2199,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7374 = ctx._mul(
            x7373,
            x6453,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7375 = ctx._add(
            x7371,
            x7374,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7376 = ctx._mul(
            x7365,
            x6453,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7377 = ctx._add(
            x7375,
            x7376,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7378 = ctx._mul(
            x832,
            x2202,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7379 = ctx._sub(
            x70,
            x6454,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7380 = ctx._mul(
            x7378,
            x7379,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7381 = ctx._sub(
            x70,
            x2202,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7382 = ctx._mul(
            x832,
            x7381,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7383 = ctx._mul(
            x7382,
            x6454,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7384 = ctx._add(
            x7380,
            x7383,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7385 = ctx._sub(
            x70,
            x832,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7386 = ctx._mul(
            x7385,
            x2202,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7387 = ctx._mul(
            x7386,
            x6454,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7388 = ctx._add(
            x7384,
            x7387,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7389 = ctx._mul(
            x7378,
            x6454,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7390 = ctx._add(
            x7388,
            x7389,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7391 = ctx._mul(
            x6407,
            x2205,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7392 = ctx._sub(
            x70,
            x6455,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7393 = ctx._mul(
            x7391,
            x7392,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7394 = ctx._sub(
            x70,
            x2205,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7395 = ctx._mul(
            x6407,
            x7394,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7396 = ctx._mul(
            x7395,
            x6455,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7397 = ctx._add(
            x7393,
            x7396,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7398 = ctx._sub(
            x70,
            x6407,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7399 = ctx._mul(
            x7398,
            x2205,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7400 = ctx._mul(
            x7399,
            x6455,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7401 = ctx._add(
            x7397,
            x7400,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7402 = ctx._mul(
            x7391,
            x6455,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7403 = ctx._add(
            x7401,
            x7402,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7404 = ctx._mul(
            x6408,
            x2208,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7405 = ctx._sub(
            x70,
            x6456,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7406 = ctx._mul(
            x7404,
            x7405,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7407 = ctx._sub(
            x70,
            x2208,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7408 = ctx._mul(
            x6408,
            x7407,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7409 = ctx._mul(
            x7408,
            x6456,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7410 = ctx._add(
            x7406,
            x7409,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7411 = ctx._sub(
            x70,
            x6408,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7412 = ctx._mul(
            x7411,
            x2208,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7413 = ctx._mul(
            x7412,
            x6456,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7414 = ctx._add(
            x7410,
            x7413,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7415 = ctx._mul(
            x7404,
            x6456,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7416 = ctx._add(
            x7414,
            x7415,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7417 = ctx._mul(
            x6409,
            x2211,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7418 = ctx._sub(
            x70,
            x6457,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7419 = ctx._mul(
            x7417,
            x7418,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7420 = ctx._sub(
            x70,
            x2211,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7421 = ctx._mul(
            x6409,
            x7420,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7422 = ctx._mul(
            x7421,
            x6457,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7423 = ctx._add(
            x7419,
            x7422,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7424 = ctx._sub(
            x70,
            x6409,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7425 = ctx._mul(
            x7424,
            x2211,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7426 = ctx._mul(
            x7425,
            x6457,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7427 = ctx._add(
            x7423,
            x7426,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7428 = ctx._mul(
            x7417,
            x6457,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7429 = ctx._add(
            x7427,
            x7428,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7430 = ctx._mul(
            x6410,
            x6426,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7431 = ctx._sub(
            x70,
            x6458,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7432 = ctx._mul(
            x7430,
            x7431,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7433 = ctx._sub(
            x70,
            x6426,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7434 = ctx._mul(
            x6410,
            x7433,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7435 = ctx._mul(
            x7434,
            x6458,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7436 = ctx._add(
            x7432,
            x7435,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7437 = ctx._sub(
            x70,
            x6410,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7438 = ctx._mul(
            x7437,
            x6426,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7439 = ctx._mul(
            x7438,
            x6458,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7440 = ctx._add(
            x7436,
            x7439,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7441 = ctx._mul(
            x7430,
            x6458,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7442 = ctx._add(
            x7440,
            x7441,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7443 = ctx._mul(
            x6411,
            x6427,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7444 = ctx._sub(
            x70,
            x6459,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7445 = ctx._mul(
            x7443,
            x7444,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7446 = ctx._sub(
            x70,
            x6427,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7447 = ctx._mul(
            x6411,
            x7446,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7448 = ctx._mul(
            x7447,
            x6459,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7449 = ctx._add(
            x7445,
            x7448,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7450 = ctx._sub(
            x70,
            x6411,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7451 = ctx._mul(
            x7450,
            x6427,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7452 = ctx._mul(
            x7451,
            x6459,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7453 = ctx._add(
            x7449,
            x7452,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7454 = ctx._mul(
            x7443,
            x6459,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7455 = ctx._add(
            x7453,
            x7454,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7456 = ctx._mul(
            x6412,
            x6428,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7457 = ctx._sub(
            x70,
            x6460,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7458 = ctx._mul(
            x7456,
            x7457,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7459 = ctx._sub(
            x70,
            x6428,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7460 = ctx._mul(
            x6412,
            x7459,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7461 = ctx._mul(
            x7460,
            x6460,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7462 = ctx._add(
            x7458,
            x7461,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7463 = ctx._sub(
            x70,
            x6412,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7464 = ctx._mul(
            x7463,
            x6428,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7465 = ctx._mul(
            x7464,
            x6460,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7466 = ctx._add(
            x7462,
            x7465,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7467 = ctx._mul(
            x7456,
            x6460,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7468 = ctx._add(
            x7466,
            x7467,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7469 = ctx._mul(
            x6413,
            x6429,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7470 = ctx._sub(
            x70,
            x6461,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7471 = ctx._mul(
            x7469,
            x7470,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7472 = ctx._sub(
            x70,
            x6429,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7473 = ctx._mul(
            x6413,
            x7472,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7474 = ctx._mul(
            x7473,
            x6461,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7475 = ctx._add(
            x7471,
            x7474,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7476 = ctx._sub(
            x70,
            x6413,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7477 = ctx._mul(
            x7476,
            x6429,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7478 = ctx._mul(
            x7477,
            x6461,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7479 = ctx._add(
            x7475,
            x7478,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7480 = ctx._mul(
            x7469,
            x6461,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7481 = ctx._add(
            x7479,
            x7480,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7482 = ctx._mul(
            x6414,
            x6430,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7483 = ctx._sub(
            x70,
            x6462,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7484 = ctx._mul(
            x7482,
            x7483,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7485 = ctx._sub(
            x70,
            x6430,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7486 = ctx._mul(
            x6414,
            x7485,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7487 = ctx._mul(
            x7486,
            x6462,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7488 = ctx._add(
            x7484,
            x7487,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7489 = ctx._sub(
            x70,
            x6414,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7490 = ctx._mul(
            x7489,
            x6430,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7491 = ctx._mul(
            x7490,
            x6462,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7492 = ctx._add(
            x7488,
            x7491,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7493 = ctx._mul(
            x7482,
            x6462,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7494 = ctx._add(
            x7492,
            x7493,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7495 = ctx._mul(
            x6415,
            x6431,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7496 = ctx._sub(
            x70,
            x6463,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7497 = ctx._mul(
            x7495,
            x7496,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7498 = ctx._sub(
            x70,
            x6431,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7499 = ctx._mul(
            x6415,
            x7498,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7500 = ctx._mul(
            x7499,
            x6463,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7501 = ctx._add(
            x7497,
            x7500,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7502 = ctx._sub(
            x70,
            x6415,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7503 = ctx._mul(
            x7502,
            x6431,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7504 = ctx._mul(
            x7503,
            x6463,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7505 = ctx._add(
            x7501,
            x7504,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7506 = ctx._mul(
            x7495,
            x6463,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7507 = ctx._add(
            x7505,
            x7506,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7508 = ctx._mul(
            x6416,
            x6432,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7509 = ctx._sub(
            x70,
            x6464,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7510 = ctx._mul(
            x7508,
            x7509,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7511 = ctx._sub(
            x70,
            x6432,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7512 = ctx._mul(
            x6416,
            x7511,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7513 = ctx._mul(
            x7512,
            x6464,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7514 = ctx._add(
            x7510,
            x7513,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7515 = ctx._sub(
            x70,
            x6416,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7516 = ctx._mul(
            x7515,
            x6432,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7517 = ctx._mul(
            x7516,
            x6464,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7518 = ctx._add(
            x7514,
            x7517,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7519 = ctx._mul(
            x7508,
            x6464,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7520 = ctx._add(
            x7518,
            x7519,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7521 = ctx._mul(
            x6417,
            x6433,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7522 = ctx._sub(
            x70,
            x6465,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7523 = ctx._mul(
            x7521,
            x7522,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7524 = ctx._sub(
            x70,
            x6433,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7525 = ctx._mul(
            x6417,
            x7524,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7526 = ctx._mul(
            x7525,
            x6465,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7527 = ctx._add(
            x7523,
            x7526,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7528 = ctx._sub(
            x70,
            x6417,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7529 = ctx._mul(
            x7528,
            x6433,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7530 = ctx._mul(
            x7529,
            x6465,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7531 = ctx._add(
            x7527,
            x7530,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7532 = ctx._mul(
            x7521,
            x6465,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7533 = ctx._add(
            x7531,
            x7532,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7534 = ctx._mul(
            x6418,
            x6434,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7535 = ctx._sub(
            x70,
            x6466,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7536 = ctx._mul(
            x7534,
            x7535,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7537 = ctx._sub(
            x70,
            x6434,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7538 = ctx._mul(
            x6418,
            x7537,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7539 = ctx._mul(
            x7538,
            x6466,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7540 = ctx._add(
            x7536,
            x7539,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7541 = ctx._sub(
            x70,
            x6418,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7542 = ctx._mul(
            x7541,
            x6434,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7543 = ctx._mul(
            x7542,
            x6466,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7544 = ctx._add(
            x7540,
            x7543,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7545 = ctx._mul(
            x7534,
            x6466,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7546 = ctx._add(
            x7544,
            x7545,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7547 = ctx._mul(
            x6419,
            x6435,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7548 = ctx._sub(
            x70,
            x6467,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7549 = ctx._mul(
            x7547,
            x7548,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7550 = ctx._sub(
            x70,
            x6435,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7551 = ctx._mul(
            x6419,
            x7550,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7552 = ctx._mul(
            x7551,
            x6467,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7553 = ctx._add(
            x7549,
            x7552,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7554 = ctx._sub(
            x70,
            x6419,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7555 = ctx._mul(
            x7554,
            x6435,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7556 = ctx._mul(
            x7555,
            x6467,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7557 = ctx._add(
            x7553,
            x7556,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7558 = ctx._mul(
            x7547,
            x6467,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7559 = ctx._add(
            x7557,
            x7558,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7560 = ctx._mul(
            x6420,
            x6436,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7561 = ctx._sub(
            x70,
            x6468,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7562 = ctx._mul(
            x7560,
            x7561,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7563 = ctx._sub(
            x70,
            x6436,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7564 = ctx._mul(
            x6420,
            x7563,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7565 = ctx._mul(
            x7564,
            x6468,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7566 = ctx._add(
            x7562,
            x7565,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7567 = ctx._sub(
            x70,
            x6420,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7568 = ctx._mul(
            x7567,
            x6436,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7569 = ctx._mul(
            x7568,
            x6468,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7570 = ctx._add(
            x7566,
            x7569,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7571 = ctx._mul(
            x7560,
            x6468,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7572 = ctx._add(
            x7570,
            x7571,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7573 = ctx._mul(
            x6421,
            x6437,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7574 = ctx._sub(
            x70,
            x6469,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7575 = ctx._mul(
            x7573,
            x7574,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7576 = ctx._sub(
            x70,
            x6437,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7577 = ctx._mul(
            x6421,
            x7576,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7578 = ctx._mul(
            x7577,
            x6469,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7579 = ctx._add(
            x7575,
            x7578,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7580 = ctx._sub(
            x70,
            x6421,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7581 = ctx._mul(
            x7580,
            x6437,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7582 = ctx._mul(
            x7581,
            x6469,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7583 = ctx._add(
            x7579,
            x7582,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7584 = ctx._mul(
            x7573,
            x6469,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7585 = ctx._add(
            x7583,
            x7584,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7586 = ctx._mul(
            x6422,
            x6438,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7587 = ctx._sub(
            x70,
            x6470,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7588 = ctx._mul(
            x7586,
            x7587,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7589 = ctx._sub(
            x70,
            x6438,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7590 = ctx._mul(
            x6422,
            x7589,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7591 = ctx._mul(
            x7590,
            x6470,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7592 = ctx._add(
            x7588,
            x7591,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7593 = ctx._sub(
            x70,
            x6422,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7594 = ctx._mul(
            x7593,
            x6438,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7595 = ctx._mul(
            x7594,
            x6470,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7596 = ctx._add(
            x7592,
            x7595,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7597 = ctx._mul(
            x7586,
            x6470,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7598 = ctx._add(
            x7596,
            x7597,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7599 = ctx._mul(
            x6423,
            x6439,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7600 = ctx._sub(
            x70,
            x6471,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7601 = ctx._mul(
            x7599,
            x7600,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7602 = ctx._sub(
            x70,
            x6439,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7603 = ctx._mul(
            x6423,
            x7602,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7604 = ctx._mul(
            x7603,
            x6471,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7605 = ctx._add(
            x7601,
            x7604,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7606 = ctx._sub(
            x70,
            x6423,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7607 = ctx._mul(
            x7606,
            x6439,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7608 = ctx._mul(
            x7607,
            x6471,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7609 = ctx._add(
            x7605,
            x7608,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7610 = ctx._mul(
            x7599,
            x6471,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7611 = ctx._add(
            x7609,
            x7610,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7612 = ctx._mul(
            x6424,
            x6440,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7613 = ctx._sub(
            x70,
            x6472,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7614 = ctx._mul(
            x7612,
            x7613,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7615 = ctx._sub(
            x70,
            x6440,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7616 = ctx._mul(
            x6424,
            x7615,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7617 = ctx._mul(
            x7616,
            x6472,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7618 = ctx._add(
            x7614,
            x7617,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7619 = ctx._sub(
            x70,
            x6424,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7620 = ctx._mul(
            x7619,
            x6440,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7621 = ctx._mul(
            x7620,
            x6472,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7622 = ctx._add(
            x7618,
            x7621,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7623 = ctx._mul(
            x7612,
            x6472,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7624 = ctx._add(
            x7622,
            x7623,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7625 = ctx._mul(
            x6425,
            x6441,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7626 = ctx._sub(
            x70,
            x6473,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7627 = ctx._mul(
            x7625,
            x7626,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7628 = ctx._sub(
            x70,
            x6441,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7629 = ctx._mul(
            x6425,
            x7628,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7630 = ctx._mul(
            x7629,
            x6473,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7631 = ctx._add(
            x7627,
            x7630,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7632 = ctx._sub(
            x70,
            x6425,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7633 = ctx._mul(
            x7632,
            x6441,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7634 = ctx._mul(
            x7633,
            x6473,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7635 = ctx._add(
            x7631,
            x7634,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:65",
        );
        let x7636 = ctx._mul(
            x7625,
            x6473,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7637 = ctx._add(
            x7635,
            x7636,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:66",
        );
        let x7638 = ctx._mul(
            x7247,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7639 = ctx._add(
            x7234,
            x7638,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7640 = ctx._mul(
            x7260,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7641 = ctx._add(
            x7639,
            x7640,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7642 = ctx._mul(
            x7273,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7643 = ctx._add(
            x7641,
            x7642,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7644 = ctx._mul(
            x7286,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7645 = ctx._add(
            x7643,
            x7644,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7646 = ctx._mul(
            x7299,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7647 = ctx._add(
            x7645,
            x7646,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7648 = ctx._mul(
            x7312,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7649 = ctx._add(
            x7647,
            x7648,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7650 = ctx._mul(
            x7325,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7651 = ctx._add(
            x7649,
            x7650,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7652 = ctx._mul(
            x7338,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7653 = ctx._add(
            x7651,
            x7652,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7654 = ctx._mul(
            x7351,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7655 = ctx._add(
            x7653,
            x7654,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7656 = ctx._mul(
            x7364,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7657 = ctx._add(
            x7655,
            x7656,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7658 = ctx._mul(
            x7377,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7659 = ctx._add(
            x7657,
            x7658,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7660 = ctx._mul(
            x7390,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7661 = ctx._add(
            x7659,
            x7660,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7662 = ctx._mul(
            x7403,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7663 = ctx._add(
            x7661,
            x7662,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7664 = ctx._mul(
            x7416,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7665 = ctx._add(
            x7663,
            x7664,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7666 = ctx._mul(
            x7429,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7667 = ctx._add(
            x7665,
            x7666,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7668 = ctx._mul(
            x7455,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7669 = ctx._add(
            x7442,
            x7668,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7670 = ctx._mul(
            x7468,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7671 = ctx._add(
            x7669,
            x7670,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7672 = ctx._mul(
            x7481,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7673 = ctx._add(
            x7671,
            x7672,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7674 = ctx._mul(
            x7494,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7675 = ctx._add(
            x7673,
            x7674,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7676 = ctx._mul(
            x7507,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7677 = ctx._add(
            x7675,
            x7676,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7678 = ctx._mul(
            x7520,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7679 = ctx._add(
            x7677,
            x7678,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7680 = ctx._mul(
            x7533,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7681 = ctx._add(
            x7679,
            x7680,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7682 = ctx._mul(
            x7546,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7683 = ctx._add(
            x7681,
            x7682,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7684 = ctx._mul(
            x7559,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7685 = ctx._add(
            x7683,
            x7684,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7686 = ctx._mul(
            x7572,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7687 = ctx._add(
            x7685,
            x7686,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7688 = ctx._mul(
            x7585,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7689 = ctx._add(
            x7687,
            x7688,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7690 = ctx._mul(
            x7598,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7691 = ctx._add(
            x7689,
            x7690,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7692 = ctx._mul(
            x7611,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7693 = ctx._add(
            x7691,
            x7692,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7694 = ctx._mul(
            x7624,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7695 = ctx._add(
            x7693,
            x7694,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7696 = ctx._mul(
            x7637,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7697 = ctx._add(
            x7695,
            x7696,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7698 = ctx._add(x7220, x7667, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7699 = ctx._add(x7221, x7697, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7700 = ctx._mul(
            x6653,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7701 = ctx._add(
            x6650,
            x7700,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7702 = ctx._mul(
            x6656,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7703 = ctx._add(
            x7701,
            x7702,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7704 = ctx._mul(
            x6659,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7705 = ctx._add(
            x7703,
            x7704,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7706 = ctx._mul(
            x6662,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7707 = ctx._add(
            x7705,
            x7706,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7708 = ctx._mul(
            x6665,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7709 = ctx._add(
            x7707,
            x7708,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7710 = ctx._mul(
            x6668,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7711 = ctx._add(
            x7709,
            x7710,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7712 = ctx._mul(
            x6671,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7713 = ctx._add(
            x7711,
            x7712,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7714 = ctx._mul(
            x6674,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7715 = ctx._add(
            x7713,
            x7714,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7716 = ctx._mul(
            x6677,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7717 = ctx._add(
            x7715,
            x7716,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7718 = ctx._mul(
            x6680,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7719 = ctx._add(
            x7717,
            x7718,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7720 = ctx._mul(
            x6683,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7721 = ctx._add(
            x7719,
            x7720,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7722 = ctx._mul(
            x6686,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7723 = ctx._add(
            x7721,
            x7722,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7724 = ctx._mul(
            x6689,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7725 = ctx._add(
            x7723,
            x7724,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7726 = ctx._mul(
            x6692,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7727 = ctx._add(
            x7725,
            x7726,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7728 = ctx._mul(
            x6695,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7729 = ctx._add(
            x7727,
            x7728,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7730 = ctx._mul(
            x6701,
            x1,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7731 = ctx._add(
            x6698,
            x7730,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7732 = ctx._mul(
            x6704,
            x3,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7733 = ctx._add(
            x7731,
            x7732,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7734 = ctx._mul(
            x6707,
            x6,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7735 = ctx._add(
            x7733,
            x7734,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7736 = ctx._mul(
            x6710,
            x11,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7737 = ctx._add(
            x7735,
            x7736,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7738 = ctx._mul(
            x6713,
            x26,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7739 = ctx._add(
            x7737,
            x7738,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7740 = ctx._mul(
            x6716,
            x12,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7741 = ctx._add(
            x7739,
            x7740,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7742 = ctx._mul(
            x6719,
            x27,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7743 = ctx._add(
            x7741,
            x7742,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7744 = ctx._mul(
            x6722,
            x13,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7745 = ctx._add(
            x7743,
            x7744,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7746 = ctx._mul(
            x6725,
            x28,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7747 = ctx._add(
            x7745,
            x7746,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7748 = ctx._mul(
            x6728,
            x14,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7749 = ctx._add(
            x7747,
            x7748,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7750 = ctx._mul(
            x6731,
            x29,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7751 = ctx._add(
            x7749,
            x7750,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7752 = ctx._mul(
            x6734,
            x15,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7753 = ctx._add(
            x7751,
            x7752,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7754 = ctx._mul(
            x6737,
            x30,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7755 = ctx._add(
            x7753,
            x7754,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7756 = ctx._mul(
            x6740,
            x16,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7757 = ctx._add(
            x7755,
            x7756,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7758 = ctx._mul(
            x6743,
            x31,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7759 = ctx._add(
            x7757,
            x7758,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:85",
        );
        let x7760 = ctx._add(x7698, x7729, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7761 = ctx._add(x7699, x7759, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7762 = ctx._sub(
            x1409,
            x7760,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:360",
        );
        let x7763 = ctx._and_eqz(
            x6406,
            x7762,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:360",
        );
        let x7764 = ctx._sub(
            x1412,
            x7761,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:360",
        );
        let x7765 = ctx._and_eqz(
            x7763,
            x7764,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:360",
        );
        let x7766 = ctx._add(x7220, x4942, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7767 = ctx._add(x7221, x4988, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x7768 = ctx._sub(
            x1415,
            x7766,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:361",
        );
        let x7769 = ctx._and_eqz(
            x7765,
            x7768,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:361",
        );
        let x7770 = ctx._sub(
            x1418,
            x7767,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:361",
        );
        let x7771 = ctx._and_eqz(
            x7769,
            x7770,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:361",
        );
        let x7772 = ctx._mul(x995, x1, "external/risc0/risc0/zkvm/circuit/types.h:140");
        let x7773 = ctx._add(
            x1121,
            x7772,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x7774 = ctx._mul(x996, x3, "external/risc0/risc0/zkvm/circuit/types.h:140");
        let x7775 = ctx._add(
            x7773,
            x7774,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x7776 = ctx._sub(
            x5396,
            x7775,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x7777 = ctx._mul(x7776, x67, "external/risc0/risc0/zkvm/circuit/types.h:140");
        let x7778 = ctx._and_eqz(
            x7771,
            x7777,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x7779 = ctx._add(
            x1412,
            x7775,
            "external/risc0/risc0/zkvm/circuit/types.h:142",
        );
        let x7780 = ctx._sub(x7779, x900, "external/risc0/risc0/zkvm/circuit/types.h:142");
        let x7781 = ctx._mul(x7780, x32, "external/risc0/risc0/zkvm/circuit/types.h:142");
        let x7782 = ctx._mul(x1002, x1, "external/risc0/risc0/zkvm/circuit/types.h:141");
        let x7783 = ctx._add(x999, x7782, "external/risc0/risc0/zkvm/circuit/types.h:141");
        let x7784 = ctx._mul(x1005, x3, "external/risc0/risc0/zkvm/circuit/types.h:141");
        let x7785 = ctx._add(
            x7783,
            x7784,
            "external/risc0/risc0/zkvm/circuit/types.h:141",
        );
        let x7786 = ctx._sub(
            x7781,
            x7785,
            "external/risc0/risc0/zkvm/circuit/types.h:141",
        );
        let x7787 = ctx._mul(x7786, x67, "external/risc0/risc0/zkvm/circuit/types.h:141");
        let x7788 = ctx._and_eqz(
            x7778,
            x7787,
            "external/risc0/risc0/zkvm/circuit/types.h:141",
        );
        let x7789 = ctx._mul(x1040, x3, "external/risc0/risc0/zkvm/circuit/types.h:140");
        let x7790 = ctx._add(
            x3887,
            x7789,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x7791 = ctx._sub(
            x5405,
            x7790,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x7792 = ctx._mul(x7791, x67, "external/risc0/risc0/zkvm/circuit/types.h:140");
        let x7793 = ctx._and_eqz(
            x7788,
            x7792,
            "external/risc0/risc0/zkvm/circuit/types.h:140",
        );
        let x7794 = ctx._add(
            x1418,
            x7790,
            "external/risc0/risc0/zkvm/circuit/types.h:142",
        );
        let x7795 = ctx._sub(
            x7794,
            x2289,
            "external/risc0/risc0/zkvm/circuit/types.h:142",
        );
        let x7796 = ctx._mul(x7795, x32, "external/risc0/risc0/zkvm/circuit/types.h:142");
        let x7797 = ctx._mul(x1033, x3, "external/risc0/risc0/zkvm/circuit/types.h:141");
        let x7798 = ctx._add(
            x1032,
            x7797,
            "external/risc0/risc0/zkvm/circuit/types.h:141",
        );
        let x7799 = ctx._sub(
            x7796,
            x7798,
            "external/risc0/risc0/zkvm/circuit/types.h:141",
        );
        let x7800 = ctx._mul(x7799, x67, "external/risc0/risc0/zkvm/circuit/types.h:141");
        let x7801 = ctx._and_eqz(
            x7793,
            x7800,
            "external/risc0/risc0/zkvm/circuit/types.h:141",
        );
        let x7802 = ctx._and_eqz(
            x71,
            x5175,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:414",
        );
        let x7803 = ctx._and_cond(
            x7801,
            x169,
            x7802,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:413",
        );
        let x7804 = ctx._and_cond(
            x7803,
            x166,
            x4889,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:416",
        );
        let x7805 = ctx._and_eqz(
            x7804,
            x410,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7806 = ctx._and_eqz(
            x7805,
            x417,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7807 = ctx._and_eqz(
            x7806,
            x424,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7808 = ctx._and_eqz(
            x7807,
            x431,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7809 = ctx._and_eqz(
            x7808,
            x438,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7810 = ctx._and_eqz(
            x7809,
            x445,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7811 = ctx._and_eqz(
            x7810,
            x452,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7812 = ctx._and_eqz(
            x7811,
            x459,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7813 = ctx._and_eqz(
            x7812,
            x466,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7814 = ctx._and_eqz(
            x7813,
            x473,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7815 = ctx._and_eqz(
            x7814,
            x480,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7816 = ctx._and_eqz(
            x7815,
            x487,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7817 = ctx._and_eqz(
            x7816,
            x494,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7818 = ctx._and_eqz(
            x7817,
            x501,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7819 = ctx._and_eqz(
            x7818,
            x508,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7820 = ctx._and_eqz(
            x7819,
            x515,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7821 = ctx._and_eqz(
            x7820,
            x523,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7822 = ctx._and_eqz(
            x7821,
            x530,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7823 = ctx._and_eqz(
            x7822,
            x537,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7824 = ctx._and_eqz(
            x7823,
            x544,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7825 = ctx._and_eqz(
            x7824,
            x551,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7826 = ctx._and_eqz(
            x7825,
            x558,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7827 = ctx._and_eqz(
            x7826,
            x565,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7828 = ctx._and_eqz(
            x7827,
            x572,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7829 = ctx._and_eqz(
            x7828,
            x580,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7830 = ctx._and_eqz(
            x7829,
            x587,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7831 = ctx._and_eqz(
            x7830,
            x594,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7832 = ctx._and_eqz(
            x7831,
            x601,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7833 = ctx._and_eqz(
            x7832,
            x608,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7834 = ctx._and_eqz(
            x7833,
            x615,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7835 = ctx._and_eqz(
            x7834,
            x622,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7836 = ctx._and_eqz(
            x7835,
            x629,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7837 = ctx._and_eqz(
            x7836,
            x1865,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7838 = ctx._and_eqz(
            x7837,
            x1868,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7839 = ctx._and_eqz(
            x7838,
            x1871,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7840 = ctx._and_eqz(
            x7839,
            x1874,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7841 = ctx._and_eqz(
            x7840,
            x1877,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7842 = ctx._and_eqz(
            x7841,
            x1880,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7843 = ctx._and_eqz(
            x7842,
            x1883,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7844 = ctx._and_eqz(
            x7843,
            x1886,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7845 = ctx._and_eqz(
            x7844,
            x1889,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7846 = ctx._and_eqz(
            x7845,
            x1892,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7847 = ctx._and_eqz(
            x7846,
            x1895,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7848 = ctx._and_eqz(
            x7847,
            x1898,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7849 = ctx._and_eqz(
            x7848,
            x1901,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7850 = ctx._and_eqz(
            x7849,
            x1904,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7851 = ctx._and_eqz(
            x7850,
            x1907,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7852 = ctx._and_eqz(
            x7851,
            x1910,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7853 = ctx._and_eqz(
            x7852,
            x1913,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7854 = ctx._and_eqz(
            x7853,
            x1916,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7855 = ctx._and_eqz(
            x7854,
            x1919,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7856 = ctx._and_eqz(
            x7855,
            x1922,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7857 = ctx._and_eqz(
            x7856,
            x1925,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7858 = ctx._and_eqz(
            x7857,
            x1928,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7859 = ctx._and_eqz(
            x7858,
            x1931,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7860 = ctx._and_eqz(
            x7859,
            x1934,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7861 = ctx._and_eqz(
            x7860,
            x1937,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7862 = ctx._and_eqz(
            x7861,
            x1940,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7863 = ctx._and_eqz(
            x7862,
            x1943,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7864 = ctx._and_eqz(
            x7863,
            x1946,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7865 = ctx._and_eqz(
            x7864,
            x1949,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7866 = ctx._and_eqz(
            x7865,
            x1952,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7867 = ctx._and_eqz(
            x7866,
            x1955,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7868 = ctx._and_eqz(
            x7867,
            x1958,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7869 = ctx._and_eqz(
            x7868,
            x2936,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7870 = ctx._and_eqz(
            x7869,
            x2939,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7871 = ctx._and_eqz(
            x7870,
            x2942,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7872 = ctx._and_eqz(
            x7871,
            x2945,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7873 = ctx._and_eqz(
            x7872,
            x2948,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7874 = ctx._and_eqz(
            x7873,
            x2951,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7875 = ctx._and_eqz(
            x7874,
            x2954,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7876 = ctx._and_eqz(
            x7875,
            x2957,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7877 = ctx._and_eqz(
            x7876,
            x1994,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7878 = ctx._and_eqz(
            x7877,
            x1997,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7879 = ctx._and_eqz(
            x7878,
            x2000,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7880 = ctx._and_eqz(
            x7879,
            x2003,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7881 = ctx._and_eqz(
            x7880,
            x2006,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7882 = ctx._and_eqz(
            x7881,
            x2009,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7883 = ctx._and_eqz(
            x7882,
            x2012,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7884 = ctx._and_eqz(
            x7883,
            x2015,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7885 = ctx._and_eqz(
            x7884,
            x2027,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7886 = ctx._and_eqz(
            x7885,
            x2030,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7887 = ctx._and_eqz(
            x7886,
            x2033,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7888 = ctx._and_eqz(
            x7887,
            x2036,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7889 = ctx._and_eqz(
            x7888,
            x2039,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7890 = ctx._and_eqz(
            x7889,
            x2042,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7891 = ctx._and_eqz(
            x7890,
            x2045,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7892 = ctx._and_eqz(
            x7891,
            x2048,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7893 = ctx._and_eqz(
            x7892,
            x2060,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7894 = ctx._and_eqz(
            x7893,
            x2063,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7895 = ctx._and_eqz(
            x7894,
            x2066,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7896 = ctx._and_eqz(
            x7895,
            x2069,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7897 = ctx._and_eqz(
            x7896,
            x2072,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7898 = ctx._and_eqz(
            x7897,
            x2075,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7899 = ctx._and_eqz(
            x7898,
            x2078,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7900 = ctx._and_eqz(
            x7899,
            x2081,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7901 = ctx._and_eqz(
            x7900,
            x2126,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7902 = ctx._and_eqz(
            x7901,
            x2129,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7903 = ctx._and_eqz(
            x7902,
            x2132,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7904 = ctx._and_eqz(
            x7903,
            x2135,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:54",
        );
        let x7905 = ctx._and_eqz(
            x7904,
            x2093,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:374",
        );
        let x7906 = ctx._and_eqz(
            x7905,
            x2096,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:374",
        );
        let x7907 = ctx._and_eqz(
            x7906,
            x2099,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:374",
        );
        let x7908 = ctx._and_eqz(
            x7907,
            x2102,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:375",
        );
        let x7909 = ctx._and_eqz(
            x7908,
            x2105,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:375",
        );
        let x7910 = ctx._and_eqz(
            x7909,
            x2108,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:375",
        );
        let x7911 = ctx._and_eqz(
            x7910,
            x2111,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:376",
        );
        let x7912 = ctx._and_eqz(
            x7911,
            x2114,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:376",
        );
        let x7913 = ctx._and_eqz(
            x7912,
            x2143,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:376",
        );
        let x7914 = ctx._and_eqz(
            x7913,
            x2146,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:377",
        );
        let x7915 = ctx._and_eqz(
            x7914,
            x2149,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:377",
        );
        let x7916 = ctx._and_eqz(
            x7915,
            x2152,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:377",
        );
        let x7917 = ctx._and_eqz(
            x7916,
            x2160,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:378",
        );
        let x7918 = ctx._and_eqz(
            x7917,
            x2163,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:378",
        );
        let x7919 = ctx._and_eqz(
            x7918,
            x2993,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:379",
        );
        let x7920 = ctx._and_eqz(
            x7919,
            x5115,
            "external/risc0/risc0/zkvm/circuit/sha_cycle.cpp:379",
        );
        let x7921 = ctx._and_cond(
            x5547,
            x103,
            x7920,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:144",
        );
        let x7922 = ctx._and_cond(
            x7921,
            x106,
            x77,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:149",
        );
        let x7923 = ctx._and_eqz(
            x7922,
            x414,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7924 = ctx._and_eqz(
            x7923,
            x421,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7925 = ctx._and_eqz(
            x7924,
            x428,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7926 = ctx._and_eqz(
            x7925,
            x435,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7927 = ctx._and_eqz(
            x7926,
            x442,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7928 = ctx._and_eqz(
            x7927,
            x449,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7929 = ctx._and_eqz(
            x7928,
            x456,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7930 = ctx._and_eqz(
            x7929,
            x463,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7931 = ctx._and_eqz(
            x7930,
            x470,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7932 = ctx._and_eqz(
            x7931,
            x477,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7933 = ctx._and_eqz(
            x7932,
            x484,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7934 = ctx._and_eqz(
            x7933,
            x491,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7935 = ctx._and_eqz(
            x7934,
            x498,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7936 = ctx._and_eqz(
            x7935,
            x505,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7937 = ctx._and_eqz(
            x7936,
            x512,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7938 = ctx._and_eqz(
            x7937,
            x519,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7939 = ctx._and_eqz(
            x7938,
            x527,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7940 = ctx._and_eqz(
            x7939,
            x534,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7941 = ctx._and_eqz(
            x7940,
            x541,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7942 = ctx._and_eqz(
            x7941,
            x548,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7943 = ctx._and_eqz(
            x7942,
            x555,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7944 = ctx._and_eqz(
            x7943,
            x562,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7945 = ctx._and_eqz(
            x7944,
            x569,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7946 = ctx._and_eqz(
            x7945,
            x576,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7947 = ctx._and_eqz(
            x7946,
            x584,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7948 = ctx._and_eqz(
            x7947,
            x591,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7949 = ctx._and_eqz(
            x7948,
            x598,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7950 = ctx._and_eqz(
            x7949,
            x605,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7951 = ctx._and_eqz(
            x7950,
            x612,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7952 = ctx._and_eqz(
            x7951,
            x619,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7953 = ctx._and_eqz(
            x7952,
            x626,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7954 = ctx._and_eqz(
            x7953,
            x633,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7955 = ctx._sub(x281, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7956 = ctx._mul(
            x1865,
            x7955,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7957 = ctx._sub(x281, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7958 = ctx._mul(
            x7956,
            x7957,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7959 = ctx._and_eqz(
            x7954,
            x7958,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7960 = ctx._sub(x283, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7961 = ctx._mul(
            x1868,
            x7960,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7962 = ctx._sub(x283, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7963 = ctx._mul(
            x7961,
            x7962,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7964 = ctx._and_eqz(
            x7959,
            x7963,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7965 = ctx._sub(x285, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7966 = ctx._mul(
            x1871,
            x7965,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7967 = ctx._sub(x285, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7968 = ctx._mul(
            x7966,
            x7967,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7969 = ctx._and_eqz(
            x7964,
            x7968,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7970 = ctx._sub(x287, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7971 = ctx._mul(
            x1874,
            x7970,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7972 = ctx._sub(x287, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7973 = ctx._mul(
            x7971,
            x7972,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7974 = ctx._and_eqz(
            x7969,
            x7973,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7975 = ctx._sub(x289, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7976 = ctx._mul(
            x1877,
            x7975,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7977 = ctx._sub(x289, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7978 = ctx._mul(
            x7976,
            x7977,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7979 = ctx._and_eqz(
            x7974,
            x7978,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7980 = ctx._sub(x291, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7981 = ctx._mul(
            x1880,
            x7980,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7982 = ctx._sub(x291, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7983 = ctx._mul(
            x7981,
            x7982,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7984 = ctx._and_eqz(
            x7979,
            x7983,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7985 = ctx._sub(x293, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7986 = ctx._mul(
            x1883,
            x7985,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7987 = ctx._sub(x293, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7988 = ctx._mul(
            x7986,
            x7987,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7989 = ctx._and_eqz(
            x7984,
            x7988,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7990 = ctx._sub(x295, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7991 = ctx._mul(
            x1886,
            x7990,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7992 = ctx._sub(x295, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7993 = ctx._mul(
            x7991,
            x7992,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7994 = ctx._and_eqz(
            x7989,
            x7993,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7995 = ctx._sub(x297, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7996 = ctx._mul(
            x1889,
            x7995,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7997 = ctx._sub(x297, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x7998 = ctx._mul(
            x7996,
            x7997,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x7999 = ctx._and_eqz(
            x7994,
            x7998,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8000 = ctx._sub(x299, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8001 = ctx._mul(
            x1892,
            x8000,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8002 = ctx._sub(x299, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8003 = ctx._mul(
            x8001,
            x8002,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8004 = ctx._and_eqz(
            x7999,
            x8003,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8005 = ctx._sub(x301, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8006 = ctx._mul(
            x1895,
            x8005,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8007 = ctx._sub(x301, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8008 = ctx._mul(
            x8006,
            x8007,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8009 = ctx._and_eqz(
            x8004,
            x8008,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8010 = ctx._sub(x303, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8011 = ctx._mul(
            x1898,
            x8010,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8012 = ctx._sub(x303, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8013 = ctx._mul(
            x8011,
            x8012,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8014 = ctx._and_eqz(
            x8009,
            x8013,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8015 = ctx._sub(x305, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8016 = ctx._mul(
            x1901,
            x8015,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8017 = ctx._sub(x305, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8018 = ctx._mul(
            x8016,
            x8017,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8019 = ctx._and_eqz(
            x8014,
            x8018,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8020 = ctx._sub(x307, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8021 = ctx._mul(
            x1904,
            x8020,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8022 = ctx._sub(x307, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8023 = ctx._mul(
            x8021,
            x8022,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8024 = ctx._and_eqz(
            x8019,
            x8023,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8025 = ctx._sub(x309, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8026 = ctx._mul(
            x1907,
            x8025,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8027 = ctx._sub(x309, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8028 = ctx._mul(
            x8026,
            x8027,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8029 = ctx._and_eqz(
            x8024,
            x8028,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8030 = ctx._sub(x311, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8031 = ctx._mul(
            x1910,
            x8030,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8032 = ctx._sub(x311, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8033 = ctx._mul(
            x8031,
            x8032,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8034 = ctx._and_eqz(
            x8029,
            x8033,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8035 = ctx._sub(x313, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8036 = ctx._mul(
            x1913,
            x8035,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8037 = ctx._sub(x313, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8038 = ctx._mul(
            x8036,
            x8037,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8039 = ctx._and_eqz(
            x8034,
            x8038,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8040 = ctx._sub(x315, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8041 = ctx._mul(
            x1916,
            x8040,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8042 = ctx._sub(x315, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8043 = ctx._mul(
            x8041,
            x8042,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8044 = ctx._and_eqz(
            x8039,
            x8043,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8045 = ctx._sub(x317, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8046 = ctx._mul(
            x1919,
            x8045,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8047 = ctx._sub(x317, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8048 = ctx._mul(
            x8046,
            x8047,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8049 = ctx._and_eqz(
            x8044,
            x8048,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8050 = ctx._sub(x319, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8051 = ctx._mul(
            x1922,
            x8050,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8052 = ctx._sub(x319, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8053 = ctx._mul(
            x8051,
            x8052,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8054 = ctx._and_eqz(
            x8049,
            x8053,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8055 = ctx._sub(x321, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8056 = ctx._mul(
            x1925,
            x8055,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8057 = ctx._sub(x321, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8058 = ctx._mul(
            x8056,
            x8057,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8059 = ctx._and_eqz(
            x8054,
            x8058,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8060 = ctx._sub(x323, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8061 = ctx._mul(
            x1928,
            x8060,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8062 = ctx._sub(x323, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8063 = ctx._mul(
            x8061,
            x8062,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8064 = ctx._and_eqz(
            x8059,
            x8063,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8065 = ctx._sub(x325, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8066 = ctx._mul(
            x1931,
            x8065,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8067 = ctx._sub(x325, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8068 = ctx._mul(
            x8066,
            x8067,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8069 = ctx._and_eqz(
            x8064,
            x8068,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8070 = ctx._sub(x327, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8071 = ctx._mul(
            x1934,
            x8070,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8072 = ctx._sub(x327, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8073 = ctx._mul(
            x8071,
            x8072,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8074 = ctx._and_eqz(
            x8069,
            x8073,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8075 = ctx._sub(x329, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8076 = ctx._mul(
            x1937,
            x8075,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8077 = ctx._sub(x329, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8078 = ctx._mul(
            x8076,
            x8077,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8079 = ctx._and_eqz(
            x8074,
            x8078,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8080 = ctx._sub(x331, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8081 = ctx._mul(
            x1940,
            x8080,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8082 = ctx._sub(x331, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8083 = ctx._mul(
            x8081,
            x8082,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8084 = ctx._and_eqz(
            x8079,
            x8083,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8085 = ctx._sub(x333, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8086 = ctx._mul(
            x1943,
            x8085,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8087 = ctx._sub(x333, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8088 = ctx._mul(
            x8086,
            x8087,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8089 = ctx._and_eqz(
            x8084,
            x8088,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8090 = ctx._sub(x335, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8091 = ctx._mul(
            x1946,
            x8090,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8092 = ctx._sub(x335, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8093 = ctx._mul(
            x8091,
            x8092,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8094 = ctx._and_eqz(
            x8089,
            x8093,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8095 = ctx._sub(x337, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8096 = ctx._mul(
            x1949,
            x8095,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8097 = ctx._sub(x337, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8098 = ctx._mul(
            x8096,
            x8097,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8099 = ctx._and_eqz(
            x8094,
            x8098,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8100 = ctx._sub(x339, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8101 = ctx._mul(
            x1952,
            x8100,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8102 = ctx._sub(x339, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8103 = ctx._mul(
            x8101,
            x8102,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8104 = ctx._and_eqz(
            x8099,
            x8103,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8105 = ctx._sub(x341, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8106 = ctx._mul(
            x1955,
            x8105,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8107 = ctx._sub(x341, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8108 = ctx._mul(
            x8106,
            x8107,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8109 = ctx._and_eqz(
            x8104,
            x8108,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8110 = ctx._sub(x343, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8111 = ctx._mul(
            x1958,
            x8110,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8112 = ctx._sub(x343, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8113 = ctx._mul(
            x8111,
            x8112,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8114 = ctx._and_eqz(
            x8109,
            x8113,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8115 = ctx._sub(x345, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8116 = ctx._mul(
            x2936,
            x8115,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8117 = ctx._sub(x345, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8118 = ctx._mul(
            x8116,
            x8117,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8119 = ctx._and_eqz(
            x8114,
            x8118,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8120 = ctx._sub(x347, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8121 = ctx._mul(
            x2939,
            x8120,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8122 = ctx._sub(x347, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8123 = ctx._mul(
            x8121,
            x8122,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8124 = ctx._and_eqz(
            x8119,
            x8123,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8125 = ctx._sub(x349, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8126 = ctx._mul(
            x2942,
            x8125,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8127 = ctx._sub(x349, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8128 = ctx._mul(
            x8126,
            x8127,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8129 = ctx._and_eqz(
            x8124,
            x8128,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8130 = ctx._sub(x351, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8131 = ctx._mul(
            x2945,
            x8130,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8132 = ctx._sub(x351, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8133 = ctx._mul(
            x8131,
            x8132,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8134 = ctx._and_eqz(
            x8129,
            x8133,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8135 = ctx._sub(x353, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8136 = ctx._mul(
            x2948,
            x8135,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8137 = ctx._sub(x353, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8138 = ctx._mul(
            x8136,
            x8137,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8139 = ctx._and_eqz(
            x8134,
            x8138,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8140 = ctx._sub(x355, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8141 = ctx._mul(
            x2951,
            x8140,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8142 = ctx._sub(x355, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8143 = ctx._mul(
            x8141,
            x8142,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8144 = ctx._and_eqz(
            x8139,
            x8143,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8145 = ctx._sub(x357, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8146 = ctx._mul(
            x2954,
            x8145,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8147 = ctx._sub(x357, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8148 = ctx._mul(
            x8146,
            x8147,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8149 = ctx._and_eqz(
            x8144,
            x8148,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8150 = ctx._sub(x359, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8151 = ctx._mul(
            x2957,
            x8150,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8152 = ctx._sub(x359, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8153 = ctx._mul(
            x8151,
            x8152,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8154 = ctx._and_eqz(
            x8149,
            x8153,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8155 = ctx._sub(x361, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8156 = ctx._mul(
            x1994,
            x8155,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8157 = ctx._sub(x361, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8158 = ctx._mul(
            x8156,
            x8157,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8159 = ctx._and_eqz(
            x8154,
            x8158,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8160 = ctx._sub(x363, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8161 = ctx._mul(
            x1997,
            x8160,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8162 = ctx._sub(x363, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8163 = ctx._mul(
            x8161,
            x8162,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8164 = ctx._and_eqz(
            x8159,
            x8163,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8165 = ctx._sub(x365, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8166 = ctx._mul(
            x2000,
            x8165,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8167 = ctx._sub(x365, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8168 = ctx._mul(
            x8166,
            x8167,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8169 = ctx._and_eqz(
            x8164,
            x8168,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8170 = ctx._sub(x367, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8171 = ctx._mul(
            x2003,
            x8170,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8172 = ctx._sub(x367, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8173 = ctx._mul(
            x8171,
            x8172,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8174 = ctx._and_eqz(
            x8169,
            x8173,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8175 = ctx._sub(x369, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8176 = ctx._mul(
            x2006,
            x8175,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8177 = ctx._sub(x369, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8178 = ctx._mul(
            x8176,
            x8177,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8179 = ctx._and_eqz(
            x8174,
            x8178,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8180 = ctx._sub(x371, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8181 = ctx._mul(
            x2009,
            x8180,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8182 = ctx._sub(x371, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8183 = ctx._mul(
            x8181,
            x8182,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8184 = ctx._and_eqz(
            x8179,
            x8183,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8185 = ctx._sub(x373, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8186 = ctx._mul(
            x2012,
            x8185,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8187 = ctx._sub(x373, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8188 = ctx._mul(
            x8186,
            x8187,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8189 = ctx._and_eqz(
            x8184,
            x8188,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8190 = ctx._sub(x375, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8191 = ctx._mul(
            x2015,
            x8190,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8192 = ctx._sub(x375, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8193 = ctx._mul(
            x8191,
            x8192,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8194 = ctx._and_eqz(
            x8189,
            x8193,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8195 = ctx._sub(x377, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8196 = ctx._mul(
            x2027,
            x8195,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8197 = ctx._sub(x377, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8198 = ctx._mul(
            x8196,
            x8197,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8199 = ctx._and_eqz(
            x8194,
            x8198,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8200 = ctx._sub(x379, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8201 = ctx._mul(
            x2030,
            x8200,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8202 = ctx._sub(x379, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8203 = ctx._mul(
            x8201,
            x8202,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8204 = ctx._and_eqz(
            x8199,
            x8203,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8205 = ctx._sub(x381, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8206 = ctx._mul(
            x2033,
            x8205,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8207 = ctx._sub(x381, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8208 = ctx._mul(
            x8206,
            x8207,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8209 = ctx._and_eqz(
            x8204,
            x8208,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8210 = ctx._sub(x383, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8211 = ctx._mul(
            x2036,
            x8210,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8212 = ctx._sub(x383, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8213 = ctx._mul(
            x8211,
            x8212,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8214 = ctx._and_eqz(
            x8209,
            x8213,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8215 = ctx._sub(x385, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8216 = ctx._mul(
            x2039,
            x8215,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8217 = ctx._sub(x385, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8218 = ctx._mul(
            x8216,
            x8217,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8219 = ctx._and_eqz(
            x8214,
            x8218,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8220 = ctx._sub(x387, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8221 = ctx._mul(
            x2042,
            x8220,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8222 = ctx._sub(x387, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8223 = ctx._mul(
            x8221,
            x8222,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8224 = ctx._and_eqz(
            x8219,
            x8223,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8225 = ctx._sub(x389, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8226 = ctx._mul(
            x2045,
            x8225,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8227 = ctx._sub(x389, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8228 = ctx._mul(
            x8226,
            x8227,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8229 = ctx._and_eqz(
            x8224,
            x8228,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8230 = ctx._sub(x391, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8231 = ctx._mul(
            x2048,
            x8230,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8232 = ctx._sub(x391, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8233 = ctx._mul(
            x8231,
            x8232,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8234 = ctx._and_eqz(
            x8229,
            x8233,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8235 = ctx._sub(x393, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8236 = ctx._mul(
            x2060,
            x8235,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8237 = ctx._sub(x393, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8238 = ctx._mul(
            x8236,
            x8237,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8239 = ctx._and_eqz(
            x8234,
            x8238,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8240 = ctx._sub(x395, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8241 = ctx._mul(
            x2063,
            x8240,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8242 = ctx._sub(x395, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8243 = ctx._mul(
            x8241,
            x8242,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8244 = ctx._and_eqz(
            x8239,
            x8243,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8245 = ctx._sub(x397, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8246 = ctx._mul(
            x2066,
            x8245,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8247 = ctx._sub(x397, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8248 = ctx._mul(
            x8246,
            x8247,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8249 = ctx._and_eqz(
            x8244,
            x8248,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8250 = ctx._sub(x399, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8251 = ctx._mul(
            x2069,
            x8250,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8252 = ctx._sub(x399, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8253 = ctx._mul(
            x8251,
            x8252,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8254 = ctx._and_eqz(
            x8249,
            x8253,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8255 = ctx._sub(x401, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8256 = ctx._mul(
            x2072,
            x8255,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8257 = ctx._sub(x401, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8258 = ctx._mul(
            x8256,
            x8257,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8259 = ctx._and_eqz(
            x8254,
            x8258,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8260 = ctx._sub(x403, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8261 = ctx._mul(
            x2075,
            x8260,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8262 = ctx._sub(x403, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8263 = ctx._mul(
            x8261,
            x8262,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8264 = ctx._and_eqz(
            x8259,
            x8263,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8265 = ctx._sub(x405, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8266 = ctx._mul(
            x2078,
            x8265,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8267 = ctx._sub(x405, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8268 = ctx._mul(
            x8266,
            x8267,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8269 = ctx._and_eqz(
            x8264,
            x8268,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8270 = ctx._sub(x407, x1, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8271 = ctx._mul(
            x2081,
            x8270,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8272 = ctx._sub(x407, x2, "external/risc0/risc0/zkvm/circuit/data_regs.h:46");
        let x8273 = ctx._mul(
            x8271,
            x8272,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8274 = ctx._and_eqz(
            x8269,
            x8273,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8275 = ctx._sub(
            x1038,
            x1,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8276 = ctx._mul(
            x2126,
            x8275,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8277 = ctx._sub(
            x1038,
            x2,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8278 = ctx._mul(
            x8276,
            x8277,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8279 = ctx._and_eqz(
            x8274,
            x8278,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8280 = ctx._sub(
            x1018,
            x1,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8281 = ctx._mul(
            x2129,
            x8280,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8282 = ctx._sub(
            x1018,
            x2,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8283 = ctx._mul(
            x8281,
            x8282,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8284 = ctx._and_eqz(
            x8279,
            x8283,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8285 = ctx._sub(
            x1019,
            x1,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8286 = ctx._mul(
            x2132,
            x8285,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8287 = ctx._sub(
            x1019,
            x2,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8288 = ctx._mul(
            x8286,
            x8287,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8289 = ctx._and_eqz(
            x8284,
            x8288,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8290 = ctx._sub(
            x1022,
            x1,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8291 = ctx._mul(
            x2135,
            x8290,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8292 = ctx._sub(
            x1022,
            x2,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8293 = ctx._mul(
            x8291,
            x8292,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8294 = ctx._and_eqz(
            x8289,
            x8293,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:46",
        );
        let x8295 = ctx._and_eqz(
            x8294,
            x113,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8296 = ctx._and_eqz(
            x8295,
            x116,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8297 = ctx._and_eqz(
            x8296,
            x119,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8298 = ctx._and_eqz(
            x8297,
            x122,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8299 = ctx._and_eqz(
            x8298,
            x125,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8300 = ctx._and_eqz(
            x8299,
            x128,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8301 = ctx._and_eqz(
            x8300,
            x131,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8302 = ctx._and_eqz(
            x8301,
            x134,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8303 = ctx._and_eqz(
            x8302,
            x137,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8304 = ctx._and_eqz(
            x8303,
            x140,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8305 = ctx._and_eqz(
            x8304,
            x143,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8306 = ctx._and_eqz(
            x8305,
            x146,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8307 = ctx._and_eqz(
            x8306,
            x159,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8308 = ctx._and_cond(
            x696,
            x699,
            x8307,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:63",
        );
        let x8309 = ctx._get(
            code,
            2,
            0,
            20,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:153",
        );
        let x8310 = ctx._sub(
            x70,
            x680,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:160",
        );
        let x8311 = ctx._sub(
            x8310,
            x781,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:160",
        );
        let x8312 = ctx._sub(
            x8311,
            x790,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:160",
        );
        let x8313 = ctx._sub(
            x8312,
            x791,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:160",
        );
        let x8314 = ctx._and_eqz(x71, x109, "circuits/rv32im-legacy/port.cpp:211");
        let x8315 = ctx._and_cond(
            x71,
            x8313,
            x8314,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:160",
        );
        let x8316 = ctx._and_cond(
            x8315,
            x781,
            x788,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:163",
        );
        let x8317 = ctx._and_cond(
            x8316,
            x792,
            x795,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:172",
        );
        let x8318 = ctx._and_cond(
            x8317,
            x680,
            x797,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:175",
        );
        let x8319 = ctx._get(
            data,
            100,
            1,
            650,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:27",
        );
        let x8320 = ctx._get(
            data,
            101,
            1,
            652,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:27",
        );
        let x8321 = ctx._get(
            data,
            103,
            1,
            656,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:28",
        );
        let x8322 = ctx._add(
            x802,
            x6609,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8323 = ctx._mul(
            x808,
            x3,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8324 = ctx._add(
            x8322,
            x8323,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8325 = ctx._mul(
            x811,
            x6,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8326 = ctx._add(
            x8324,
            x8325,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8327 = ctx._mul(
            x814,
            x11,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8328 = ctx._add(
            x8326,
            x8327,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8329 = ctx._mul(
            x817,
            x26,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8330 = ctx._add(
            x8328,
            x8329,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8331 = ctx._mul(
            x820,
            x12,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8332 = ctx._add(
            x8330,
            x8331,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8333 = ctx._mul(
            x823,
            x27,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8334 = ctx._add(
            x8332,
            x8333,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8335 = ctx._mul(
            x826,
            x13,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8336 = ctx._add(
            x8334,
            x8335,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8337 = ctx._mul(
            x829,
            x28,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8338 = ctx._add(
            x8336,
            x8337,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8339 = ctx._mul(
            x832,
            x14,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8340 = ctx._add(
            x8338,
            x8339,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8341 = ctx._mul(
            x6407,
            x29,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8342 = ctx._add(
            x8340,
            x8341,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8343 = ctx._mul(
            x6408,
            x15,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8344 = ctx._add(
            x8342,
            x8343,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8345 = ctx._mul(
            x6409,
            x30,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8346 = ctx._add(
            x8344,
            x8345,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8347 = ctx._mul(
            x6410,
            x16,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8348 = ctx._add(
            x8346,
            x8347,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8349 = ctx._mul(
            x6411,
            x31,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8350 = ctx._add(
            x8348,
            x8349,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8351 = ctx._mul(
            x6412,
            x17,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8352 = ctx._add(
            x8350,
            x8351,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8353 = ctx._mul(
            x6413,
            x56,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8354 = ctx._add(
            x8352,
            x8353,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8355 = ctx._mul(
            x6414,
            x18,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8356 = ctx._add(
            x8354,
            x8355,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8357 = ctx._mul(
            x6415,
            x57,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8358 = ctx._add(
            x8356,
            x8357,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8359 = ctx._mul(
            x6416,
            x19,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8360 = ctx._add(
            x8358,
            x8359,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8361 = ctx._mul(
            x6417,
            x58,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8362 = ctx._add(
            x8360,
            x8361,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8363 = ctx._mul(
            x6418,
            x20,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8364 = ctx._add(
            x8362,
            x8363,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8365 = ctx._mul(
            x6419,
            x59,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8366 = ctx._add(
            x8364,
            x8365,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:30",
        );
        let x8367 = ctx._add(
            x6420,
            x6577,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8368 = ctx._mul(
            x6422,
            x3,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8369 = ctx._add(
            x8367,
            x8368,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8370 = ctx._mul(
            x6423,
            x6,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8371 = ctx._add(
            x8369,
            x8370,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8372 = ctx._mul(
            x6424,
            x11,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8373 = ctx._add(
            x8371,
            x8372,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8374 = ctx._mul(
            x6425,
            x26,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8375 = ctx._add(
            x8373,
            x8374,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8376 = ctx._and_eqz(
            x71,
            x8375,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:31",
        );
        let x8377 = ctx._sub(
            x74,
            x8366,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:31",
        );
        let x8378 = ctx._and_eqz(
            x8376,
            x8377,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:31",
        );
        let x8379 = ctx._sub(
            x76,
            x7554,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:32",
        );
        let x8380 = ctx._and_eqz(
            x8378,
            x8379,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:32",
        );
        let x8381 = ctx._sub(
            x172,
            x8319,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x8382 = ctx._and_eqz(
            x8380,
            x8381,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x8383 = ctx._sub(
            x175,
            x8320,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x8384 = ctx._and_eqz(
            x8382,
            x8383,
            "external/risc0/risc0/zkvm/circuit/mem_io_regs.cpp:33",
        );
        let x8385 = ctx._and_cond(
            x71,
            x8321,
            x8384,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:28",
        );
        let x8386 = ctx._sub(
            x70,
            x8321,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:34",
        );
        let x8387 = ctx._and_cond(
            x8385,
            x8386,
            x77,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:34",
        );
        let x8388 = ctx._get(
            data,
            102,
            1,
            654,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:38",
        );
        let x8389 = ctx._mul(
            x2192,
            x1,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:38",
        );
        let x8390 = ctx._add(
            x2189,
            x8389,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:38",
        );
        let x8391 = ctx._add(
            x8390,
            x2194,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:38",
        );
        let x8392 = ctx._mul(
            x8388,
            x8391,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:38",
        );
        let x8393 = ctx._sub(x212, x8392, "circuits/rv32im-legacy/port.cpp:211");
        let x8394 = ctx._and_eqz(x8387, x8393, "circuits/rv32im-legacy/port.cpp:211");
        let x8395 = ctx._mul(
            x2199,
            x1,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:39",
        );
        let x8396 = ctx._add(
            x2196,
            x8395,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:39",
        );
        let x8397 = ctx._mul(
            x8388,
            x8396,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:39",
        );
        let x8398 = ctx._sub(x220, x8397, "circuits/rv32im-legacy/port.cpp:211");
        let x8399 = ctx._and_eqz(x8394, x8398, "circuits/rv32im-legacy/port.cpp:211");
        let x8400 = ctx._mul(
            x194,
            x578,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8401 = ctx._sub(
            x70,
            x8400,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8402 = ctx._mul(x8401, x6490, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8403 = ctx._mul(x8401, x6491, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8404 = ctx._mul(x8400, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8405 = ctx._mul(x8400, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8406 = ctx._add(x8402, x8404, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8407 = ctx._add(x8403, x8405, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8408 = ctx._sub(
            x285,
            x8406,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8409 = ctx._and_eqz(
            x8399,
            x8408,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8410 = ctx._sub(
            x287,
            x8407,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8411 = ctx._and_eqz(
            x8409,
            x8410,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8412 = ctx._mul(
            x195,
            x578,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8413 = ctx._sub(
            x70,
            x8412,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8414 = ctx._mul(x8413, x6492, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8415 = ctx._mul(x8413, x6493, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8416 = ctx._mul(x8412, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8417 = ctx._mul(x8412, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8418 = ctx._add(x8414, x8416, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8419 = ctx._add(x8415, x8417, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8420 = ctx._sub(
            x289,
            x8418,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8421 = ctx._and_eqz(
            x8411,
            x8420,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8422 = ctx._sub(
            x291,
            x8419,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8423 = ctx._and_eqz(
            x8421,
            x8422,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8424 = ctx._mul(
            x198,
            x578,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8425 = ctx._sub(
            x70,
            x8424,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8426 = ctx._mul(x8425, x6494, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8427 = ctx._mul(x8425, x6495, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8428 = ctx._mul(x8424, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8429 = ctx._mul(x8424, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8430 = ctx._add(x8426, x8428, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8431 = ctx._add(x8427, x8429, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8432 = ctx._sub(
            x293,
            x8430,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8433 = ctx._and_eqz(
            x8423,
            x8432,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8434 = ctx._sub(
            x295,
            x8431,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8435 = ctx._and_eqz(
            x8433,
            x8434,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8436 = ctx._mul(
            x201,
            x578,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8437 = ctx._sub(
            x70,
            x8436,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8438 = ctx._mul(x8437, x6496, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8439 = ctx._mul(x8437, x6497, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8440 = ctx._mul(x8436, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8441 = ctx._mul(x8436, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8442 = ctx._add(x8438, x8440, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8443 = ctx._add(x8439, x8441, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8444 = ctx._sub(
            x297,
            x8442,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8445 = ctx._and_eqz(
            x8435,
            x8444,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8446 = ctx._sub(
            x299,
            x8443,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8447 = ctx._and_eqz(
            x8445,
            x8446,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8448 = ctx._mul(
            x204,
            x578,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8449 = ctx._sub(
            x70,
            x8448,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8450 = ctx._mul(x8449, x6498, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8451 = ctx._mul(x8449, x6499, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8452 = ctx._mul(x8448, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8453 = ctx._mul(x8448, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8454 = ctx._add(x8450, x8452, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8455 = ctx._add(x8451, x8453, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8456 = ctx._sub(
            x301,
            x8454,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8457 = ctx._and_eqz(
            x8447,
            x8456,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8458 = ctx._sub(
            x303,
            x8455,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8459 = ctx._and_eqz(
            x8457,
            x8458,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8460 = ctx._mul(
            x207,
            x578,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8461 = ctx._sub(
            x70,
            x8460,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8462 = ctx._mul(x8461, x6500, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8463 = ctx._mul(x8461, x6501, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8464 = ctx._mul(x8460, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8465 = ctx._mul(x8460, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8466 = ctx._add(x8462, x8464, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8467 = ctx._add(x8463, x8465, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8468 = ctx._sub(
            x305,
            x8466,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8469 = ctx._and_eqz(
            x8459,
            x8468,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8470 = ctx._sub(
            x307,
            x8467,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8471 = ctx._and_eqz(
            x8469,
            x8470,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8472 = ctx._mul(
            x210,
            x578,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8473 = ctx._sub(
            x70,
            x8472,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8474 = ctx._mul(x8473, x6502, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8475 = ctx._mul(x8473, x6503, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8476 = ctx._mul(x8472, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8477 = ctx._mul(x8472, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8478 = ctx._add(x8474, x8476, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8479 = ctx._add(x8475, x8477, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8480 = ctx._sub(
            x309,
            x8478,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8481 = ctx._and_eqz(
            x8471,
            x8480,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8482 = ctx._sub(
            x311,
            x8479,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8483 = ctx._and_eqz(
            x8481,
            x8482,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8484 = ctx._mul(
            x521,
            x214,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8485 = ctx._sub(
            x70,
            x8484,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8486 = ctx._mul(x8485, x6504, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8487 = ctx._mul(x8485, x6505, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8488 = ctx._mul(x8484, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8489 = ctx._mul(x8484, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8490 = ctx._add(x8486, x8488, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8491 = ctx._add(x8487, x8489, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8492 = ctx._sub(
            x313,
            x8490,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8493 = ctx._and_eqz(
            x8483,
            x8492,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8494 = ctx._sub(
            x315,
            x8491,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8495 = ctx._and_eqz(
            x8493,
            x8494,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8496 = ctx._mul(
            x194,
            x214,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8497 = ctx._sub(
            x70,
            x8496,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8498 = ctx._mul(x8497, x6506, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8499 = ctx._mul(x8497, x6507, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8500 = ctx._mul(x8496, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8501 = ctx._mul(x8496, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8502 = ctx._add(x8498, x8500, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8503 = ctx._add(x8499, x8501, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8504 = ctx._sub(
            x317,
            x8502,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8505 = ctx._and_eqz(
            x8495,
            x8504,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8506 = ctx._sub(
            x319,
            x8503,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8507 = ctx._and_eqz(
            x8505,
            x8506,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8508 = ctx._mul(
            x195,
            x214,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8509 = ctx._sub(
            x70,
            x8508,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8510 = ctx._mul(x8509, x6508, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8511 = ctx._mul(x8509, x6509, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8512 = ctx._mul(x8508, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8513 = ctx._mul(x8508, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8514 = ctx._add(x8510, x8512, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8515 = ctx._add(x8511, x8513, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8516 = ctx._sub(
            x321,
            x8514,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8517 = ctx._and_eqz(
            x8507,
            x8516,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8518 = ctx._sub(
            x323,
            x8515,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8519 = ctx._and_eqz(
            x8517,
            x8518,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8520 = ctx._mul(
            x198,
            x214,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8521 = ctx._sub(
            x70,
            x8520,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8522 = ctx._mul(x8521, x6510, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8523 = ctx._mul(x8521, x6511, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8524 = ctx._mul(x8520, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8525 = ctx._mul(x8520, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8526 = ctx._add(x8522, x8524, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8527 = ctx._add(x8523, x8525, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8528 = ctx._sub(
            x325,
            x8526,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8529 = ctx._and_eqz(
            x8519,
            x8528,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8530 = ctx._sub(
            x327,
            x8527,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8531 = ctx._and_eqz(
            x8529,
            x8530,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8532 = ctx._mul(
            x201,
            x214,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8533 = ctx._sub(
            x70,
            x8532,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8534 = ctx._mul(x8533, x6512, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8535 = ctx._mul(x8533, x6513, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8536 = ctx._mul(x8532, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8537 = ctx._mul(x8532, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8538 = ctx._add(x8534, x8536, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8539 = ctx._add(x8535, x8537, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8540 = ctx._sub(
            x329,
            x8538,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8541 = ctx._and_eqz(
            x8531,
            x8540,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8542 = ctx._sub(
            x331,
            x8539,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8543 = ctx._and_eqz(
            x8541,
            x8542,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8544 = ctx._mul(
            x204,
            x214,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8545 = ctx._sub(
            x70,
            x8544,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8546 = ctx._mul(x8545, x6514, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8547 = ctx._mul(x8545, x6515, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8548 = ctx._mul(x8544, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8549 = ctx._mul(x8544, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8550 = ctx._add(x8546, x8548, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8551 = ctx._add(x8547, x8549, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8552 = ctx._sub(
            x333,
            x8550,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8553 = ctx._and_eqz(
            x8543,
            x8552,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8554 = ctx._sub(
            x335,
            x8551,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8555 = ctx._and_eqz(
            x8553,
            x8554,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8556 = ctx._mul(
            x207,
            x214,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8557 = ctx._sub(
            x70,
            x8556,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8558 = ctx._mul(x8557, x6516, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8559 = ctx._mul(x8557, x6517, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8560 = ctx._mul(x8556, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8561 = ctx._mul(x8556, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8562 = ctx._add(x8558, x8560, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8563 = ctx._add(x8559, x8561, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8564 = ctx._sub(
            x337,
            x8562,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8565 = ctx._and_eqz(
            x8555,
            x8564,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8566 = ctx._sub(
            x339,
            x8563,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8567 = ctx._and_eqz(
            x8565,
            x8566,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8568 = ctx._mul(
            x210,
            x214,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8569 = ctx._sub(
            x70,
            x8568,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8570 = ctx._mul(x8569, x6518, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8571 = ctx._mul(x8569, x6519, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8572 = ctx._mul(x8568, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8573 = ctx._mul(x8568, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8574 = ctx._add(x8570, x8572, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8575 = ctx._add(x8571, x8573, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8576 = ctx._sub(
            x341,
            x8574,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8577 = ctx._and_eqz(
            x8567,
            x8576,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8578 = ctx._sub(
            x343,
            x8575,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8579 = ctx._and_eqz(
            x8577,
            x8578,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8580 = ctx._mul(
            x521,
            x215,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8581 = ctx._sub(
            x70,
            x8580,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8582 = ctx._get(
            data,
            64,
            3,
            421,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8583 = ctx._get(
            data,
            65,
            3,
            428,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8584 = ctx._mul(x8581, x8582, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8585 = ctx._mul(x8581, x8583, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8586 = ctx._mul(x8580, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8587 = ctx._mul(x8580, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8588 = ctx._add(x8584, x8586, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8589 = ctx._add(x8585, x8587, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8590 = ctx._sub(
            x345,
            x8588,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8591 = ctx._and_eqz(
            x8579,
            x8590,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8592 = ctx._sub(
            x347,
            x8589,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8593 = ctx._and_eqz(
            x8591,
            x8592,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8594 = ctx._mul(
            x194,
            x215,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8595 = ctx._sub(
            x70,
            x8594,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8596 = ctx._get(
            data,
            66,
            3,
            435,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8597 = ctx._get(
            data,
            67,
            3,
            442,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8598 = ctx._mul(x8595, x8596, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8599 = ctx._mul(x8595, x8597, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8600 = ctx._mul(x8594, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8601 = ctx._mul(x8594, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8602 = ctx._add(x8598, x8600, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8603 = ctx._add(x8599, x8601, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8604 = ctx._sub(
            x349,
            x8602,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8605 = ctx._and_eqz(
            x8593,
            x8604,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8606 = ctx._sub(
            x351,
            x8603,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8607 = ctx._and_eqz(
            x8605,
            x8606,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8608 = ctx._mul(
            x195,
            x215,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8609 = ctx._sub(
            x70,
            x8608,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8610 = ctx._get(
            data,
            68,
            3,
            449,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8611 = ctx._get(
            data,
            69,
            3,
            456,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8612 = ctx._mul(x8609, x8610, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8613 = ctx._mul(x8609, x8611, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8614 = ctx._mul(x8608, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8615 = ctx._mul(x8608, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8616 = ctx._add(x8612, x8614, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8617 = ctx._add(x8613, x8615, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8618 = ctx._sub(
            x353,
            x8616,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8619 = ctx._and_eqz(
            x8607,
            x8618,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8620 = ctx._sub(
            x355,
            x8617,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8621 = ctx._and_eqz(
            x8619,
            x8620,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8622 = ctx._mul(
            x198,
            x215,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8623 = ctx._sub(
            x70,
            x8622,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8624 = ctx._get(
            data,
            70,
            3,
            463,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8625 = ctx._get(
            data,
            71,
            3,
            470,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8626 = ctx._mul(x8623, x8624, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8627 = ctx._mul(x8623, x8625, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8628 = ctx._mul(x8622, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8629 = ctx._mul(x8622, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8630 = ctx._add(x8626, x8628, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8631 = ctx._add(x8627, x8629, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8632 = ctx._sub(
            x357,
            x8630,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8633 = ctx._and_eqz(
            x8621,
            x8632,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8634 = ctx._sub(
            x359,
            x8631,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8635 = ctx._and_eqz(
            x8633,
            x8634,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8636 = ctx._mul(
            x201,
            x215,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8637 = ctx._sub(
            x70,
            x8636,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8638 = ctx._get(
            data,
            72,
            3,
            477,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8639 = ctx._get(
            data,
            73,
            3,
            484,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8640 = ctx._mul(x8637, x8638, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8641 = ctx._mul(x8637, x8639, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8642 = ctx._mul(x8636, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8643 = ctx._mul(x8636, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8644 = ctx._add(x8640, x8642, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8645 = ctx._add(x8641, x8643, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8646 = ctx._sub(
            x361,
            x8644,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8647 = ctx._and_eqz(
            x8635,
            x8646,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8648 = ctx._sub(
            x363,
            x8645,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8649 = ctx._and_eqz(
            x8647,
            x8648,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8650 = ctx._mul(
            x204,
            x215,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8651 = ctx._sub(
            x70,
            x8650,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8652 = ctx._get(
            data,
            74,
            3,
            491,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8653 = ctx._get(
            data,
            75,
            3,
            498,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8654 = ctx._mul(x8651, x8652, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8655 = ctx._mul(x8651, x8653, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8656 = ctx._mul(x8650, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8657 = ctx._mul(x8650, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8658 = ctx._add(x8654, x8656, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8659 = ctx._add(x8655, x8657, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8660 = ctx._sub(
            x365,
            x8658,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8661 = ctx._and_eqz(
            x8649,
            x8660,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8662 = ctx._sub(
            x367,
            x8659,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8663 = ctx._and_eqz(
            x8661,
            x8662,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8664 = ctx._mul(
            x207,
            x215,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8665 = ctx._sub(
            x70,
            x8664,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8666 = ctx._get(
            data,
            76,
            3,
            505,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8667 = ctx._get(
            data,
            77,
            3,
            512,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8668 = ctx._mul(x8665, x8666, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8669 = ctx._mul(x8665, x8667, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8670 = ctx._mul(x8664, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8671 = ctx._mul(x8664, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8672 = ctx._add(x8668, x8670, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8673 = ctx._add(x8669, x8671, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8674 = ctx._sub(
            x369,
            x8672,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8675 = ctx._and_eqz(
            x8663,
            x8674,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8676 = ctx._sub(
            x371,
            x8673,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8677 = ctx._and_eqz(
            x8675,
            x8676,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8678 = ctx._mul(
            x210,
            x215,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8679 = ctx._sub(
            x70,
            x8678,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8680 = ctx._get(
            data,
            78,
            3,
            519,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8681 = ctx._get(
            data,
            79,
            3,
            526,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8682 = ctx._mul(x8679, x8680, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8683 = ctx._mul(x8679, x8681, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8684 = ctx._mul(x8678, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8685 = ctx._mul(x8678, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8686 = ctx._add(x8682, x8684, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8687 = ctx._add(x8683, x8685, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8688 = ctx._sub(
            x373,
            x8686,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8689 = ctx._and_eqz(
            x8677,
            x8688,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8690 = ctx._sub(
            x375,
            x8687,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8691 = ctx._and_eqz(
            x8689,
            x8690,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8692 = ctx._mul(
            x521,
            x218,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8693 = ctx._sub(
            x70,
            x8692,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8694 = ctx._get(
            data,
            80,
            3,
            533,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8695 = ctx._get(
            data,
            81,
            3,
            540,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8696 = ctx._mul(x8693, x8694, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8697 = ctx._mul(x8693, x8695, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8698 = ctx._mul(x8692, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8699 = ctx._mul(x8692, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8700 = ctx._add(x8696, x8698, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8701 = ctx._add(x8697, x8699, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8702 = ctx._sub(
            x377,
            x8700,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8703 = ctx._and_eqz(
            x8691,
            x8702,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8704 = ctx._sub(
            x379,
            x8701,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8705 = ctx._and_eqz(
            x8703,
            x8704,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8706 = ctx._mul(
            x194,
            x218,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8707 = ctx._sub(
            x70,
            x8706,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8708 = ctx._get(
            data,
            82,
            3,
            547,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8709 = ctx._get(
            data,
            83,
            3,
            554,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8710 = ctx._mul(x8707, x8708, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8711 = ctx._mul(x8707, x8709, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8712 = ctx._mul(x8706, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8713 = ctx._mul(x8706, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8714 = ctx._add(x8710, x8712, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8715 = ctx._add(x8711, x8713, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8716 = ctx._sub(
            x381,
            x8714,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8717 = ctx._and_eqz(
            x8705,
            x8716,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8718 = ctx._sub(
            x383,
            x8715,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8719 = ctx._and_eqz(
            x8717,
            x8718,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8720 = ctx._mul(
            x195,
            x218,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8721 = ctx._sub(
            x70,
            x8720,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8722 = ctx._get(
            data,
            84,
            3,
            561,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8723 = ctx._get(
            data,
            85,
            3,
            568,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8724 = ctx._mul(x8721, x8722, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8725 = ctx._mul(x8721, x8723, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8726 = ctx._mul(x8720, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8727 = ctx._mul(x8720, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8728 = ctx._add(x8724, x8726, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8729 = ctx._add(x8725, x8727, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8730 = ctx._sub(
            x385,
            x8728,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8731 = ctx._and_eqz(
            x8719,
            x8730,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8732 = ctx._sub(
            x387,
            x8729,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8733 = ctx._and_eqz(
            x8731,
            x8732,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8734 = ctx._mul(
            x198,
            x218,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8735 = ctx._sub(
            x70,
            x8734,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8736 = ctx._get(
            data,
            86,
            3,
            575,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8737 = ctx._get(
            data,
            87,
            3,
            582,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8738 = ctx._mul(x8735, x8736, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8739 = ctx._mul(x8735, x8737, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8740 = ctx._mul(x8734, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8741 = ctx._mul(x8734, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8742 = ctx._add(x8738, x8740, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8743 = ctx._add(x8739, x8741, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8744 = ctx._sub(
            x389,
            x8742,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8745 = ctx._and_eqz(
            x8733,
            x8744,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8746 = ctx._sub(
            x391,
            x8743,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8747 = ctx._and_eqz(
            x8745,
            x8746,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8748 = ctx._mul(
            x201,
            x218,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8749 = ctx._sub(
            x70,
            x8748,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8750 = ctx._get(
            data,
            88,
            3,
            589,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8751 = ctx._get(
            data,
            89,
            3,
            596,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8752 = ctx._mul(x8749, x8750, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8753 = ctx._mul(x8749, x8751, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8754 = ctx._mul(x8748, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8755 = ctx._mul(x8748, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8756 = ctx._add(x8752, x8754, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8757 = ctx._add(x8753, x8755, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8758 = ctx._sub(
            x393,
            x8756,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8759 = ctx._and_eqz(
            x8747,
            x8758,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8760 = ctx._sub(
            x395,
            x8757,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8761 = ctx._and_eqz(
            x8759,
            x8760,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8762 = ctx._mul(
            x204,
            x218,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8763 = ctx._sub(
            x70,
            x8762,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8764 = ctx._get(
            data,
            90,
            3,
            603,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8765 = ctx._get(
            data,
            91,
            3,
            610,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8766 = ctx._mul(x8763, x8764, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8767 = ctx._mul(x8763, x8765, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8768 = ctx._mul(x8762, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8769 = ctx._mul(x8762, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8770 = ctx._add(x8766, x8768, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8771 = ctx._add(x8767, x8769, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8772 = ctx._sub(
            x397,
            x8770,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8773 = ctx._and_eqz(
            x8761,
            x8772,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8774 = ctx._sub(
            x399,
            x8771,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8775 = ctx._and_eqz(
            x8773,
            x8774,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8776 = ctx._mul(
            x207,
            x218,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8777 = ctx._sub(
            x70,
            x8776,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8778 = ctx._get(
            data,
            92,
            3,
            617,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8779 = ctx._get(
            data,
            93,
            3,
            624,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8780 = ctx._mul(x8777, x8778, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8781 = ctx._mul(x8777, x8779, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8782 = ctx._mul(x8776, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8783 = ctx._mul(x8776, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8784 = ctx._add(x8780, x8782, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8785 = ctx._add(x8781, x8783, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8786 = ctx._sub(
            x401,
            x8784,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8787 = ctx._and_eqz(
            x8775,
            x8786,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8788 = ctx._sub(
            x403,
            x8785,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8789 = ctx._and_eqz(
            x8787,
            x8788,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8790 = ctx._mul(
            x210,
            x218,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:41",
        );
        let x8791 = ctx._sub(
            x70,
            x8790,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8792 = ctx._get(
            data,
            94,
            3,
            631,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8793 = ctx._get(
            data,
            95,
            3,
            638,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8794 = ctx._mul(x8791, x8792, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8795 = ctx._mul(x8791, x8793, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8796 = ctx._mul(x8790, x8319, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8797 = ctx._mul(x8790, x8320, "external/risc0/risc0/zkvm/circuit/types.h:58");
        let x8798 = ctx._add(x8794, x8796, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8799 = ctx._add(x8795, x8797, "external/risc0/risc0/zkvm/circuit/types.h:62");
        let x8800 = ctx._sub(
            x405,
            x8798,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8801 = ctx._and_eqz(
            x8789,
            x8800,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8802 = ctx._sub(
            x407,
            x8799,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8803 = ctx._and_eqz(
            x8801,
            x8802,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:42",
        );
        let x8804 = ctx._and_eqz(
            x8803,
            x279,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:44",
        );
        let x8805 = ctx._get(
            data,
            104,
            1,
            658,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:46",
        );
        let x8806 = ctx._sub(
            x8805,
            x243,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:46",
        );
        let x8807 = ctx._mul(
            x8806,
            x32,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:46",
        );
        let x8808 = ctx._sub(
            x270,
            x8807,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:46",
        );
        let x8809 = ctx._and_eqz(
            x8804,
            x8808,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:46",
        );
        let x8810 = ctx._get(
            data,
            105,
            1,
            660,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:47",
        );
        let x8811 = ctx._add(
            x8810,
            x270,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:47",
        );
        let x8812 = ctx._sub(
            x8811,
            x3845,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:47",
        );
        let x8813 = ctx._mul(
            x8812,
            x32,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:47",
        );
        let x8814 = ctx._sub(
            x272,
            x8813,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:47",
        );
        let x8815 = ctx._and_eqz(
            x8809,
            x8814,
            "external/risc0/risc0/zkvm/circuit/final_cycle.cpp:47",
        );
        let x8816 = ctx._and_eqz(
            x8815,
            x523,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x8817 = ctx._and_eqz(
            x8816,
            x530,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x8818 = ctx._and_eqz(
            x8817,
            x537,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x8819 = ctx._and_eqz(
            x8818,
            x544,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x8820 = ctx._and_eqz(
            x8819,
            x551,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x8821 = ctx._and_eqz(
            x8820,
            x558,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x8822 = ctx._and_eqz(
            x8821,
            x565,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x8823 = ctx._and_eqz(
            x8822,
            x572,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x8824 = ctx._and_eqz(
            x8823,
            x650,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:32",
        );
        let x8825 = ctx._and_eqz(
            x8824,
            x580,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x8826 = ctx._and_eqz(
            x8825,
            x587,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x8827 = ctx._and_eqz(
            x8826,
            x594,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x8828 = ctx._and_eqz(
            x8827,
            x601,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x8829 = ctx._and_eqz(
            x8828,
            x659,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:33",
        );
        let x8830 = ctx._and_eqz(
            x8829,
            x608,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:34",
        );
        let x8831 = ctx._and_eqz(
            x8830,
            x615,
            "external/risc0/risc0/zkvm/circuit/final_cycle.h:35",
        );
        let x8832 = ctx._and_cond(
            x8318,
            x94,
            x8831,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:180",
        );
        let x8833 = ctx._and_cond(
            x8832,
            x97,
            x4838,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:185",
        );
        let x8834 = ctx._and_cond(
            x8833,
            x100,
            x5546,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:190",
        );
        let x8835 = ctx._and_cond(
            x8834,
            x103,
            x7920,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:195",
        );
        let x8836 = ctx._and_cond(
            x8835,
            x106,
            x77,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:200",
        );
        let x8837 = ctx._and_eqz(
            x8836,
            x414,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8838 = ctx._and_eqz(
            x8837,
            x421,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8839 = ctx._and_eqz(
            x8838,
            x428,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8840 = ctx._and_eqz(
            x8839,
            x435,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8841 = ctx._and_eqz(
            x8840,
            x442,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8842 = ctx._and_eqz(
            x8841,
            x449,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8843 = ctx._and_eqz(
            x8842,
            x456,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8844 = ctx._and_eqz(
            x8843,
            x463,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8845 = ctx._and_eqz(
            x8844,
            x470,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8846 = ctx._and_eqz(
            x8845,
            x477,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8847 = ctx._and_eqz(
            x8846,
            x484,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8848 = ctx._and_eqz(
            x8847,
            x491,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8849 = ctx._and_eqz(
            x8848,
            x498,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8850 = ctx._and_eqz(
            x8849,
            x505,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8851 = ctx._and_eqz(
            x8850,
            x512,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8852 = ctx._and_eqz(
            x8851,
            x519,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8853 = ctx._and_eqz(
            x8852,
            x527,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8854 = ctx._and_eqz(
            x8853,
            x534,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8855 = ctx._and_eqz(
            x8854,
            x541,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8856 = ctx._and_eqz(
            x8855,
            x548,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8857 = ctx._and_eqz(
            x8856,
            x555,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8858 = ctx._and_eqz(
            x8857,
            x562,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8859 = ctx._and_eqz(
            x8858,
            x569,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8860 = ctx._and_eqz(
            x8859,
            x576,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8861 = ctx._and_eqz(
            x8860,
            x584,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8862 = ctx._and_eqz(
            x8861,
            x591,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8863 = ctx._and_eqz(
            x8862,
            x598,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8864 = ctx._and_eqz(
            x8863,
            x605,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8865 = ctx._and_eqz(
            x8864,
            x612,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8866 = ctx._and_eqz(
            x8865,
            x619,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8867 = ctx._and_eqz(
            x8866,
            x626,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8868 = ctx._and_eqz(
            x8867,
            x633,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:50",
        );
        let x8869 = ctx._and_eqz(
            x8868,
            x113,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8870 = ctx._and_eqz(
            x8869,
            x116,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8871 = ctx._and_eqz(
            x8870,
            x119,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8872 = ctx._and_eqz(
            x8871,
            x122,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8873 = ctx._and_eqz(
            x8872,
            x125,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8874 = ctx._and_eqz(
            x8873,
            x128,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8875 = ctx._and_eqz(
            x8874,
            x131,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8876 = ctx._and_eqz(
            x8875,
            x134,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8877 = ctx._and_eqz(
            x8876,
            x137,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8878 = ctx._and_eqz(
            x8877,
            x140,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8879 = ctx._and_eqz(
            x8878,
            x143,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8880 = ctx._and_eqz(
            x8879,
            x146,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8881 = ctx._and_eqz(
            x8880,
            x159,
            "external/risc0/risc0/zkvm/circuit/data_regs.h:60",
        );
        let x8882 = ctx._and_cond(
            x8308,
            x8309,
            x8881,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:153",
        );
        let x8883 = ctx._add(
            x699,
            x8309,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:210",
        );
        let x8884 = ctx._add(
            x8883,
            x73,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:210",
        );
        let x8885 = ctx._add(
            x8884,
            x162,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:210",
        );
        let x8886 = ctx._add(
            x8885,
            x193,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:210",
        );
        let x8887 = ctx._add(
            x8886,
            x677,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:210",
        );
        let x8888 = ctx._get(
            data,
            144,
            0,
            720,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:37",
        );
        let x8889 = ctx._get(
            data,
            144,
            1,
            721,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:38",
        );
        let x8890 = ctx._get(
            data,
            149,
            0,
            729,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:40",
        );
        let x8891 = ctx._sub(
            x8888,
            x8889,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:41",
        );
        let x8892 = ctx._and_eqz(
            x71,
            x8891,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:41",
        );
        let x8893 = ctx._get(
            data,
            147,
            0,
            726,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:42",
        );
        let x8894 = ctx._sub(
            x70,
            x8893,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:42",
        );
        let x8895 = ctx._get(
            data,
            145,
            0,
            722,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:43",
        );
        let x8896 = ctx._get(
            data,
            145,
            1,
            723,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:43",
        );
        let x8897 = ctx._sub(
            x8895,
            x8896,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:43",
        );
        let x8898 = ctx._and_eqz(
            x71,
            x8897,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:43",
        );
        let x8899 = ctx._get(
            data,
            146,
            0,
            724,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:44",
        );
        let x8900 = ctx._get(
            data,
            146,
            1,
            725,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:44",
        );
        let x8901 = ctx._sub(
            x8899,
            x8900,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:44",
        );
        let x8902 = ctx._and_eqz(
            x8898,
            x8901,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:44",
        );
        let x8903 = ctx._and_cond(
            x8892,
            x8894,
            x8902,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:42",
        );
        let x8904 = ctx._get(
            data,
            148,
            0,
            727,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8905 = ctx._get(
            data,
            148,
            1,
            728,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8906 = ctx._sub(
            x8904,
            x8905,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8907 = ctx._sub(
            x8906,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8908 = ctx._get(
            data,
            150,
            0,
            730,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8909 = ctx._get(
            data,
            151,
            0,
            731,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8910 = ctx._mul(
            x8909,
            x3,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8911 = ctx._add(
            x8908,
            x8910,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8912 = ctx._get(
            data,
            152,
            0,
            732,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8913 = ctx._mul(
            x8912,
            x11,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8914 = ctx._add(
            x8911,
            x8913,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8915 = ctx._get(
            data,
            153,
            0,
            733,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8916 = ctx._mul(
            x8915,
            x12,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8917 = ctx._add(
            x8914,
            x8916,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8918 = ctx._get(
            data,
            154,
            0,
            734,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8919 = ctx._mul(
            x8918,
            x13,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8920 = ctx._add(
            x8917,
            x8919,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8921 = ctx._get(
            data,
            155,
            0,
            735,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8922 = ctx._mul(
            x8921,
            x14,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8923 = ctx._add(
            x8920,
            x8922,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8924 = ctx._get(
            data,
            156,
            0,
            736,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8925 = ctx._mul(
            x8924,
            x15,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8926 = ctx._add(
            x8923,
            x8925,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8927 = ctx._get(
            data,
            157,
            0,
            737,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8928 = ctx._mul(
            x8927,
            x16,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8929 = ctx._add(
            x8926,
            x8928,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8930 = ctx._get(
            data,
            158,
            0,
            738,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8931 = ctx._mul(
            x8930,
            x17,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8932 = ctx._add(
            x8929,
            x8931,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8933 = ctx._get(
            data,
            159,
            0,
            739,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8934 = ctx._mul(
            x8933,
            x18,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8935 = ctx._add(
            x8932,
            x8934,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8936 = ctx._get(
            data,
            160,
            0,
            740,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8937 = ctx._mul(
            x8936,
            x19,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8938 = ctx._add(
            x8935,
            x8937,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8939 = ctx._get(
            data,
            161,
            0,
            741,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8940 = ctx._mul(
            x8939,
            x20,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8941 = ctx._add(
            x8938,
            x8940,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8942 = ctx._sub(
            x8907,
            x8941,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8943 = ctx._mul(
            x8942,
            x61,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8944 = ctx._and_eqz(
            x8903,
            x8943,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:46",
        );
        let x8945 = ctx._and_cond(
            x71,
            x8890,
            x8944,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:40",
        );
        let x8946 = ctx._sub(
            x70,
            x8890,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:48",
        );
        let x8947 = ctx._sub(
            x8891,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:48",
        );
        let x8948 = ctx._sub(
            x8947,
            x8941,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:48",
        );
        let x8949 = ctx._mul(
            x8948,
            x61,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:48",
        );
        let x8950 = ctx._and_eqz(
            x71,
            x8949,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:48",
        );
        let x8951 = ctx._and_cond(
            x8945,
            x8946,
            x8950,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:48",
        );
        let x8952 = ctx._and_cond(
            x71,
            x72,
            x8951,
            "external/risc0/risc0/zkvm/circuit/mem_check.cpp:33",
        );
        let x8953 = ctx._sub(
            x8890,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8954 = ctx._mul(
            x8890,
            x8953,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8955 = ctx._and_eqz(
            x8952,
            x8954,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8956 = ctx._sub(
            x8908,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8957 = ctx._mul(
            x8908,
            x8956,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8958 = ctx._sub(
            x8908,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8959 = ctx._mul(
            x8957,
            x8958,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8960 = ctx._sub(
            x8908,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8961 = ctx._mul(
            x8959,
            x8960,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8962 = ctx._and_eqz(
            x8955,
            x8961,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8963 = ctx._sub(
            x8909,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8964 = ctx._mul(
            x8909,
            x8963,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8965 = ctx._sub(
            x8909,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8966 = ctx._mul(
            x8964,
            x8965,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8967 = ctx._sub(
            x8909,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8968 = ctx._mul(
            x8966,
            x8967,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8969 = ctx._and_eqz(
            x8962,
            x8968,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8970 = ctx._sub(
            x8912,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8971 = ctx._mul(
            x8912,
            x8970,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8972 = ctx._sub(
            x8912,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8973 = ctx._mul(
            x8971,
            x8972,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8974 = ctx._sub(
            x8912,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8975 = ctx._mul(
            x8973,
            x8974,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8976 = ctx._and_eqz(
            x8969,
            x8975,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8977 = ctx._sub(
            x8915,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8978 = ctx._mul(
            x8915,
            x8977,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8979 = ctx._sub(
            x8915,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8980 = ctx._mul(
            x8978,
            x8979,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8981 = ctx._sub(
            x8915,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8982 = ctx._mul(
            x8980,
            x8981,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8983 = ctx._and_eqz(
            x8976,
            x8982,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8984 = ctx._sub(
            x8918,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8985 = ctx._mul(
            x8918,
            x8984,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8986 = ctx._sub(
            x8918,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8987 = ctx._mul(
            x8985,
            x8986,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8988 = ctx._sub(
            x8918,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8989 = ctx._mul(
            x8987,
            x8988,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8990 = ctx._and_eqz(
            x8983,
            x8989,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8991 = ctx._sub(
            x8921,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8992 = ctx._mul(
            x8921,
            x8991,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8993 = ctx._sub(
            x8921,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8994 = ctx._mul(
            x8992,
            x8993,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8995 = ctx._sub(
            x8921,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8996 = ctx._mul(
            x8994,
            x8995,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8997 = ctx._and_eqz(
            x8990,
            x8996,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8998 = ctx._sub(
            x8924,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x8999 = ctx._mul(
            x8924,
            x8998,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9000 = ctx._sub(
            x8924,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9001 = ctx._mul(
            x8999,
            x9000,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9002 = ctx._sub(
            x8924,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9003 = ctx._mul(
            x9001,
            x9002,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9004 = ctx._and_eqz(
            x8997,
            x9003,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9005 = ctx._sub(
            x8927,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9006 = ctx._mul(
            x8927,
            x9005,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9007 = ctx._sub(
            x8927,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9008 = ctx._mul(
            x9006,
            x9007,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9009 = ctx._sub(
            x8927,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9010 = ctx._mul(
            x9008,
            x9009,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9011 = ctx._and_eqz(
            x9004,
            x9010,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9012 = ctx._sub(
            x8930,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9013 = ctx._mul(
            x8930,
            x9012,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9014 = ctx._sub(
            x8930,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9015 = ctx._mul(
            x9013,
            x9014,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9016 = ctx._sub(
            x8930,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9017 = ctx._mul(
            x9015,
            x9016,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9018 = ctx._and_eqz(
            x9011,
            x9017,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9019 = ctx._sub(
            x8933,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9020 = ctx._mul(
            x8933,
            x9019,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9021 = ctx._sub(
            x8933,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9022 = ctx._mul(
            x9020,
            x9021,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9023 = ctx._sub(
            x8933,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9024 = ctx._mul(
            x9022,
            x9023,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9025 = ctx._and_eqz(
            x9018,
            x9024,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9026 = ctx._sub(
            x8936,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9027 = ctx._mul(
            x8936,
            x9026,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9028 = ctx._sub(
            x8936,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9029 = ctx._mul(
            x9027,
            x9028,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9030 = ctx._sub(
            x8936,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9031 = ctx._mul(
            x9029,
            x9030,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9032 = ctx._and_eqz(
            x9025,
            x9031,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9033 = ctx._sub(
            x8939,
            x70,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9034 = ctx._mul(
            x8939,
            x9033,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9035 = ctx._sub(
            x8939,
            x1,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9036 = ctx._mul(
            x9034,
            x9035,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9037 = ctx._sub(
            x8939,
            x2,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9038 = ctx._mul(
            x9036,
            x9037,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9039 = ctx._and_eqz(
            x9032,
            x9038,
            "external/risc0/risc0/zkvm/circuit/mem_check.h:28",
        );
        let x9040 = ctx._and_cond(
            x8882,
            x8887,
            x9039,
            "external/risc0/risc0/zkvm/circuit/data_regs.cpp:212",
        );
        let x9041 = ctx._get_global(
            mix,
            0,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9042 = ctx._mul(
            x72,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9043 = ctx._add(
            x9042,
            x70,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9044 = ctx._mul(
            x74,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9045 = ctx._add(
            x9043,
            x9044,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9046 = ctx._add(
            x9042,
            x9044,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9047 = ctx._mul(
            x172,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9048 = ctx._add(
            x9045,
            x9047,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9049 = ctx._add(
            x9046,
            x9047,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9050 = ctx._mul(
            x175,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9051 = ctx._add(
            x9048,
            x9050,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9052 = ctx._add(
            x9049,
            x9050,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9053 = ctx._mul(
            x76,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9054 = ctx._add(
            x9051,
            x9053,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9055 = ctx._add(
            x9052,
            x9053,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9056 = ctx._mul(
            x8904,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9057 = ctx._add(
            x9056,
            x70,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9058 = ctx._mul(
            x8888,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9059 = ctx._add(
            x9057,
            x9058,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9060 = ctx._add(
            x9056,
            x9058,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9061 = ctx._mul(
            x8895,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9062 = ctx._add(
            x9059,
            x9061,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9063 = ctx._add(
            x9060,
            x9061,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9064 = ctx._mul(
            x8899,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9065 = ctx._add(
            x9062,
            x9064,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9066 = ctx._add(
            x9063,
            x9064,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9067 = ctx._mul(
            x8893,
            x9041,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9068 = ctx._add(
            x9065,
            x9067,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9069 = ctx._add(
            x9066,
            x9067,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:49",
        );
        let x9070 = ctx._sub(
            x70,
            x73,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9071 = ctx._get(
            accum,
            0,
            1,
            1,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9072 = ctx._mul(
            x9070,
            x9071,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9073 = ctx._add(
            x73,
            x9072,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9074 = ctx._get(
            accum,
            1,
            1,
            3,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9075 = ctx._mul(
            x9070,
            x9074,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9076 = ctx._add(
            x73,
            x9075,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9077 = ctx._get(
            accum,
            2,
            1,
            5,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9078 = ctx._mul(
            x9070,
            x9077,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9079 = ctx._add(
            x73,
            x9078,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9080 = ctx._get(
            accum,
            3,
            1,
            7,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9081 = ctx._mul(
            x9070,
            x9080,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9082 = ctx._add(
            x73,
            x9081,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9083 = ctx._get(
            accum,
            4,
            1,
            9,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9084 = ctx._mul(
            x9070,
            x9083,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9085 = ctx._add(
            x73,
            x9084,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9086 = ctx._get(
            accum,
            5,
            1,
            11,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9087 = ctx._mul(
            x9070,
            x9086,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9088 = ctx._add(
            x73,
            x9087,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9089 = ctx._get(
            accum,
            6,
            1,
            13,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9090 = ctx._mul(
            x9070,
            x9089,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9091 = ctx._add(
            x73,
            x9090,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9092 = ctx._get(
            accum,
            7,
            1,
            15,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9093 = ctx._mul(
            x9070,
            x9092,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9094 = ctx._add(
            x73,
            x9093,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:61",
        );
        let x9095 = ctx._mul(
            x9073,
            x9054,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9096 = ctx._mul(
            x9076,
            x9055,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9097 = ctx._mul(
            x9079,
            x9055,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9098 = ctx._add(
            x9096,
            x9097,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9099 = ctx._mul(
            x9082,
            x9055,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9100 = ctx._add(
            x9098,
            x9099,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9101 = ctx._mul(
            x9100,
            x69,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9102 = ctx._add(
            x9095,
            x9101,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9103 = ctx._get(
            accum,
            0,
            0,
            0,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9104 = ctx._sub(
            x9103,
            x9102,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9105 = ctx._and_eqz(
            x71,
            x9104,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9106 = ctx._mul(
            x9073,
            x9055,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9107 = ctx._mul(
            x9076,
            x9054,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9108 = ctx._add(
            x9106,
            x9107,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9109 = ctx._add(
            x9097,
            x9099,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9110 = ctx._mul(
            x9109,
            x69,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9111 = ctx._add(
            x9108,
            x9110,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9112 = ctx._get(
            accum,
            1,
            0,
            2,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9113 = ctx._sub(
            x9112,
            x9111,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9114 = ctx._and_eqz(
            x9105,
            x9113,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9115 = ctx._add(
            x9106,
            x9096,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9116 = ctx._mul(
            x9079,
            x9054,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9117 = ctx._add(
            x9115,
            x9116,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9118 = ctx._mul(
            x9099,
            x69,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9119 = ctx._add(
            x9117,
            x9118,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9120 = ctx._get(
            accum,
            2,
            0,
            4,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9121 = ctx._sub(
            x9120,
            x9119,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9122 = ctx._and_eqz(
            x9114,
            x9121,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9123 = ctx._add(
            x9115,
            x9097,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9124 = ctx._mul(
            x9082,
            x9054,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9125 = ctx._add(
            x9123,
            x9124,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9126 = ctx._get(
            accum,
            3,
            0,
            6,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9127 = ctx._sub(
            x9126,
            x9125,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9128 = ctx._and_eqz(
            x9122,
            x9127,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9129 = ctx._mul(
            x9085,
            x9068,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9130 = ctx._mul(
            x9088,
            x9069,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9131 = ctx._mul(
            x9091,
            x9069,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9132 = ctx._add(
            x9130,
            x9131,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9133 = ctx._mul(
            x9094,
            x9069,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9134 = ctx._add(
            x9132,
            x9133,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9135 = ctx._mul(
            x9134,
            x69,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9136 = ctx._add(
            x9129,
            x9135,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9137 = ctx._get(
            accum,
            4,
            0,
            8,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9138 = ctx._sub(
            x9137,
            x9136,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9139 = ctx._and_eqz(
            x9128,
            x9138,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:70",
        );
        let x9140 = ctx._mul(
            x9085,
            x9069,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9141 = ctx._mul(
            x9088,
            x9068,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9142 = ctx._add(
            x9140,
            x9141,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9143 = ctx._add(
            x9131,
            x9133,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9144 = ctx._mul(
            x9143,
            x69,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9145 = ctx._add(
            x9142,
            x9144,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9146 = ctx._get(
            accum,
            5,
            0,
            10,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9147 = ctx._sub(
            x9146,
            x9145,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9148 = ctx._and_eqz(
            x9139,
            x9147,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:71",
        );
        let x9149 = ctx._add(
            x9140,
            x9130,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9150 = ctx._mul(
            x9091,
            x9068,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9151 = ctx._add(
            x9149,
            x9150,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9152 = ctx._mul(
            x9133,
            x69,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9153 = ctx._add(
            x9151,
            x9152,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9154 = ctx._get(
            accum,
            6,
            0,
            12,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9155 = ctx._sub(
            x9154,
            x9153,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9156 = ctx._and_eqz(
            x9148,
            x9155,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:72",
        );
        let x9157 = ctx._add(
            x9149,
            x9131,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9158 = ctx._mul(
            x9094,
            x9068,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9159 = ctx._add(
            x9157,
            x9158,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9160 = ctx._get(
            accum,
            7,
            0,
            14,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9161 = ctx._sub(
            x9160,
            x9159,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9162 = ctx._and_eqz(
            x9156,
            x9161,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:73",
        );
        let x9163 = ctx._mul(
            x9103,
            x9103,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:81",
        );
        let x9164 = ctx._mul(
            x9112,
            x1,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:81",
        );
        let x9165 = ctx._mul(
            x9164,
            x9126,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:81",
        );
        let x9166 = ctx._mul(
            x9120,
            x9120,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:81",
        );
        let x9167 = ctx._sub(
            x9165,
            x9166,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:81",
        );
        let x9168 = ctx._mul(
            x9167,
            x9,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:81",
        );
        let x9169 = ctx._add(
            x9163,
            x9168,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:81",
        );
        let x9170 = ctx._mul(
            x9103,
            x1,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:82",
        );
        let x9171 = ctx._mul(
            x9170,
            x9120,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:82",
        );
        let x9172 = ctx._mul(
            x9112,
            x9112,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:82",
        );
        let x9173 = ctx._sub(
            x9171,
            x9172,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:82",
        );
        let x9174 = ctx._mul(
            x9126,
            x9126,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:82",
        );
        let x9175 = ctx._mul(
            x9174,
            x9,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:82",
        );
        let x9176 = ctx._add(
            x9173,
            x9175,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:82",
        );
        let x9177 = ctx._mul(
            x9169,
            x9169,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:83",
        );
        let x9178 = ctx._mul(
            x9176,
            x9,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:83",
        );
        let x9179 = ctx._mul(
            x9178,
            x9176,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:83",
        );
        let x9180 = ctx._add(
            x9177,
            x9179,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:83",
        );
        let x9181 = ctx._get(
            accum,
            8,
            0,
            16,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:84",
        );
        let x9182 = ctx._sub(
            x9181,
            x9180,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:84",
        );
        let x9183 = ctx._and_eqz(
            x9162,
            x9182,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:84",
        );
        let x9184 = ctx._sub(
            x9103,
            x9137,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:91",
        );
        let x9185 = ctx._and_eqz(
            x71,
            x9184,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:91",
        );
        let x9186 = ctx._sub(
            x9112,
            x9146,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:91",
        );
        let x9187 = ctx._and_eqz(
            x9185,
            x9186,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:91",
        );
        let x9188 = ctx._sub(
            x9120,
            x9154,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:91",
        );
        let x9189 = ctx._and_eqz(
            x9187,
            x9188,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:91",
        );
        let x9190 = ctx._sub(
            x9126,
            x9160,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:91",
        );
        let x9191 = ctx._and_eqz(
            x9189,
            x9190,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:91",
        );
        let x9192 = ctx._get(
            accum,
            9,
            0,
            17,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:93",
        );
        let x9193 = ctx._mul(
            x9192,
            x9181,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:93",
        );
        let x9194 = ctx._sub(
            x9193,
            x70,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:93",
        );
        let x9195 = ctx._and_eqz(
            x9191,
            x9194,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:93",
        );
        let x9196 = ctx._and_cond(
            x9183,
            x677,
            x9195,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:88",
        );
        let x9197 = ctx._and_cond(
            x9040,
            x8887,
            x9196,
            "external/risc0/risc0/zkvm/circuit/accum_regs.cpp:28",
        );
        x9197
    }
}
