/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT6983_H
#define _DT_BINDINGS_CLK_MT6983_H

#define CLK_APMIXEDSYS_MAINPLL					(0)
#define CLK_APMIXEDSYS_UNIVPLL					(1)
#define CLK_APMIXEDSYS_MSDCPLL					(2)
#define CLK_APMIXEDSYS_MMPLL					(3)
#define CLK_APMIXEDSYS_ADSPPLL					(4)
#define CLK_APMIXEDSYS_TVDPLL					(5)
#define CLK_APMIXEDSYS_APLL1					(6)
#define CLK_APMIXEDSYS_APLL2					(7)
#define CLK_APMIXEDSYS_MPLL					(8)
#define CLK_APMIXEDSYS_EMIPLL					(9)
#define CLK_APMIXEDSYS_IMGPLL					(10)
#define CLK_APMIXEDSYS_USBPLL					(11)
#define CLK_APMIXEDSYS_NR_CLK					12

#define CLK_MFG_MFGPLL						(0)
#define CLK_MFG_MFGSCPLL					(1)
#define CLK_MFG_GPUEBPLL					(2)
#define CLK_MFG_NR_CLK						3

#define CLK_APU_APUPLL						(0)
#define CLK_APU_NPUPLL						(1)
#define CLK_APU_APUPLL1						(2)
#define CLK_APU_APUPLL2						(3)
#define CLK_APU_NR_CLK						4

#define CLK_TOPCKGEN_ADSPPLL_CK					(0)
#define CLK_TOPCKGEN_APLL1_CK					(1)
#define CLK_TOPCKGEN_APLL1_D2					(2)
#define CLK_TOPCKGEN_APLL1_D4					(3)
#define CLK_TOPCKGEN_APLL1_D8					(4)
#define CLK_TOPCKGEN_APLL2_CK					(5)
#define CLK_TOPCKGEN_APLL2_D2					(6)
#define CLK_TOPCKGEN_APLL2_D4					(7)
#define CLK_TOPCKGEN_APLL2_D8					(8)
#define CLK_TOPCKGEN_EMIPLL_CK					(9)
#define CLK_TOPCKGEN_IMGPLL_D2					(10)
#define CLK_TOPCKGEN_IMGPLL_D5					(11)
#define CLK_TOPCKGEN_MAINPLL_D3					(12)
#define CLK_TOPCKGEN_MAINPLL_D4					(13)
#define CLK_TOPCKGEN_MAINPLL_D4_D16				(14)
#define CLK_TOPCKGEN_MAINPLL_D4_D2				(15)
#define CLK_TOPCKGEN_MAINPLL_D4_D4				(16)
#define CLK_TOPCKGEN_MAINPLL_D4_D8				(17)
#define CLK_TOPCKGEN_MAINPLL_D5					(18)
#define CLK_TOPCKGEN_MAINPLL_D5_D2				(19)
#define CLK_TOPCKGEN_MAINPLL_D5_D4				(20)
#define CLK_TOPCKGEN_MAINPLL_D5_D8				(21)
#define CLK_TOPCKGEN_MAINPLL_D6					(22)
#define CLK_TOPCKGEN_MAINPLL_D6_D2				(23)
#define CLK_TOPCKGEN_MAINPLL_D6_D4				(24)
#define CLK_TOPCKGEN_MAINPLL_D6_D8				(25)
#define CLK_TOPCKGEN_MAINPLL_D7_D2				(26)
#define CLK_TOPCKGEN_MAINPLL_D7_D4				(27)
#define CLK_TOPCKGEN_MAINPLL_D7_D8				(28)
#define CLK_TOPCKGEN_MAINPLL_D9					(29)
#define CLK_TOPCKGEN_MFGPLL_CK					(30)
#define CLK_TOPCKGEN_MFGSCPLL_CK				(31)
#define CLK_TOPCKGEN_MMPLL_D4					(32)
#define CLK_TOPCKGEN_MMPLL_D4_D2				(33)
#define CLK_TOPCKGEN_MMPLL_D5					(34)
#define CLK_TOPCKGEN_MMPLL_D5_D2				(35)
#define CLK_TOPCKGEN_MMPLL_D6					(36)
#define CLK_TOPCKGEN_MMPLL_D6_D2				(37)
#define CLK_TOPCKGEN_MMPLL_D7					(38)
#define CLK_TOPCKGEN_MMPLL_D9					(39)
#define CLK_TOPCKGEN_MSDCPLL_CK					(40)
#define CLK_TOPCKGEN_MSDCPLL_D2					(41)
#define CLK_TOPCKGEN_TVDPLL_CK					(42)
#define CLK_TOPCKGEN_TVDPLL_D16					(43)
#define CLK_TOPCKGEN_TVDPLL_D2					(44)
#define CLK_TOPCKGEN_TVDPLL_D4					(45)
#define CLK_TOPCKGEN_TVDPLL_D8					(46)
#define CLK_TOPCKGEN_UNIVPLL_192M_D10				(47)
#define CLK_TOPCKGEN_UNIVPLL_192M_D16				(48)
#define CLK_TOPCKGEN_UNIVPLL_192M_D2				(49)
#define CLK_TOPCKGEN_UNIVPLL_192M_D32				(50)
#define CLK_TOPCKGEN_UNIVPLL_192M_D8				(51)
#define CLK_TOPCKGEN_UNIVPLL_D3					(52)
#define CLK_TOPCKGEN_UNIVPLL_D4					(53)
#define CLK_TOPCKGEN_UNIVPLL_D4_D2				(54)
#define CLK_TOPCKGEN_UNIVPLL_D4_D4				(55)
#define CLK_TOPCKGEN_UNIVPLL_D4_D8				(56)
#define CLK_TOPCKGEN_UNIVPLL_D5					(57)
#define CLK_TOPCKGEN_UNIVPLL_D5_D2				(58)
#define CLK_TOPCKGEN_UNIVPLL_D5_D4				(59)
#define CLK_TOPCKGEN_UNIVPLL_D6					(60)
#define CLK_TOPCKGEN_UNIVPLL_D6_D16				(61)
#define CLK_TOPCKGEN_UNIVPLL_D6_D2				(62)
#define CLK_TOPCKGEN_UNIVPLL_D6_D4				(63)
#define CLK_TOPCKGEN_UNIVPLL_D6_D8				(64)
#define CLK_TOPCKGEN_UNIVPLL_D7					(65)
#define CLK_TOPCKGEN_CLKRTC					(66)
#define CLK_TOPCKGEN_F_F26M_CK					(67)
#define CLK_TOPCKGEN_F_F26M_CK_D2				(68)
#define CLK_TOPCKGEN_OSC_D10					(69)
#define CLK_TOPCKGEN_OSC_D16					(70)
#define CLK_TOPCKGEN_OSC_D2					(71)
#define CLK_TOPCKGEN_OSC_D4					(72)
#define CLK_TOPCKGEN_OSC_D7					(73)
#define CLK_TOPCKGEN_OSC_D8					(74)
#define CLK_TOPCKGEN_TCK_26M_MX9_CK				(75)
#define CLK_TOPCKGEN_ULPOSC_CK					(76)
#define CLK_TOPCKGEN_HF_FADSP_CK				(77)
#define CLK_TOPCKGEN_HF_FAUDIO_CK				(78)
#define CLK_TOPCKGEN_HF_FAUD_ENGEN1_CK				(79)
#define CLK_TOPCKGEN_HF_FAUD_ENGEN2_CK				(80)
#define CLK_TOPCKGEN_HF_FAUD_1_CK				(81)
#define CLK_TOPCKGEN_HF_FAUDIO_H_CK				(82)
#define CLK_TOPCKGEN_HF_FDSP_CK					(83)
#define CLK_TOPCKGEN_HF_FDSP4_CK				(84)
#define CLK_TOPCKGEN_HF_FDSP7_CK				(85)
#define CLK_TOPCKGEN_HF_FIPU_IF_CK				(86)
#define CLK_TOPCKGEN_F_FCAMTM_CK				(87)
#define CLK_TOPCKGEN_HF_FCAM_CK					(88)
#define CLK_TOPCKGEN_HF_FCCUSYS_CK				(89)
#define CLK_TOPCKGEN_HF_FCCU_AHB_CK				(90)
#define CLK_TOPCKGEN_HF_FIMG1_CK				(91)
#define CLK_TOPCKGEN_HF_FDISP0_CK				(92)
#define CLK_TOPCKGEN_F_FI2C_CK					(93)
#define CLK_TOPCKGEN_HD_FAXI_CK					(94)
#define CLK_TOPCKGEN_HF_FDXCC_CK				(95)
#define CLK_TOPCKGEN_HF_FMSDC_MACRO_CK				(96)
#define CLK_TOPCKGEN_HF_FDPMAIF_MAIN_CK				(97)
#define CLK_TOPCKGEN_HF_FMEM_SUB_CK				(98)
#define CLK_TOPCKGEN_HF_FIPE_CK					(99)
#define CLK_TOPCKGEN_HF_FMDP1_CK				(100)
#define CLK_TOPCKGEN_HF_FMDP0_CK				(101)
#define CLK_TOPCKGEN_HF_FMFG_REF_CK				(102)
#define CLK_TOPCKGEN_F_FRTC_CK					(103)
#define CLK_TOPCKGEN_HF_FVDEC_CK				(104)
#define CLK_TOPCKGEN_HF_FVENC_CK				(105)
#define CLK_TOPCKGEN_F_FUART_CK					(106)
#define CLK_TOPCKGEN_F_FPERI_HD_AXI_CK				(107)
#define CLK_TOPCKGEN_HF_FPWM_CK					(108)
#define CLK_TOPCKGEN_F_FDISP_PWM_CK				(109)
#define CLK_TOPCKGEN_HF_FSPI_CK					(110)
#define CLK_TOPCKGEN_HF_FSFLASH_CK				(111)
#define CLK_TOPCKGEN_F_FUSB_TOP_CK				(112)
#define CLK_TOPCKGEN_F_FSSUSB_XHCI_CK				(113)
#define CLK_TOPCKGEN_F_FUSB_TOP_1P_CK				(114)
#define CLK_TOPCKGEN_F_FSSUSB_XHCI_1P_CK			(115)
#define CLK_TOPCKGEN_HF_FMSDC30_1_CK				(116)
#define CLK_TOPCKGEN_HF_FMSDC30_2_CK				(117)
#define CLK_TOPCKGEN_HF_FTL_CK					(118)
#define CLK_TOPCKGEN_PERI_HD_FAXI_SEL				(119)
#define CLK_TOPCKGEN_UFS_HD_HAXI_SEL				(120)
#define CLK_TOPCKGEN_BUS_AXIMEM_SEL				(121)
#define CLK_TOPCKGEN_AXI_SEL					(122)
#define CLK_TOPCKGEN_DISP0_SEL					(123)
#define CLK_TOPCKGEN_DISP1_SEL					(124)
#define CLK_TOPCKGEN_MDP0_SEL					(125)
#define CLK_TOPCKGEN_MDP1_SEL					(126)
#define CLK_TOPCKGEN_MMINFRA_SEL				(127)
#define CLK_TOPCKGEN_MMUP_SEL					(128)
#define CLK_TOPCKGEN_DSP_SEL					(129)
#define CLK_TOPCKGEN_DSP1_SEL					(130)
#define CLK_TOPCKGEN_DSP2_SEL					(131)
#define CLK_TOPCKGEN_DSP3_SEL					(132)
#define CLK_TOPCKGEN_DSP4_SEL					(133)
#define CLK_TOPCKGEN_DSP5_SEL					(134)
#define CLK_TOPCKGEN_DSP6_SEL					(135)
#define CLK_TOPCKGEN_DSP7_SEL					(136)
#define CLK_TOPCKGEN_IPU_IF_SEL					(137)
#define CLK_TOPCKGEN_MFG_REF_SEL				(138)
#define CLK_TOPCKGEN_MFGSC_REF_SEL				(139)
#define CLK_TOPCKGEN_CAMTG_SEL					(140)
#define CLK_TOPCKGEN_CAMTG2_SEL					(141)
#define CLK_TOPCKGEN_CAMTG3_SEL					(142)
#define CLK_TOPCKGEN_CAMTG4_SEL					(143)
#define CLK_TOPCKGEN_CAMTG5_SEL					(144)
#define CLK_TOPCKGEN_CAMTG6_SEL					(145)
#define CLK_TOPCKGEN_CAMTG7_SEL					(146)
#define CLK_TOPCKGEN_CAMTG8_SEL					(147)
#define CLK_TOPCKGEN_UART_SEL					(148)
#define CLK_TOPCKGEN_SPI_SEL					(149)
#define CLK_TOPCKGEN_MSDC50_0_HCLK_SEL				(150)
#define CLK_TOPCKGEN_MSDC_MACRO_SEL				(151)
#define CLK_TOPCKGEN_MSDC30_1_SEL				(152)
#define CLK_TOPCKGEN_MSDC30_2_SEL				(153)
#define CLK_TOPCKGEN_AUDIO_SEL					(154)
#define CLK_TOPCKGEN_AUD_INTBUS_SEL				(155)
#define CLK_TOPCKGEN_PWRAP_ULPOSC_SEL				(156)
#define CLK_TOPCKGEN_ATB_SEL					(157)
#define CLK_TOPCKGEN_DP_SEL					(158)
#define CLK_TOPCKGEN_DISP_PWM_SEL				(159)
#define CLK_TOPCKGEN_USB_TOP_SEL				(160)
#define CLK_TOPCKGEN_SSUSB_XHCI_SEL				(161)
#define CLK_TOPCKGEN_USB_TOP_1P_SEL				(162)
#define CLK_TOPCKGEN_SSUSB_XHCI_1P_SEL				(163)
#define CLK_TOPCKGEN_I2C_SEL					(164)
#define CLK_TOPCKGEN_SENINF_SEL					(165)
#define CLK_TOPCKGEN_SENINF1_SEL				(166)
#define CLK_TOPCKGEN_SENINF2_SEL				(167)
#define CLK_TOPCKGEN_SENINF3_SEL				(168)
#define CLK_TOPCKGEN_SENINF4_SEL				(169)
#define CLK_TOPCKGEN_SENINF5_SEL				(170)
#define CLK_TOPCKGEN_DXCC_SEL					(171)
#define CLK_TOPCKGEN_AUD_ENGEN1_SEL				(172)
#define CLK_TOPCKGEN_AUD_ENGEN2_SEL				(173)
#define CLK_TOPCKGEN_AES_UFSFDE_SEL				(174)
#define CLK_TOPCKGEN_UFS_SEL					(175)
#define CLK_TOPCKGEN_UFS_MBIST_SEL				(176)
#define CLK_TOPCKGEN_PEXTP_MBIST_SEL				(177)
#define CLK_TOPCKGEN_AUD_1_SEL					(178)
#define CLK_TOPCKGEN_VENC_SEL					(179)
#define CLK_TOPCKGEN_AUD_2_SEL					(180)
#define CLK_TOPCKGEN_ADSP_SEL					(181)
#define CLK_TOPCKGEN_DPMAIF_MAIN_SEL				(182)
#define CLK_TOPCKGEN_VDEC_SEL					(183)
#define CLK_TOPCKGEN_PWM_SEL					(184)
#define CLK_TOPCKGEN_AUDIO_H_SEL				(185)
#define CLK_TOPCKGEN_MCUPM_SEL					(186)
#define CLK_TOPCKGEN_SPMI_P_MST_SEL				(187)
#define CLK_TOPCKGEN_SPMI_M_MST_SEL				(188)
#define CLK_TOPCKGEN_TL_SEL					(189)
#define CLK_TOPCKGEN_MEM_SUB_SEL				(190)
#define CLK_TOPCKGEN_PERI_HF_FMEM_SEL				(191)
#define CLK_TOPCKGEN_UFS_HF_FMEM_SEL				(192)
#define CLK_TOPCKGEN_AES_MSDCFDE_SEL				(193)
#define CLK_TOPCKGEN_EMI_N_SEL					(194)
#define CLK_TOPCKGEN_EMI_S_SEL					(195)
#define CLK_TOPCKGEN_DSI_OCC_SEL				(196)
#define CLK_TOPCKGEN_DPTX_SEL					(197)
#define CLK_TOPCKGEN_CCU_AHB_SEL				(198)
#define CLK_TOPCKGEN_AP2CONN_HOST_SEL				(199)
#define CLK_TOPCKGEN_IMG1_SEL					(200)
#define CLK_TOPCKGEN_IPE_SEL					(201)
#define CLK_TOPCKGEN_CAM_SEL					(202)
#define CLK_TOPCKGEN_CCUSYS_SEL					(203)
#define CLK_TOPCKGEN_CAMTM_SEL					(204)
#define CLK_TOPCKGEN_SFLASH_SEL					(205)
#define CLK_TOPCKGEN_MCU_ACP_SEL				(206)
#define CLK_TOPCKGEN_TL_CK_SEL					(207)
#define CLK_TOPCKGEN_MFG_SEL_0					(208)
#define CLK_TOPCKGEN_MFG_SEL_1					(209)
#define CLK_TOPCKGEN_APLL_I2S0_MCK_SEL				(210)
#define CLK_TOPCKGEN_APLL_I2S1_MCK_SEL				(211)
#define CLK_TOPCKGEN_APLL_I2S2_MCK_SEL				(212)
#define CLK_TOPCKGEN_APLL_I2S3_MCK_SEL				(213)
#define CLK_TOPCKGEN_APLL_I2S4_MCK_SEL				(214)
#define CLK_TOPCKGEN_APLL_I2S5_MCK_SEL				(215)
#define CLK_TOPCKGEN_APLL_I2S6_MCK_SEL				(216)
#define CLK_TOPCKGEN_APLL_I2S7_MCK_SEL				(217)
#define CLK_TOPCKGEN_APLL_I2S8_MCK_SEL				(218)
#define CLK_TOPCKGEN_APLL_I2S9_MCK_SEL				(219)
#define CLK_TOPCKGEN_APLL12_CK_DIV0				(220)
#define CLK_TOPCKGEN_APLL12_CK_DIV1				(221)
#define CLK_TOPCKGEN_APLL12_CK_DIV2				(222)
#define CLK_TOPCKGEN_APLL12_CK_DIV3				(223)
#define CLK_TOPCKGEN_APLL12_CK_DIV4				(224)
#define CLK_TOPCKGEN_APLL12_CK_DIV5				(225)
#define CLK_TOPCKGEN_APLL12_CK_DIV6				(226)
#define CLK_TOPCKGEN_APLL12_CK_DIV7				(227)
#define CLK_TOPCKGEN_APLL12_CK_DIV8				(228)
#define CLK_TOPCKGEN_APLL12_CK_DIV9				(229)
#define CLK_TOPCKGEN_APLL12_CK_DIVB				(230)
#define CLK_TOPCKGEN_PDN_MD_32K					(231)
#define CLK_TOPCKGEN_PDN_MD_26M					(232)
#define CLK_TOPCKGEN_PDN_CONN_32K				(233)
#define CLK_TOPCKGEN_PDN_CONN_26M				(234)
#define CLK_TOPCKGEN_APLL12_DIV0_PDN				(235)
#define CLK_TOPCKGEN_APLL12_DIV1_PDN				(236)
#define CLK_TOPCKGEN_APLL12_DIV2_PDN				(237)
#define CLK_TOPCKGEN_APLL12_DIV3_PDN				(238)
#define CLK_TOPCKGEN_APLL12_DIV4_PDN				(239)
#define CLK_TOPCKGEN_APLL12_DIVB_PDN				(240)
#define CLK_TOPCKGEN_APLL12_DIV5_PDN				(241)
#define CLK_TOPCKGEN_APLL12_DIV6_PDN				(242)
#define CLK_TOPCKGEN_APLL12_DIV7_PDN				(243)
#define CLK_TOPCKGEN_APLL12_DIV8_PDN				(244)
#define CLK_TOPCKGEN_APLL12_DIV9_PDN				(245)
#define CLK_TOPCKGEN_NR_CLK					246


#define CLK_ADSP_CORE0_CLK_EN					(0)
#define CLK_ADSP_CORE0_DBG_EN					(1)
#define CLK_ADSP_TIMER_EN					(2)
#define CLK_ADSP_DMA0_EN					(3)
#define CLK_ADSP_UART_EN					(4)
#define CLK_ADSP_UART_BCLK_CG					(5)
#define CLK_ADSP_NR_CLK						6

#define CLK_AFE_PDN_AFE						(0)
#define CLK_AFE_PDN_22M						(1)
#define CLK_AFE_PDN_24M						(2)
#define CLK_AFE_PDN_APLL2_TUNER					(3)
#define CLK_AFE_PDN_APLL_TUNER					(4)
#define CLK_AFE_PDN_TDM_CK					(5)
#define CLK_AFE_PDN_ADC						(6)
#define CLK_AFE_PDN_DAC						(7)
#define CLK_AFE_PDN_DAC_PREDIS					(8)
#define CLK_AFE_PDN_TML						(9)
#define CLK_AFE_PDN_NLE						(10)
#define CLK_AFE_PDN_GENERAL3_ASRC				(11)
#define CLK_AFE_PDN_CONNSYS_I2S_ASRC				(12)
#define CLK_AFE_PDN_GENERAL1_ASRC				(13)
#define CLK_AFE_PDN_GENERAL2_ASRC				(14)
#define CLK_AFE_PDN_DAC_HIRES					(15)
#define CLK_AFE_PDN_ADC_HIRES					(16)
#define CLK_AFE_PDN_ADC_HIRES_TML				(17)
#define CLK_AFE_PDN_ADDA6_ADC					(18)
#define CLK_AFE_PDN_ADDA6_ADC_HIRES				(19)
#define CLK_AFE_PDN_ADDA7_ADC					(20)
#define CLK_AFE_PDN_ADDA7_ADC_HIRES				(21)
#define CLK_AFE_PDN_3RD_DAC					(22)
#define CLK_AFE_PDN_3RD_DAC_PREDIS				(23)
#define CLK_AFE_PDN_3RD_DAC_TML					(24)
#define CLK_AFE_PDN_3RD_DAC_HIRES				(25)
#define CLK_AFE_I2S5_BCLK_SW_CG					(26)
#define CLK_AFE_I2S6_BCLK_SW_CG					(27)
#define CLK_AFE_I2S7_BCLK_SW_CG					(28)
#define CLK_AFE_I2S8_BCLK_SW_CG					(29)
#define CLK_AFE_I2S9_BCLK_SW_CG					(30)
#define CLK_AFE_ETDM_IN0_BCLK_SW_CG				(31)
#define CLK_AFE_ETDM_OUT0_BCLK_SW_CG				(32)
#define CLK_AFE_I2S1_BCLK_SW_CG					(33)
#define CLK_AFE_I2S2_BCLK_SW_CG					(34)
#define CLK_AFE_I2S3_BCLK_SW_CG					(35)
#define CLK_AFE_I2S4_BCLK_SW_CG					(36)
#define CLK_AFE_ETDM_IN1_BCLK_SW_CG				(37)
#define CLK_AFE_ETDM_OUT1_BCLK_SW_CG				(38)
#define CLK_AFE_NR_CLK						39

#define CLK_APU_ACX_CONFIG_AHB_CG				(0)
#define CLK_APU_ACX_CONFIG_AXI_CG				(1)
#define CLK_APU_ACX_CONFIG_ISP_CG				(2)
#define CLK_APU_ACX_CONFIG_CAM_ADL_CG				(3)
#define CLK_APU_ACX_CONFIG_IMG_ADL_CG				(4)
#define CLK_APU_ACX_CONFIG_EMI_26M_CG				(5)
#define CLK_APU_ACX_CONFIG_VPU_UDI_CG				(6)
#define CLK_APU_ACX_CONFIG_EDMA_0_CG				(7)
#define CLK_APU_ACX_CONFIG_EDMA_1_CG				(8)
#define CLK_APU_ACX_CONFIG_EDMAL_0_CG				(9)
#define CLK_APU_ACX_CONFIG_EDMAL_1_CG				(10)
#define CLK_APU_ACX_CONFIG_MNOC_CG				(11)
#define CLK_APU_ACX_CONFIG_TCM_CG				(12)
#define CLK_APU_ACX_CONFIG_MD32_CG				(13)
#define CLK_APU_ACX_CONFIG_IOMMU_0_CG				(14)
#define CLK_APU_ACX_CONFIG_IOMMU_1_CG				(15)
#define CLK_APU_ACX_CONFIG_MD32_32K_CG				(16)
#define CLK_APU_ACX_CONFIG_CPE_CG				(17)
#define CLK_APU_ACX_CONFIG_NR_CLK				18

#define CLK_APU_DLA_0_CONFIG_MDLA_CG0				(0)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG1				(1)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG2				(2)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG3				(3)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG4				(4)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG5				(5)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG6				(6)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG7				(7)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG8				(8)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG9				(9)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG10				(10)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG11				(11)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG12				(12)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG13				(13)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG14				(14)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG15				(15)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG16				(16)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG17				(17)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG18				(18)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG19				(19)
#define CLK_APU_DLA_0_CONFIG_MDLA_CG20				(20)
#define CLK_APU_DLA_0_CONFIG_APB_CG				(21)
#define CLK_APU_DLA_0_CONFIG_AXI_M_CG				(22)
#define CLK_APU_DLA_0_CONFIG_JTAG_CG				(23)
#define CLK_APU_DLA_0_CONFIG_NR_CLK				24

#define CLK_APU_DLA_1_CONFIG_MDLA_CG0				(0)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG1				(1)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG2				(2)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG3				(3)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG4				(4)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG5				(5)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG6				(6)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG7				(7)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG8				(8)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG9				(9)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG10				(10)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG11				(11)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG12				(12)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG13				(13)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG14				(14)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG15				(15)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG16				(16)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG17				(17)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG18				(18)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG19				(19)
#define CLK_APU_DLA_1_CONFIG_MDLA_CG20				(20)
#define CLK_APU_DLA_1_CONFIG_APB_CG				(21)
#define CLK_APU_DLA_1_CONFIG_AXI_M_CG				(22)
#define CLK_APU_DLA_1_CONFIG_JTAG_CG				(23)
#define CLK_APU_DLA_1_CONFIG_NR_CLK				24

#define CLK_APU_DLA_2_CONFIG_MDLA_CG0				(0)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG1				(1)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG2				(2)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG3				(3)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG4				(4)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG5				(5)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG6				(6)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG7				(7)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG8				(8)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG9				(9)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG10				(10)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG11				(11)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG12				(12)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG13				(13)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG14				(14)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG15				(15)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG16				(16)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG17				(17)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG18				(18)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG19				(19)
#define CLK_APU_DLA_2_CONFIG_MDLA_CG20				(20)
#define CLK_APU_DLA_2_CONFIG_APB_CG				(21)
#define CLK_APU_DLA_2_CONFIG_AXI_M_CG				(22)
#define CLK_APU_DLA_2_CONFIG_JTAG_CG				(23)
#define CLK_APU_DLA_2_CONFIG_NR_CLK				24

#define CLK_APU_DLA_3_CONFIG_MDLA_CG0				(0)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG1				(1)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG2				(2)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG3				(3)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG4				(4)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG5				(5)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG6				(6)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG7				(7)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG8				(8)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG9				(9)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG10				(10)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG11				(11)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG12				(12)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG13				(13)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG14				(14)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG15				(15)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG16				(16)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG17				(17)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG18				(18)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG19				(19)
#define CLK_APU_DLA_3_CONFIG_MDLA_CG20				(20)
#define CLK_APU_DLA_3_CONFIG_APB_CG				(21)
#define CLK_APU_DLA_3_CONFIG_AXI_M_CG				(22)
#define CLK_APU_DLA_3_CONFIG_JTAG_CG				(23)
#define CLK_APU_DLA_3_CONFIG_NR_CLK				24

#define CLK_APU_RCX_CONFIG_AXI_CG				(0)
#define CLK_APU_RCX_CONFIG_MNOC_CG				(1)
#define CLK_APU_RCX_CONFIG_UP_CG				(2)
#define CLK_APU_RCX_CONFIG_IOMMU_0_CG				(3)
#define CLK_APU_RCX_CONFIG_IOMMU_1_CG				(4)
#define CLK_APU_RCX_CONFIG_CPE_26M_CG				(5)
#define CLK_APU_RCX_CONFIG_EMI_26M_CG				(6)
#define CLK_APU_RCX_CONFIG_MD32_CG				(7)
#define CLK_APU_RCX_CONFIG_MD32_32K_CG				(8)
#define CLK_APU_RCX_CONFIG_NR_CLK				9

#define CLK_APU_RCX_VCORE_CONFIG_AHB_CG				(0)
#define CLK_APU_RCX_VCORE_CONFIG_AXI_CG				(1)
#define CLK_APU_RCX_VCORE_CONFIG_ADL_CG				(2)
#define CLK_APU_RCX_VCORE_CONFIG_QOS_CG				(3)
#define CLK_APU_RCX_VCORE_CONFIG_NR_CLK				4

#define CLK_CAMSYS_MRAW_CAMTG_CGPDN				(0)
#define CLK_CAMSYS_MRAW_MRAW0_CGPDN				(1)
#define CLK_CAMSYS_MRAW_MRAW1_CGPDN				(2)
#define CLK_CAMSYS_MRAW_MRAW2_CGPDN				(3)
#define CLK_CAMSYS_MRAW_MRAW3_CGPDN				(4)
#define CLK_CAMSYS_MRAW_PDA0_CGPDN				(5)
#define CLK_CAMSYS_MRAW_PDA1_CGPDN				(6)
#define CLK_CAMSYS_MRAW_LARBX_CGPDN				(7)
#define CLK_CAMSYS_MRAW_NR_CLK					8

#define CLK_CAMSYS_RAWA_LARBX_CGPDN				(0)
#define CLK_CAMSYS_RAWA_CAM_CGPDN				(1)
#define CLK_CAMSYS_RAWA_CAMTG_CGPDN				(2)
//#define CLK_CAMSYS_RAWA_LARBX_CGPDN				(3)
//#define CLK_CAMSYS_RAWA_CAM_CGPDN				(4)
//#define CLK_CAMSYS_RAWA_CAMTG_CGPDN				(5)
#define CLK_CAMSYS_RAWA_NR_CLK					3//6

#define CLK_CAMSYS_RAWB_LARBX_CGPDN				(0)
#define CLK_CAMSYS_RAWB_CAM_CGPDN				(1)
#define CLK_CAMSYS_RAWB_CAMTG_CGPDN				(2)
//#define CLK_CAMSYS_RAWB_LARBX_CGPDN				(3)
//#define CLK_CAMSYS_RAWB_CAM_CGPDN				(4)
//#define CLK_CAMSYS_RAWB_CAMTG_CGPDN				(5)
#define CLK_CAMSYS_RAWB_NR_CLK					3//6

#define CLK_CAMSYS_RAWC_LARBX_CGPDN				(0)
#define CLK_CAMSYS_RAWC_CAM_CGPDN				(1)
#define CLK_CAMSYS_RAWC_CAMTG_CGPDN				(2)
//#define CLK_CAMSYS_RAWC_LARBX_CGPDN				(3)
//#define CLK_CAMSYS_RAWC_CAM_CGPDN				(4)
//#define CLK_CAMSYS_RAWC_CAMTG_CGPDN				(5)
#define CLK_CAMSYS_RAWC_NR_CLK					3//6

#define CLK_CAMSYS_YUVA_LARBX_CGPDN				(0)
#define CLK_CAMSYS_YUVA_CAM_CGPDN				(1)
#define CLK_CAMSYS_YUVA_CAMTG_CGPDN				(2)
//#define CLK_CAMSYS_YUVA_LARBX_CGPDN				(3)
//#define CLK_CAMSYS_YUVA_CAM_CGPDN				(4)
//#define CLK_CAMSYS_YUVA_CAMTG_CGPDN				(5)
#define CLK_CAMSYS_YUVA_NR_CLK					3//6

#define CLK_CAMSYS_YUVB_LARBX_CGPDN				(0)
#define CLK_CAMSYS_YUVB_CAM_CGPDN				(1)
#define CLK_CAMSYS_YUVB_CAMTG_CGPDN				(2)
//#define CLK_CAMSYS_YUVB_LARBX_CGPDN				(3)
//#define CLK_CAMSYS_YUVB_CAM_CGPDN				(4)
//#define CLK_CAMSYS_YUVB_CAMTG_CGPDN				(5)
#define CLK_CAMSYS_YUVB_NR_CLK					3//6

#define CLK_CAMSYS_YUVC_LARBX_CGPDN				(0)
#define CLK_CAMSYS_YUVC_CAM_CGPDN				(1)
#define CLK_CAMSYS_YUVC_CAMTG_CGPDN				(2)
//#define CLK_CAMSYS_YUVC_LARBX_CGPDN				(3)
//#define CLK_CAMSYS_YUVC_CAM_CGPDN				(4)
//#define CLK_CAMSYS_YUVC_CAMTG_CGPDN				(5)
#define CLK_CAMSYS_YUVC_NR_CLK					3//6

#define CLK_CAM_MAIN_R1A_CAMTG_CG_CON			(0)
#define CLK_CAM_MAIN_R1A_SENINF_CG_CON			(1)
#define CLK_CAM_MAIN_R1A_GCAMSVA_CG_CON			(2)
#define CLK_CAM_MAIN_R1A_GCAMSVB_CG_CON			(3)
#define CLK_CAM_MAIN_R1A_GCAMSVC_CG_CON			(4)
#define CLK_CAM_MAIN_R1A_GCAMSVD_CG_CON			(5)
#define CLK_CAM_MAIN_R1A_GCAMSVE_CG_CON			(6)
#define CLK_CAM_MAIN_R1A_GCAMSVF_CG_CON			(7)
#define CLK_CAM_MAIN_R1A_GCAMSVG_CG_CON			(8)
#define CLK_CAM_MAIN_R1A_GCAMSVH_CG_CON			(9)
#define CLK_CAM_MAIN_R1A_CAMSVI_CG_CON			(10)
#define CLK_CAM_MAIN_R1A_GCAMSVJ_CG_CON			(11)
#define CLK_CAM_MAIN_R1A_CAMSV_TOP_CG_CON		(12)
#define CLK_CAM_MAIN_R1A_CAMSV_CQ_A_CG_CON		(13)
#define CLK_CAM_MAIN_R1A_CAMSV_CQ_B_CG_CON		(14)
#define CLK_CAM_MAIN_R1A_CAMSV_CQ_C_CG_CON		(15)
#define CLK_CAM_MAIN_R1A_ADL_CG_CON			(16)
#define CLK_CAM_MAIN_R1A_ASG_CG_CON			(17)
#define CLK_CAM_MAIN_R1A_PDA0_CG_CON			(18)
#define CLK_CAM_MAIN_R1A_PDA1_CG_CON			(19)
#define CLK_CAM_MAIN_R1A_PDA2_CG_CON			(20)
#define CLK_CAM_MAIN_R1A_FAKE_ENG_CG_CON		(21)
#define CLK_CAM_MAIN_R1A_LARB13_CG_CON			(22)
#define CLK_CAM_MAIN_R1A_LARB14_CG_CON			(23)
#define CLK_CAM_MAIN_R1A_CAM_CG_CON				(24)
#define CLK_CAM_MAIN_R1A_CAM_SUBA_CG_CON			(25)
#define CLK_CAM_MAIN_R1A_CAM_SUBB_CG_CON			(26)
#define CLK_CAM_MAIN_R1A_CAM_SUBC_CG_CON			(27)
#define CLK_CAM_MAIN_R1A_CAM_MRAW_CG_CON			(28)
#define CLK_CAM_MAIN_R1A_CAM2MM0_GALS_CG_CON		(29)
#define CLK_CAM_MAIN_R1A_CAM2MM1_GALS_CG_CON		(30)
#define CLK_CAM_MAIN_R1A_CAM2SYS_GALS_CG_CON		(31)
#define CLK_CAM_MAIN_R1A_NR_CLK					32

#define CLK_CCU_MAIN_LARB19_CGPDN				(0)
#define CLK_CCU_MAIN_AHB_CGPDN					(1)
#define CLK_CCU_MAIN_CCUSYS_CCU0_CGPDN				(2)
#define CLK_CCU_MAIN_CCUSYS_CCU1_CGPDN				(3)
#define CLK_CCU_MAIN_NR_CLK					4

#define CLK_DIP_NR_DIP1_LARB15_CGPDN				(0)
#define CLK_DIP_NR_DIP1_DIP_NR_CGPDN				(1)
#define CLK_DIP_NR_DIP1_NR_CLK					2

#define CLK_DIP_TOP_DIP1_LARB10_CGPDN				(0)
#define CLK_DIP_TOP_DIP1_DIP_TOP_CGPDN				(1)
#define CLK_DIP_TOP_DIP1_NR_CLK					2

#define CLK_DISPSYS_CONFIG_DISP_MUTEX				(0)
#define CLK_DISPSYS_CONFIG_DISP_OVL0				(1)
#define CLK_DISPSYS_CONFIG_DISP_MERGE0				(2)
#define CLK_DISPSYS_CONFIG_DISP_FAKE_ENG0			(3)
#define CLK_DISPSYS_CONFIG_INLINEROT				(4)
#define CLK_DISPSYS_CONFIG_DISP_WDMA0				(5)
#define CLK_DISPSYS_CONFIG_DISP_FAKE_ENG1			(6)
#define CLK_DISPSYS_CONFIG_DISP_DPI0				(7)
#define CLK_DISPSYS_CONFIG_DISP_OVL0_2L_NWCG			(8)
#define CLK_DISPSYS_CONFIG_DISP_RDMA0				(9)
#define CLK_DISPSYS_CONFIG_DISP_RDMA1				(10)
#define CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC0			(11)
#define CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC1			(12)
#define CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC2			(13)
#define CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC0			(14)
#define CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC1			(15)
#define CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC2			(16)
#define CLK_DISPSYS_CONFIG_DISP_RSZ0				(17)
#define CLK_DISPSYS_CONFIG_DISP_COLOR0				(18)
#define CLK_DISPSYS_CONFIG_DISP_CCORR0				(19)
#define CLK_DISPSYS_CONFIG_DISP_CCORR1				(20)
#define CLK_DISPSYS_CONFIG_DISP_AAL0				(21)
#define CLK_DISPSYS_CONFIG_DISP_GAMMA0				(22)
#define CLK_DISPSYS_CONFIG_DISP_POSTMASK0			(23)
#define CLK_DISPSYS_CONFIG_DISP_DITHER0				(24)
#define CLK_DISPSYS_CONFIG_DISP_CM0				(25)
#define CLK_DISPSYS_CONFIG_DISP_SPR0				(26)
#define CLK_DISPSYS_CONFIG_DISP_DSC_WRAP0			(27)
#define CLK_DISPSYS_CONFIG_DISP_DSI0				(28)
#define CLK_DISPSYS_CONFIG_DISP_UFBC_WDMA0			(29)
#define CLK_DISPSYS_CONFIG_DISP_WDMA1				(30)
#define CLK_DISPSYS_CONFIG_DISP_DP_INTF0			(31)
#define CLK_DISPSYS_CONFIG_APB_BUS				(32)
#define CLK_DISPSYS_CONFIG_DISP_TDSHP0				(33)
#define CLK_DISPSYS_CONFIG_DISP_C3D0				(34)
#define CLK_DISPSYS_CONFIG_DISP_Y2R0				(35)
#define CLK_DISPSYS_CONFIG_DISP_MDP_AAL0			(36)
#define CLK_DISPSYS_CONFIG_DISP_CHIST0				(37)
#define CLK_DISPSYS_CONFIG_DISP_CHIST1				(38)
#define CLK_DISPSYS_CONFIG_DISP_OVL0_2L				(39)
#define CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC3			(40)
#define CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC3			(41)
#define CLK_DISPSYS_CONFIG_DISP_OVL1_2L				(42)
#define CLK_DISPSYS_CONFIG_DISP_OVL1_2L_NWCG			(43)
#define CLK_DISPSYS_CONFIG_SMI_SUB_COMM				(44)
#define CLK_DISPSYS_CONFIG_DSI_CLK				(45)
#define CLK_DISPSYS_CONFIG_DP_CLK				(46)
#define CLK_DISPSYS_CONFIG_NR_CLK				47

#define CLK_IMGSYS_MAIN_LARB9_CGPDN				(0)
#define CLK_IMGSYS_MAIN_TRAW0_CGPDN				(1)
#define CLK_IMGSYS_MAIN_TRAW1_CGPDN				(2)
#define CLK_IMGSYS_MAIN_VCORE_GALS_CGPDN			(3)
#define CLK_IMGSYS_MAIN_DIP0_CGPDN				(4)
#define CLK_IMGSYS_MAIN_WPE0_CGPDN				(5)
#define CLK_IMGSYS_MAIN_IPE_CGPDN				(6)
#define CLK_IMGSYS_MAIN_WPE1_CGPDN				(7)
#define CLK_IMGSYS_MAIN_WPE2_CGPDN				(8)
#define CLK_IMGSYS_MAIN_ADL_LARB_CGPDN				(9)
#define CLK_IMGSYS_MAIN_ADL_TOP0_CGPDN				(10)
#define CLK_IMGSYS_MAIN_ADL_TOP1_CGPDN				(11)
#define CLK_IMGSYS_MAIN_GALS_CGPDN				(12)
#define CLK_IMGSYS_MAIN_NR_CLK					13

#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C10_CG			(0)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C11_CG			(1)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C12_CG			(2)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C13_CG			(3)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C1_CG			(4)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C2_CG			(5)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C3_CG			(6)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C4_CG			(7)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C7_CG			(8)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C8_CG			(9)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C9_CG			(10)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C0_CG			(11)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C5_CG			(12)
#define CLK_IMP_IIC_WRAP_AP_CLOCK_I2C6_CG			(13)
#define CLK_IMP_IIC_WRAP_NR_CLK					14

#define CLK_INFRACFG_AO_CGEN_PRE_INFRA_BUS_HRE_SYS_CLK		(0)
#define CLK_INFRACFG_AO_INFRA_DCM_RG_FORCE_CLKOFF		(1)
#define CLK_INFRACFG_AO_THERM_CG				(2)
#define CLK_INFRACFG_AO_CQ_DMA_FPC				(3)
#define CLK_INFRACFG_AO_TRNG_CG					(4)
#define CLK_INFRACFG_AO_CPUM_CG					(5)
#define CLK_INFRACFG_AO_CCIF1_AP_CG				(6)
#define CLK_INFRACFG_AO_CCIF1_MD_CG				(7)
#define CLK_INFRACFG_AO_CCIF_AP_CG				(8)
#define CLK_INFRACFG_AO_DEBUGSYS_CG				(9)
#define CLK_INFRACFG_AO_CCIF_MD_CG				(10)
#define CLK_INFRACFG_AO_DXCC_SEC_CORE_CG			(11)
#define CLK_INFRACFG_AO_DXCC_AO_CG				(12)
#define CLK_INFRACFG_AO_DBG_TRACE_CG				(13)
#define CLK_INFRACFG_AO_CLDMA_BCLK_CK				(14)
#define CLK_INFRACFG_AO_CQ_DMA_CG				(15)
#define CLK_INFRACFG_AO_CCIF5_AP_CG				(16)
#define CLK_INFRACFG_AO_CCIF5_MD_CG				(17)
#define CLK_INFRACFG_AO_CCIF2_AP_CG				(18)
#define CLK_INFRACFG_AO_CCIF2_MD_CG				(19)
#define CLK_INFRACFG_AO_CCIF3_AP_CG				(20)
#define CLK_INFRACFG_AO_CCIF3_MD_CG				(21)
#define CLK_INFRACFG_AO_FBIST2FPC_CG				(22)
#define CLK_INFRACFG_AO_DEVICE_APC_SYNC_CG			(23)
#define CLK_INFRACFG_AO_DPMAIF_MAIN_CG				(24)
#define CLK_INFRACFG_AO_CCIF4_AP_CG				(25)
#define CLK_INFRACFG_AO_CCIF4_MD_CG				(26)
#define CLK_INFRACFG_AO_RG_MMW_DPMAIF_F26M_CK_CG		(27)
#define CLK_INFRACFG_AO_RG_HF_FMEM_SUB_CK_CG			(28)
#define CLK_INFRACFG_AO_NR_CLK					29

#define CLK_IPESYS_DPE_CGPDN					(0)
#define CLK_IPESYS_FDVT_CGPDN					(1)
#define CLK_IPESYS_ME_CGPDN					(2)
#define CLK_IPESYS_IPESYS_TOP_CGPDN				(3)
#define CLK_IPESYS_SMI_LARB12_CGPDN				(4)
#define CLK_IPESYS_FDVT1_CGPDN					(5)
#define CLK_IPESYS_NR_CLK					6

#define CLK_MDPSYS1_CONFIG_MDP_MUTEX0				(0)
#define CLK_MDPSYS1_CONFIG_APB_BUS				(1)
#define CLK_MDPSYS1_CONFIG_MDP_RDMA0				(2)
#define CLK_MDPSYS1_CONFIG_MDP_FG0				(3)
#define CLK_MDPSYS1_CONFIG_MDP_HDR0				(4)
#define CLK_MDPSYS1_CONFIG_MDP_AAL0				(5)
#define CLK_MDPSYS1_CONFIG_MDP_RSZ0				(6)
#define CLK_MDPSYS1_CONFIG_MDP_TDSHP0				(7)
#define CLK_MDPSYS1_CONFIG_MDP_COLOR0				(8)
#define CLK_MDPSYS1_CONFIG_MDP_WROT0				(9)
#define CLK_MDPSYS1_CONFIG_MDP_FAKE_ENG0			(10)
#define CLK_MDPSYS1_CONFIG_IMG_DL_RELAY0			(11)
#define CLK_MDPSYS1_CONFIG_IMG_DL_RELAY1			(12)
#define CLK_MDPSYS1_CONFIG_MDP_RDMA1				(13)
#define CLK_MDPSYS1_CONFIG_MDP_HDR1				(14)
#define CLK_MDPSYS1_CONFIG_MDP_AAL1				(15)
#define CLK_MDPSYS1_CONFIG_MDP_RSZ1				(16)
#define CLK_MDPSYS1_CONFIG_MDP_TDSHP1				(17)
#define CLK_MDPSYS1_CONFIG_MDP_COLOR1				(18)
#define CLK_MDPSYS1_CONFIG_MDP_WROT1				(19)
#define CLK_MDPSYS1_CONFIG_MDP_RSZ2				(20)
#define CLK_MDPSYS1_CONFIG_MDP_WROT2				(21)
#define CLK_MDPSYS1_CONFIG_MDP_DLO_ASYNC0			(22)
#define CLK_MDPSYS1_CONFIG_MDP_RSZ3				(23)
#define CLK_MDPSYS1_CONFIG_MDP_WROT3				(24)
#define CLK_MDPSYS1_CONFIG_MDP_DLO_ASYNC1			(25)
#define CLK_MDPSYS1_CONFIG_MDP_SMI0					(26)
#define CLK_MDPSYS1_CONFIG_MDP_HRE_TOP_MDPSYS		(27)
#define CLK_MDPSYS1_CONFIG_NR_CLK				28

#define CLK_MDPSYS_CONFIG_MDP_MUTEX0				(0)
#define CLK_MDPSYS_CONFIG_APB_BUS				(1)
#define CLK_MDPSYS_CONFIG_MDP_RDMA0				(2)
#define CLK_MDPSYS_CONFIG_MDP_FG0				(3)
#define CLK_MDPSYS_CONFIG_MDP_HDR0				(4)
#define CLK_MDPSYS_CONFIG_MDP_AAL0				(5)
#define CLK_MDPSYS_CONFIG_MDP_RSZ0				(6)
#define CLK_MDPSYS_CONFIG_MDP_TDSHP0				(7)
#define CLK_MDPSYS_CONFIG_MDP_COLOR0				(8)
#define CLK_MDPSYS_CONFIG_MDP_WROT0				(9)
#define CLK_MDPSYS_CONFIG_MDP_FAKE_ENG0				(10)
#define CLK_MDPSYS_CONFIG_IMG_DL_RELAY0				(11)
#define CLK_MDPSYS_CONFIG_IMG_DL_RELAY1				(12)
#define CLK_MDPSYS_CONFIG_MDP_RDMA1				(13)
#define CLK_MDPSYS_CONFIG_MDP_HDR1				(14)
#define CLK_MDPSYS_CONFIG_MDP_AAL1				(15)
#define CLK_MDPSYS_CONFIG_MDP_RSZ1				(16)
#define CLK_MDPSYS_CONFIG_MDP_TDSHP1				(17)
#define CLK_MDPSYS_CONFIG_MDP_COLOR1				(18)
#define CLK_MDPSYS_CONFIG_MDP_WROT1				(19)
#define CLK_MDPSYS_CONFIG_MDP_RSZ2				(20)
#define CLK_MDPSYS_CONFIG_MDP_WROT2				(21)
#define CLK_MDPSYS_CONFIG_MDP_DLO_ASYNC0			(22)
#define CLK_MDPSYS_CONFIG_MDP_RSZ3				(23)
#define CLK_MDPSYS_CONFIG_MDP_WROT3				(24)
#define CLK_MDPSYS_CONFIG_MDP_DLO_ASYNC1			(25)
#define CLK_MDPSYS_CONFIG_MDP_SMI0				(26)
#define CLK_MDPSYS_CONFIG_MDP_HRE_TOP_MDPSYS	(27)
#define CLK_MDPSYS_CONFIG_NR_CLK				28

#define CLK_MFG_TOP_CONFIG_BG3D_PDN				(0)
#define CLK_MFG_TOP_CONFIG_NR_CLK				1

#define CLK_PERICFG_AO_PERI_UART0_CG				(0)
#define CLK_PERICFG_AO_PERI_UART1_CG				(1)
#define CLK_PERICFG_AO_PERI_UART2_CG				(2)
#define CLK_PERICFG_AO_PERI_UART3_CG				(3)
#define CLK_PERICFG_AO_PERI_PWM_HCLK_CG				(4)
#define CLK_PERICFG_AO_PERI_PWM_BCLK_CG				(5)
#define CLK_PERICFG_AO_PERI_PWM_FBCLK1_CG			(6)
#define CLK_PERICFG_AO_PERI_PWM_FBCLK2_CG			(7)
#define CLK_PERICFG_AO_PERI_PWM_FBCLK3_CG			(8)
#define CLK_PERICFG_AO_PERI_PWM_FBCLK4_CG			(9)
#define CLK_PERICFG_AO_PERI_BTIF_BCLK_CG			(10)
#define CLK_PERICFG_AO_PERI_DISP_PWM0_CG			(11)
#define CLK_PERICFG_AO_PERI_DISP_PWM1_CG			(12)
#define CLK_PERICFG_AO_PERI_SPI0_BCLK_CG			(13)
#define CLK_PERICFG_AO_PERI_SPI1_BCLK_CG			(14)
#define CLK_PERICFG_AO_PERI_SPI2_BCLK_CG			(15)
#define CLK_PERICFG_AO_PERI_SPI3_BCLK_CG			(16)
#define CLK_PERICFG_AO_PERI_SPI4_BCLK_CG			(17)
#define CLK_PERICFG_AO_PERI_SPI5_BCLK_CG			(18)
#define CLK_PERICFG_AO_PERI_SPI6_BCLK_CG			(19)
#define CLK_PERICFG_AO_PERI_SPI7_BCLK_CG			(20)
#define CLK_PERICFG_AO_PERI_SPI0_HCLK_CG			(21)
#define CLK_PERICFG_AO_PERI_SPI1_HCLK_CG			(22)
#define CLK_PERICFG_AO_PERI_SPI2_HCLK_CG			(23)
#define CLK_PERICFG_AO_PERI_SPI3_HCLK_CG			(24)
#define CLK_PERICFG_AO_PERI_SPI4_HCLK_CG			(25)
#define CLK_PERICFG_AO_PERI_SPI5_HCLK_CG			(26)
#define CLK_PERICFG_AO_PERI_SPI6_HCLK_CG			(27)
#define CLK_PERICFG_AO_PERI_SPI7_HCLK_CG			(28)
#define CLK_PERICFG_AO_PERI_FSFLASH_CG				(29)
#define CLK_PERICFG_AO_PERI_FSFLASH_FCLK_CG			(30)
#define CLK_PERICFG_AO_PERI_FSFLASH_HCLK_CG			(31)
#define CLK_PERICFG_AO_PERI_IIC_CG				(32)
#define CLK_PERICFG_AO_PERI_APDMA_CG				(33)
#define CLK_PERICFG_AO_PERI_SSUSB_PCLK_CG			(34)
#define CLK_PERICFG_AO_PERI_SSUSB_REF_CG			(35)
#define CLK_PERICFG_AO_PERI_SSUSB_FRMCNT_CG			(36)
#define CLK_PERICFG_AO_PERI_SSUSB_PHY_CG			(37)
#define CLK_PERICFG_AO_PERI_SSUSB_SYS_CG			(38)
#define CLK_PERICFG_AO_PERI_SSUSB_XHCI_CG			(39)
#define CLK_PERICFG_AO_PERI_SSUSB_DMA_BUS_CG			(40)
#define CLK_PERICFG_AO_PERI_SSUSB_MCU_BUS_CG			(41)
#define CLK_PERICFG_AO_PERI_SSUSB1_REF_CG			(42)
#define CLK_PERICFG_AO_PERI_SSUSB1_FRMCNT_CG			(43)
#define CLK_PERICFG_AO_PERI_SSUSB1_PHY_CG			(44)
#define CLK_PERICFG_AO_PERI_SSUSB1_SYS_CG			(45)
#define CLK_PERICFG_AO_PERI_SSUSB1_XHCI_CG			(46)
#define CLK_PERICFG_AO_PERI_SSUSB1_DMA_BUS_CG			(47)
#define CLK_PERICFG_AO_PERI_SSUSB1_MCU_BUS_CG			(48)
#define CLK_PERICFG_AO_PERI_MSDC1_S_CG				(49)
#define CLK_PERICFG_AO_PERI_MSDC1_H_CG				(50)
#define CLK_PERICFG_AO_PERI_MSDC2_S_CG				(51)
#define CLK_PERICFG_AO_PERI_MSDC2_H_CG				(52)
#define CLK_PERICFG_AO_PERI_PCIE0_26M_CG			(53)
#define CLK_PERICFG_AO_PERI_PCIE0_250M_CG			(54)
#define CLK_PERICFG_AO_PERI_PCIE0_GFMUX_CG			(55)
#define CLK_PERICFG_AO_PERI_PCIE1_26M_CG			(56)
#define CLK_PERICFG_AO_PERI_PCIE1_250M_CG			(57)
#define CLK_PERICFG_AO_PERI_PCIE1_GFMUX_CG			(58)
#define CLK_PERICFG_AO_PERI_PCIE0_MEM_CG			(59)
#define CLK_PERICFG_AO_PERI_PCIE1_MEM_CLR			(60)
#define CLK_PERICFG_AO_PERI_PCIE0_PCIE1_HCLK_CLR		(61)
#define CLK_PERICFG_AO_NR_CLK					62

#define CLK_VDEC_GCON_BASE_VDEC_CKEN				(0)
#define CLK_VDEC_GCON_BASE_VDEC_ACTIVE				(1)
#define CLK_VDEC_GCON_BASE_VDEC_CKEN_ENG			(2)
#define CLK_VDEC_GCON_BASE_LAT_CKEN				(3)
#define CLK_VDEC_GCON_BASE_LAT_ACTIVE				(4)
#define CLK_VDEC_GCON_BASE_LAT_CKEN_ENG				(5)
#define CLK_VDEC_GCON_BASE_LARB1_CKEN				(6)
#define CLK_VDEC_GCON_BASE_NR_CLK				7

#define CLK_VDEC_SOC_GCON_BASE_VDEC_CKEN			(0)
#define CLK_VDEC_SOC_GCON_BASE_VDEC_ACTIVE			(1)
#define CLK_VDEC_SOC_GCON_BASE_VDEC_CKEN_ENG			(2)
#define CLK_VDEC_SOC_GCON_BASE_LAT_CKEN				(3)
#define CLK_VDEC_SOC_GCON_BASE_LAT_ACTIVE			(4)
#define CLK_VDEC_SOC_GCON_BASE_LAT_CKEN_ENG			(5)
#define CLK_VDEC_SOC_GCON_BASE_MINI_MDP_CKEN		(6)
#define CLK_VDEC_SOC_GCON_BASE_LARB1_CKEN			(7)
#define CLK_VDEC_SOC_GCON_BASE_NR_CLK				8

#define CLK_VENC_GCON_CKE1_VENC					(0)
#define CLK_VENC_GCON_CKE2_JPGENC				(1)
#define CLK_VENC_GCON_CKE3_JPGDEC				(2)
#define CLK_VENC_GCON_CKE4_JPGDEC_C1				(3)
#define CLK_VENC_GCON_CKE0_LARB				(4)
#define CLK_VENC_GCON_CKE5_GALS				(5)
#define CLK_VENC_GCON_CKE6_GALS_SRAM		(6)
#define CLK_VENC_GCON_NR_CLK					7

#define CLK_VENC_GCON_CORE1_CKE1_VENC				(0)
#define CLK_VENC_GCON_CORE1_CKE2_JPGENC				(1)
#define CLK_VENC_GCON_CORE1_CKE3_JPGDEC				(2)
#define CLK_VENC_GCON_CORE1_CKE4_JPGDEC_C1			(3)
#define CLK_VENC_GCON_CORE1_CKE0_LARB			(4)
#define CLK_VENC_GCON_CORE1_CKE5_GALS			(5)
#define CLK_VENC_GCON_CORE1_CKE6_GALS_SRAM		(6)
#define CLK_VENC_GCON_CORE1_NR_CLK				7

#define CLK_WPE1_DIP1_LARB11_CGPDN				(0)
#define CLK_WPE1_DIP1_WPE_CGPDN					(1)
#define CLK_WPE1_DIP1_NR_CLK					2

#define CLK_WPE2_DIP1_LARB11_CGPDN				(0)
#define CLK_WPE2_DIP1_WPE_CGPDN					(1)
#define CLK_WPE2_DIP1_NR_CLK					2

#define CLK_WPE3_DIP1_LARB11_CGPDN				(0)
#define CLK_WPE3_DIP1_WPE_CGPDN					(1)
#define CLK_WPE3_DIP1_NR_CLK					2

#define CLK_MMINFRA_CONFIG_GCE_D				(0)
#define CLK_MMINFRA_CONFIG_GCE_M				(1)
#define CLK_MMINFRA_CONFIG_SMI					(2)
#define CLK_MMINFRA_CONFIG_GCE_26M				(3)
#define CLK_MMINFRA_CONFIG_NR_CLK				4
#endif /* _DT_BINDINGS_CLK_MT6983_H */
