.. # Template modified  by Patrick Lehmann
     * removed automodule on top, because private members are activated for autodoc (no doubled documentation).
     * Made sections like 'submodules' bold text, but no headlines to reduce number of ToC levels.

===============================
``pyEDAA.ProjectModel.Verilog``
===============================

.. py:module:: pyEDAA.ProjectModel.Verilog


.. currentmodule:: pyEDAA.ProjectModel.Verilog


**Classes**

- :py:class:`ValueChangeDumpFile`:
  Verilog's waveform file (``*.vcd``) for exchanging value changes as defined by IEEE Std. 1364.


.. autoclass:: ValueChangeDumpFile
   :members:

   .. rubric:: Inheritance
   .. inheritance-diagram:: ValueChangeDumpFile
      :parts: 1
