INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HDL_programs/Vivado_Gates/Vivado_Gates.srcs/sim_1/new/and_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_and_gate
