// Seed: 800137338
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4,
    output supply0 id_5,
    output wor id_6,
    input tri id_7,
    input wire id_8,
    input supply0 id_9
);
  wire id_11;
  wire id_12;
  parameter [1 : 1] id_13 = -1'b0 - 1;
  wire id_14;
  logic [7:0] id_15;
  wire id_16;
  ;
  bit [~  -1 'b0 : -1] id_17, id_18, id_19, \id_20 , id_21, id_22;
  reg id_23;
  reg id_24 = id_14 + -1'b0 ^ id_7;
  always begin : LABEL_0
    forever begin : LABEL_1
      id_15[-1] = 1 - "";
      if (1) begin : LABEL_2
        id_23 <= 1;
      end
      id_22 <= id_15;
      {-1, -1 - -1, -1} = -1'b0;
      id_24 = "";
    end
  end
  genvar id_25;
  logic id_26 = 1;
  assign id_26 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    input supply0 id_6
    , id_28,
    input tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    output supply0 id_11
    , id_29,
    output tri0 id_12
    , id_30,
    input supply0 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input wire id_16,
    output wor id_17,
    input supply0 id_18,
    input supply1 id_19,
    output tri id_20,
    input supply1 id_21,
    inout wor id_22,
    input tri id_23,
    input uwire id_24,
    input tri0 id_25,
    input wand id_26
    , id_31
);
  wire id_32;
  assign id_4  = id_1;
  assign id_17 = -1;
  module_0 modCall_1 (
      id_6,
      id_23,
      id_10,
      id_6,
      id_11,
      id_17,
      id_20,
      id_19,
      id_7,
      id_21
  );
endmodule
