#ifndef __SYSMGR_IOCTL_EXPECTATIONS_H__
#define __SYSMGR_IOCTL_EXPECTATIONS_H__

#include <map>
#include <optional>

#include "sysmgr.h"

std::map<sysmgr_ioctl_op_t, std::optional<int32_t>> sysmgr_ioctl_expectations = {
    {IOCTL_SYSMGR_GET_SILICON_ID1, (0x00030000)},
    {IOCTL_SYSMGR_GET_SILICON_ID2, (0x00000000)},
    {IOCTL_SYSMGR_GET_WDDBG, (0x00000000)}, // Reset value 0x88080808, Simics reports 0x0
    {IOCTL_SYSMGR_SET_WDDBG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_MPU_STATUS, (0x00000000)},
    {IOCTL_SYSMGR_GET_SDMMC_L3_MASTER, (0x00000000)}, // Reset value 0x0000F000, Simics reports 0x0
    {IOCTL_SYSMGR_SET_SDMMC_L3_MASTER, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_L3_MASTER, (0x00000000)}, // Reset value 0x0C000C00, Simics reports 0x0
    {IOCTL_SYSMGR_SET_NAND_L3_MASTER, (std::nullopt)},
    {IOCTL_SYSMGR_GET_USB0_L3_MASTER, (0x00000000)}, // Reset value 0x00003001, Simics reports 0x0
    {IOCTL_SYSMGR_SET_USB0_L3_MASTER, (std::nullopt)},
    {IOCTL_SYSMGR_GET_USB1_L3_MASTER, (0x00000000)}, // Reset value 0x0000F000, Simics reports 0x0
    {IOCTL_SYSMGR_SET_USB1_L3_MASTER, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_GLOBAL, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN_GLOBAL, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN0, (0x00000000)}, // Reset value 0x3, Simics reports 0x0
    {IOCTL_SYSMGR_SET_TSN0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN1, (0x00000000)}, // Reset value 0x3, Simics reports 0x0
    {IOCTL_SYSMGR_SET_TSN1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN2, (0x00000000)}, // Reset value 0x3, Simics reports 0x0
    {IOCTL_SYSMGR_SET_TSN2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN0_ACE, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN0_ACE, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN1_ACE, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN1_ACE, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN2_ACE, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN2_ACE, (std::nullopt)},
    {IOCTL_SYSMGR_GET_FPGA_BRIDGE_CTRL, (0x00000000)},
    {IOCTL_SYSMGR_SET_FPGA_BRIDGE_CTRL, (std::nullopt)},
    {IOCTL_SYSMGR_GET_FPGA_INTF_EN1, (0x00000000)}, // Reset value 0x01010110, Simics reports 0x0
    {IOCTL_SYSMGR_SET_FPGA_INTF_EN1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_FPGA_INTF_EN2, (0x00000000)},
    {IOCTL_SYSMGR_SET_FPGA_INTF_EN2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_FPGA_INTF_EN3, (0x00000000)},
    {IOCTL_SYSMGR_SET_FPGA_INTF_EN3, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DMAC0_L3_MASTER, (0x00000000)}, // Reset value 0x0000F000, Simics reports 0x0
    {IOCTL_SYSMGR_SET_DMAC0_L3_MASTER, (std::nullopt)},
    {IOCTL_SYSMGR_GET_ETR_L3_MASTER, (0x00000000)}, // Reset value 0x0000F000, Simics reports 0x0
    {IOCTL_SYSMGR_SET_ETR_L3_MASTER, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DMAC1_L3_MASTER, (0x00000000)}, // Reset value 0x0000F000, Simics reports 0x0
    {IOCTL_SYSMGR_SET_DMAC1_L3_MASTER, (std::nullopt)},
    {IOCTL_SYSMGR_GET_SEC_CTRL_SELECT, (0x00000001)},
    {IOCTL_SYSMGR_SET_SEC_CTRL_SELECT, (std::nullopt)},
    {IOCTL_SYSMGR_GET_OSC_TRIM, (0x00000090)},
    {IOCTL_SYSMGR_GET_DMAC0_CTRL_STATUS_REG, (0x00000000)},
    {IOCTL_SYSMGR_SET_DMAC0_CTRL_STATUS_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DMAC1_CTRL_STATUS_REG, (0x00000000)},
    {IOCTL_SYSMGR_SET_DMAC1_CTRL_STATUS_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_ECC_INTMASK_VALUE, (0x00000000)},
    {IOCTL_SYSMGR_SET_ECC_INTMASK_VALUE, (std::nullopt)},
    {IOCTL_SYSMGR_ECC_INTMASK_SETBITS, (std::nullopt)},
    {IOCTL_SYSMGR_ECC_INTMASK_CLRBITS, (std::nullopt)},
    {IOCTL_SYSMGR_GET_ECC_INTSTATUS_SERR, (0x00030000)}, // Reset value 0x00000000, Simics reports 0x00030000
    {IOCTL_SYSMGR_GET_ECC_INTSTATUS_DERR, (0x00030000)}, // Reset value 0x00000000, Simics reports 0x00030000
    {IOCTL_SYSMGR_GET_NOC_TIMEOUT, (0x00000000)},
    {IOCTL_SYSMGR_SET_NOC_TIMEOUT, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NOC_IDLESTATUS, (0x00000011)},
    {IOCTL_SYSMGR_GET_FPGA2SOC_CTRL, (0x00000000)}, // Reset value 0x00000001, Simics reports 0x0
    {IOCTL_SYSMGR_SET_FPGA2SOC_CTRL, (std::nullopt)},
    {IOCTL_SYSMGR_GET_FPGA_CONFIG, (0x00000003)}, // Reset value 0x00000000, Simics reports 0x00000003
    {IOCTL_SYSMGR_SET_GPO, (std::nullopt)},
    {IOCTL_SYSMGR_GET_GPI, (0x00000000)},
    {IOCTL_SYSMGR_GET_MPU, (0x00000000)},
    {IOCTL_SYSMGR_SET_MPU, (std::nullopt)},
    {IOCTL_SYSMGR_SET_SDM_HPS_SPARE, (std::nullopt)},
    {IOCTL_SYSMGR_GET_HPS_SDM_SPARE, (0x00000000)},
    {IOCTL_SYSMGR_SET_HPS_SDM_SPARE, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DFI_INTERFACE_CFG, (0x00000000)},
    {IOCTL_SYSMGR_SET_DFI_INTERFACE_CFG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_DD_CTRL, (0x00000000)}, // Reset value 0x00C80010, Simics reports 0x0
    {IOCTL_SYSMGR_SET_NAND_DD_CTRL, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_PHY_CTRL_REG, (0x00000000)}, // Reset value 0x00004310, Simics reports 0x0
    {IOCTL_SYSMGR_SET_NAND_PHY_CTRL_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_PHY_TSEL_REG, (0x00000000)},
    {IOCTL_SYSMGR_SET_NAND_PHY_TSEL_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_PHY_DQ_TIMING_REG, (0x00000000)}, // Reset value 0x00000002, Simics reports 0x0
    {IOCTL_SYSMGR_SET_NAND_PHY_DQ_TIMING_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_PHY_DQS_TIMING_REG, (0x00000000)}, // Reset value 0x00100004, Simics reports 0x0
    {IOCTL_SYSMGR_SET_NAND_PHY_DQS_TIMING_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_PHY_GATE_LPBK_CTRL_REG, (0x00000000)}, // Reset value 0x01A00000, Simics reports 0x0
    {IOCTL_SYSMGR_SET_NAND_PHY_GATE_LPBK_CTRL_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_PHY_DLL_MASTER_CTRL_REG, (0x00000000)}, // Reset value 0x00800000, Simics reports 0x0
    {IOCTL_SYSMGR_SET_NAND_PHY_DLL_MASTER_CTRL_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_PHY_DLL_SLAVE_CTRL_REG, (0x00000000)},
    {IOCTL_SYSMGR_SET_NAND_PHY_DLL_SLAVE_CTRL_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_DD_DEFAULT_SETTING_REG0, (0x00000000)},
    {IOCTL_SYSMGR_SET_NAND_DD_DEFAULT_SETTING_REG0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_DD_DEFAULT_SETTING_REG1, (0x00000000)},
    {IOCTL_SYSMGR_SET_NAND_DD_DEFAULT_SETTING_REG1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_NAND_DD_STATUS_REG, (0x00000004)},  // Reset value 0x00000000, Simics reports 0x00000004
    {IOCTL_SYSMGR_GET_NAND_DD_ID_LOW_REG, (0x2700682C)},  // Reset value 0x00000000, Simics reports 0x2700682C
    {IOCTL_SYSMGR_GET_NAND_DD_ID_HIGH_REG, (0x000000A9)}, // Reset value 0x00000000, Simics reports 0x000000A9
    {IOCTL_SYSMGR_GET_NAND_WRITE_PROT_EN_REG, (0x00000000)},
    {IOCTL_SYSMGR_SET_NAND_WRITE_PROT_EN_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_SDMMC_CMD_QUEUE_SETTING_REG, (0x00000000)}, // Reset value 0x00000640, Simics reports 0x0
    {IOCTL_SYSMGR_SET_SDMMC_CMD_QUEUE_SETTING_REG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_I3C_SLV_PID_LOW, (0x00000000)},
    {IOCTL_SYSMGR_SET_I3C_SLV_PID_LOW, (std::nullopt)},
    {IOCTL_SYSMGR_GET_I3C_SLV_PID_HIGH, (0x00000000)},
    {IOCTL_SYSMGR_SET_I3C_SLV_PID_HIGH, (std::nullopt)},
    {IOCTL_SYSMGR_GET_I3C_SLV_CTRL0, (0x00000000)},
    {IOCTL_SYSMGR_SET_I3C_SLV_CTRL0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_I3C_SLV_CTRL1, (0x00000000)},
    {IOCTL_SYSMGR_SET_I3C_SLV_CTRL1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_F2S_BRIDGE_CTRL, (0x00000000)}, // Reset value 0x00000002, Simics reports 0x0
    {IOCTL_SYSMGR_SET_F2S_BRIDGE_CTRL, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DMA_TBU_STASH_CTRL_REG0_DMA0, (0x00000000)},
    {IOCTL_SYSMGR_SET_DMA_TBU_STASH_CTRL_REG0_DMA0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DMA_TBU_STASH_CTRL_REG0_DMA1, (0x00000000)},
    {IOCTL_SYSMGR_SET_DMA_TBU_STASH_CTRL_REG0_DMA1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_SDM_TBU_STASH_CTRL_REG1_SDM, (0x00000000)},
    {IOCTL_SYSMGR_SET_SDM_TBU_STASH_CTRL_REG1_SDM, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STASH_CTRL_REG2_USB2, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STASH_CTRL_REG2_USB2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STASH_CTRL_REG2_USB3, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STASH_CTRL_REG2_USB3, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STASH_CTRL_REG2_SDMMC, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STASH_CTRL_REG2_SDMMC, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STASH_CTRL_REG2_NAND, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STASH_CTRL_REG2_NAND, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STASH_CTRL_REG2_ETR, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STASH_CTRL_REG2_ETR, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_TBU_STASH_CTRL_REG3_TSN0, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN_TBU_STASH_CTRL_REG3_TSN0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_TBU_STASH_CTRL_REG3_TSN1, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN_TBU_STASH_CTRL_REG3_TSN1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_TBU_STASH_CTRL_REG3_TSN2, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN_TBU_STASH_CTRL_REG3_TSN2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DMA_TBU_STREAM_CTRL_REG0_DMA0, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_DMA_TBU_STREAM_CTRL_REG0_DMA0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DMA_TBU_STREAM_CTRL_REG0_DMA1, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_DMA_TBU_STREAM_CTRL_REG0_DMA1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_SDM_TBU_STREAM_CTRL_REG1_SDM, (0x00000000)}, // Reset value 0x00000033, Simics reports 0x0
    {IOCTL_SYSMGR_SET_SDM_TBU_STREAM_CTRL_REG1_SDM, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_CTRL_REG2_USB2, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_CTRL_REG2_USB2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_CTRL_REG2_USB3, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_CTRL_REG2_USB3, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_CTRL_REG2_SDMMC, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_CTRL_REG2_SDMMC, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_CTRL_REG2_NAND, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_CTRL_REG2_NAND, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_CTRL_REG2_ETR, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_CTRL_REG2_ETR, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_TBU_STREAM_CTRL_REG3_TSN0, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_TSN_TBU_STREAM_CTRL_REG3_TSN0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_TBU_STREAM_CTRL_REG3_TSN1, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_TSN_TBU_STREAM_CTRL_REG3_TSN1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_TBU_STREAM_CTRL_REG3_TSN2, (0x00000000)}, // Reset value 0x00000030, Simics reports 0x0
    {IOCTL_SYSMGR_SET_TSN_TBU_STREAM_CTRL_REG3_TSN2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DMA_TBU_STREAM_ID_AX_REG0_DMA0, (0x00000000)},
    {IOCTL_SYSMGR_SET_DMA_TBU_STREAM_ID_AX_REG0_DMA0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_DMA_TBU_STREAM_ID_AX_REG0_DMA1, (0x00000000)},
    {IOCTL_SYSMGR_SET_DMA_TBU_STREAM_ID_AX_REG0_DMA1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_SDM_TBU_STREAM_ID_AX_REG1_SDM, (0x00000000)},
    {IOCTL_SYSMGR_SET_SDM_TBU_STREAM_ID_AX_REG1_SDM, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_ID_AX_REG2_USB2, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_ID_AX_REG2_USB2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_ID_AX_REG2_USB3, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_ID_AX_REG2_USB3, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_ID_AX_REG2_SDMMC, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_ID_AX_REG2_SDMMC, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_ID_AX_REG2_NAND, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_ID_AX_REG2_NAND, (std::nullopt)},
    {IOCTL_SYSMGR_GET_IO_TBU_STREAM_ID_AX_REG2_ETR, (0x00000000)},
    {IOCTL_SYSMGR_SET_IO_TBU_STREAM_ID_AX_REG2_ETR, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_TBU_STREAM_ID_AX_REG3_TSN0, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN_TBU_STREAM_ID_AX_REG3_TSN0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_TBU_STREAM_ID_AX_REG3_TSN1, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN_TBU_STREAM_ID_AX_REG3_TSN1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_TSN_TBU_STREAM_ID_AX_REG3_TSN2, (0x00000000)},
    {IOCTL_SYSMGR_SET_TSN_TBU_STREAM_ID_AX_REG3_TSN2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_USB3_MISC_CTRL_REG0, (0x00000000)}, // Reset value 0x07C00C11, Simics reports 0x0
    {IOCTL_SYSMGR_SET_USB3_MISC_CTRL_REG0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_USB3_MISC_CTRL_REG1, (0x00000000)},
    {IOCTL_SYSMGR_SET_USB3_MISC_CTRL_REG1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD0, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD1, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD2, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD3, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD3, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD4, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD4, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD5, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD5, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD6, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD6, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD7, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD7, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD8, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD8, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_COLD9, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_COLD9, (std::nullopt)},
    {IOCTL_SYSMGR_GET_MPFE_CONFIG, (0x00000000)}, // Reset value 0x00000038, Simics reports 0x0
    {IOCTL_SYSMGR_SET_MPFE_CONFIG, (std::nullopt)},
    {IOCTL_SYSMGR_GET_MPFE_STATUS, (0x00000000)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM0, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM1, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM2, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM3, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM3, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM4, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM4, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM5, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM5, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM6, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM6, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM7, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM7, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM8, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM8, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_WARM9, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_WARM9, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR0, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR0, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR1, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR1, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR2, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR2, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR3, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR3, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR4, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR4, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR5, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR5, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR6, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR6, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR7, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR7, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR8, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR8, (std::nullopt)},
    {IOCTL_SYSMGR_GET_BOOT_SCRATCH_POR9, (0x00000000)},
    {IOCTL_SYSMGR_SET_BOOT_SCRATCH_POR9, (std::nullopt)},
    {IOCTL_SYSMGR_GET_SDM_BE_AWADDR_REMAP, (0x00000000)},
    {IOCTL_SYSMGR_SET_SDM_BE_AWADDR_REMAP, (std::nullopt)},
    {IOCTL_SYSMGR_GET_SDM_BE_ARADDR_REMAP, (0x00000000)},
    {IOCTL_SYSMGR_SET_SDM_BE_ARADDR_REMAP, (std::nullopt)},
};

#endif