<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="4"><name>CLK1_PAD</name><period>83.3333</period><waveform>0 41.6666</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { CLK1_PAD }]</orig_string><macro><type>PORT</type><pattern>CLK1_PAD</pattern></macro></source><comment/><origin><file>C:/Users/lirmm2/Desktop/GitHub/HARSH/fpga_soc/designer/top/place_route.sdc</file><line>7</line></origin></clock><generated_clock Id="5"><name>top_sb_0/CCC_0/GL2</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { top_sb_0/CCC_0/CCC_INST/GL2 }]</orig_string><macro><type>PIN</type><pattern>top_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL2</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { top_sb_0/CCC_0/CCC_INST/CLK1_PAD }]</orig_string><macro><type>PIN</type><pattern>top_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD</pattern></macro></master><mult_factor>25</mult_factor><div_factor>3</div_factor><comment/><origin><file>C:/Users/lirmm2/Desktop/GitHub/HARSH/fpga_soc/designer/top/place_route.sdc</file><line>8</line></origin></generated_clock><false_path Id="6"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { top_sb_0/top_sb_MSS_0/MSS_ADLIB_INST/CONFIG_PRESET_N }]</orig_string><macro><type>PIN</type><pattern>top_sb_0/top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CONFIG_PRESET_N</pattern></macro></through><comment/><origin><file>C:/Users/lirmm2/Desktop/GitHub/HARSH/fpga_soc/designer/top/place_route.sdc</file><line>13</line></origin></false_path></Scenario></TCML>