<profile>

<section name = "Vitis HLS Report for 'nn_fpga_top'" level="0">
<item name = "Date">Tue Nov 25 01:19:44 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">final_nn_fpga_tanh</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.279 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">52590, 58350, 0.526 ms, 0.584 ms, 52591, 58351, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157">nn_fpga_top_Pipeline_VITIS_LOOP_63_1, 786, 786, 7.860 us, 7.860 us, 785, 785, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165">nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, 647, 647, 6.470 us, 6.470 us, 641, 641, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175">nn_fpga_top_Pipeline_VITIS_LOOP_32_2, 789, 789, 7.890 us, 7.890 us, 785, 785, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_my_tanh_fu_184">my_tanh, 5, 95, 50.000 ns, 0.950 us, 5, 95, no</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196">nn_fpga_top_Pipeline_VITIS_LOOP_77_2, 12, 12, 0.120 us, 0.120 us, 10, 10, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_29_1">51136, 56896, 799 ~ 889, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 75, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">43, 39, 6469, 7789, -</column>
<column name="Memory">2, -, 21, 8, 0</column>
<column name="Multiplexer">-, -, 0, 167, -</column>
<column name="Register">-, -, 126, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">45, 43, 15, 38, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_4ns_11ns_13_1_1_U56">mul_4ns_11ns_13_1_1, 0, 0, 0, 6, 0</column>
<column name="grp_my_tanh_fu_184">my_tanh, 5, 37, 6019, 7063, 0</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175">nn_fpga_top_Pipeline_VITIS_LOOP_32_2, 32, 1, 100, 145, 0</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165">nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, 1, 1, 266, 330, 0</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157">nn_fpga_top_Pipeline_VITIS_LOOP_63_1, 5, 0, 23, 92, 0</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196">nn_fpga_top_Pipeline_VITIS_LOOP_77_2, 0, 0, 61, 153, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="B1_U">B1_ROM_AUTO_1R, 0, 5, 5, 0, 64, 5, 1, 320</column>
<column name="h1_U">h1_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="image_U">image_RAM_AUTO_1R1W, 1, 0, 0, 0, 784, 10, 1, 7840</column>
<column name="output_U">output_RAM_AUTO_1R1W, 0, 16, 3, 0, 10, 16, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_fu_267_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln29_1_fu_229_p2">+, 0, 0, 23, 16, 10</column>
<column name="add_ln29_fu_241_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln29_fu_235_p2">icmp, 0, 0, 15, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">61, 15, 1, 15</column>
<column name="h1_address0">9, 2, 6, 12</column>
<column name="h1_ce0">9, 2, 1, 2</column>
<column name="i_1_fu_82">9, 2, 7, 14</column>
<column name="image_address0">13, 3, 10, 30</column>
<column name="image_ce0">13, 3, 1, 3</column>
<column name="image_we0">9, 2, 1, 2</column>
<column name="output_address0">13, 3, 4, 12</column>
<column name="output_ce0">13, 3, 1, 3</column>
<column name="output_we0">9, 2, 1, 2</column>
<column name="phi_mul_fu_78">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B1_load_reg_332">5, 0, 5, 0</column>
<column name="acc_reg_337">16, 0, 16, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="grp_my_tanh_fu_184_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_fu_82">7, 0, 7, 0</column>
<column name="i_reg_314">7, 0, 7, 0</column>
<column name="max_idx_loc_fu_86">4, 0, 4, 0</column>
<column name="max_val_reg_347">16, 0, 16, 0</column>
<column name="mul_ln63_reg_304">13, 0, 13, 0</column>
<column name="phi_mul_fu_78">16, 0, 16, 0</column>
<column name="phi_mul_load_reg_309">16, 0, 16, 0</column>
<column name="zext_ln29_reg_322">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, nn_fpga_top, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, nn_fpga_top, return value</column>
<column name="image_idx">in, 4, ap_none, image_idx, scalar</column>
<column name="led_out">out, 4, ap_none, led_out, pointer</column>
</table>
</item>
</section>
</profile>
