2019.04.01.13:54:12 Warning: board: board_irq_ctrl_0 declares system info interrupts_used set to 1 on interface interrupt_receiver that does not match 0 declared in file board_irq_ctrl_0.ip
2019.04.01.13:54:12 Warning: board: global_reset_in declares system info clock_rate set to 200000000 on interface clk that does not match 400000000 declared in file board_global_reset_in.ip
2019.04.01.13:54:12 Warning: msgdma_bbb: msgdma_bbb_clk.ip declares system info CLOCK_RATE which is missing in module clk
2019.04.01.13:54:12 Info: board: Generic Component validation completed with warnings.
2019.04.01.13:54:12 Warning: board_clock_bridge_1: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:12 Info: board_clock_bridge_1: All Generic Component instances match their respective ip files.
2019.04.01.13:54:12 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_clock_bridge_1/board_clock_bridge_1_generation.rpt
2019.04.01.13:54:12 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:12 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:12 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_clock_bridge_1.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_clock_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:12 Warning: board_clock_bridge_1: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:12 Info: board_clock_bridge_1: "Transforming system: board_clock_bridge_1"
2019.04.01.13:54:12 Info: board_clock_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:12 Info: board_clock_bridge_1: Running transform generation_view_transform took 0.001s
2019.04.01.13:54:12 Info: board_clock_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:12 Info: board_clock_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:12 Info: board_clock_bridge_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:13 Info: board_clock_bridge_1: Running transform interconnect_transform_chooser took 0.523s
2019.04.01.13:54:13 Info: board_clock_bridge_1: "Naming system components in system: board_clock_bridge_1"
2019.04.01.13:54:13 Info: board_clock_bridge_1: "Processing generation queue"
2019.04.01.13:54:13 Info: board_clock_bridge_1: "Generating: board_clock_bridge_1"
2019.04.01.13:54:13 Info: board_clock_bridge_1: Done "board_clock_bridge_1" with 1 modules, 1 files
2019.04.01.13:54:13 Info: qsys-generate succeeded.
2019.04.01.13:54:13 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:13 Info: 
2019.04.01.13:54:13 Warning: board_clock_bridge_0: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:13 Info: board_clock_bridge_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:13 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_clock_bridge_0/board_clock_bridge_0_generation.rpt
2019.04.01.13:54:13 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:13 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:13 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_clock_bridge_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_clock_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:13 Warning: board_clock_bridge_0: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:13 Info: board_clock_bridge_0: "Transforming system: board_clock_bridge_0"
2019.04.01.13:54:13 Info: board_clock_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:13 Info: board_clock_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:13 Info: board_clock_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:13 Info: board_clock_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:13 Info: board_clock_bridge_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:13 Info: board_clock_bridge_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:13 Info: board_clock_bridge_0: "Naming system components in system: board_clock_bridge_0"
2019.04.01.13:54:13 Info: board_clock_bridge_0: "Processing generation queue"
2019.04.01.13:54:13 Info: board_clock_bridge_0: "Generating: board_clock_bridge_0"
2019.04.01.13:54:13 Info: board_clock_bridge_0: Done "board_clock_bridge_0" with 1 modules, 1 files
2019.04.01.13:54:13 Info: qsys-generate succeeded.
2019.04.01.13:54:13 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:13 Info: 
2019.04.01.13:54:13 Warning: kernel_clk_export: Used clock_source 17.1 (instead of 17.0)
2019.04.01.13:54:13 Info: board_kernel_clk_export: All Generic Component instances match their respective ip files.
2019.04.01.13:54:13 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_kernel_clk_export/board_kernel_clk_export_generation.rpt
2019.04.01.13:54:13 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:13 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:13 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_kernel_clk_export.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_kernel_clk_export --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:13 Warning: kernel_clk_export: Used clock_source 17.1 (instead of 17.0)
2019.04.01.13:54:13 Warning: board_kernel_clk_export.kernel_clk_export: The input clock frequency must be known or set by the parent if this is a subsystem.
2019.04.01.13:54:13 Info: board_kernel_clk_export: "Transforming system: board_kernel_clk_export"
2019.04.01.13:54:13 Info: board_kernel_clk_export: Running transform generation_view_transform
2019.04.01.13:54:13 Info: board_kernel_clk_export: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:13 Info: board_kernel_clk_export: Running transform interconnect_transform_chooser
2019.04.01.13:54:13 Info: board_kernel_clk_export: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:13 Info: board_kernel_clk_export: "Naming system components in system: board_kernel_clk_export"
2019.04.01.13:54:13 Info: board_kernel_clk_export: "Processing generation queue"
2019.04.01.13:54:13 Info: board_kernel_clk_export: "Generating: board_kernel_clk_export"
2019.04.01.13:54:13 Info: board_kernel_clk_export: Done "board_kernel_clk_export" with 1 modules, 1 files
2019.04.01.13:54:14 Info: qsys-generate succeeded.
2019.04.01.13:54:14 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: 
2019.04.01.13:54:14 Info: board_irq_ctrl_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:14 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_irq_ctrl_0/board_irq_ctrl_0_generation.rpt
2019.04.01.13:54:14 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:14 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_irq_ctrl_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_irq_ctrl_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:14 Info: board_irq_ctrl_0: "Transforming system: board_irq_ctrl_0"
2019.04.01.13:54:14 Info: board_irq_ctrl_0: Running transform generation_view_transform
2019.04.01.13:54:14 Info: board_irq_ctrl_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: board_irq_ctrl_0: Running transform generation_view_transform
2019.04.01.13:54:14 Info: board_irq_ctrl_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: board_irq_ctrl_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:14 Info: board_irq_ctrl_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:14 Info: board_irq_ctrl_0: "Naming system components in system: board_irq_ctrl_0"
2019.04.01.13:54:14 Info: board_irq_ctrl_0: "Processing generation queue"
2019.04.01.13:54:14 Info: board_irq_ctrl_0: "Generating: board_irq_ctrl_0"
2019.04.01.13:54:14 Info: board_irq_ctrl_0: "Generating: irq_ctrl"
2019.04.01.13:54:14 Info: board_irq_ctrl_0: Done "board_irq_ctrl_0" with 2 modules, 4 files
2019.04.01.13:54:14 Info: qsys-generate succeeded.
2019.04.01.13:54:14 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: 
2019.04.01.13:54:14 Warning: global_reset_in: Used altera_reset_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:14 Info: board_global_reset_in: All Generic Component instances match their respective ip files.
2019.04.01.13:54:14 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_global_reset_in/board_global_reset_in_generation.rpt
2019.04.01.13:54:14 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:14 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_global_reset_in.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_global_reset_in --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:14 Warning: global_reset_in: Used altera_reset_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:14 Info: board_global_reset_in: "Transforming system: board_global_reset_in"
2019.04.01.13:54:14 Info: board_global_reset_in: Running transform generation_view_transform
2019.04.01.13:54:14 Info: board_global_reset_in: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: global_reset_in: Running transform generation_view_transform
2019.04.01.13:54:14 Info: global_reset_in: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: board_global_reset_in: Running transform interconnect_transform_chooser
2019.04.01.13:54:14 Info: board_global_reset_in: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:14 Info: board_global_reset_in: "Naming system components in system: board_global_reset_in"
2019.04.01.13:54:14 Info: board_global_reset_in: "Processing generation queue"
2019.04.01.13:54:14 Info: board_global_reset_in: "Generating: board_global_reset_in"
2019.04.01.13:54:14 Info: board_global_reset_in: Done "board_global_reset_in" with 1 modules, 1 files
2019.04.01.13:54:14 Info: qsys-generate succeeded.
2019.04.01.13:54:14 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: 
2019.04.01.13:54:14 Warning: kernel_clk_in: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:14 Info: board_kernel_clk_in: All Generic Component instances match their respective ip files.
2019.04.01.13:54:14 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_kernel_clk_in/board_kernel_clk_in_generation.rpt
2019.04.01.13:54:14 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:14 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_kernel_clk_in.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_kernel_clk_in --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:14 Warning: kernel_clk_in: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:14 Info: board_kernel_clk_in: "Transforming system: board_kernel_clk_in"
2019.04.01.13:54:14 Info: board_kernel_clk_in: Running transform generation_view_transform
2019.04.01.13:54:14 Info: board_kernel_clk_in: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: kernel_clk_in: Running transform generation_view_transform
2019.04.01.13:54:14 Info: kernel_clk_in: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: board_kernel_clk_in: Running transform interconnect_transform_chooser
2019.04.01.13:54:14 Info: board_kernel_clk_in: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:14 Info: board_kernel_clk_in: "Naming system components in system: board_kernel_clk_in"
2019.04.01.13:54:14 Info: board_kernel_clk_in: "Processing generation queue"
2019.04.01.13:54:14 Info: board_kernel_clk_in: "Generating: board_kernel_clk_in"
2019.04.01.13:54:14 Info: board_kernel_clk_in: Done "board_kernel_clk_in" with 1 modules, 1 files
2019.04.01.13:54:14 Info: qsys-generate succeeded.
2019.04.01.13:54:14 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: 
2019.04.01.13:54:14 Warning: pipe_stage_host_ctrl: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: All Generic Component instances match their respective ip files.
2019.04.01.13:54:14 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_pipe_stage_host_ctrl/board_pipe_stage_host_ctrl_generation.rpt
2019.04.01.13:54:14 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:14 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_pipe_stage_host_ctrl.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_pipe_stage_host_ctrl --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:14 Warning: pipe_stage_host_ctrl: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: "Transforming system: board_pipe_stage_host_ctrl"
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: Running transform generation_view_transform
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: pipe_stage_host_ctrl: Running transform generation_view_transform
2019.04.01.13:54:14 Info: pipe_stage_host_ctrl: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: Running transform interconnect_transform_chooser
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: "Naming system components in system: board_pipe_stage_host_ctrl"
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: "Processing generation queue"
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: "Generating: board_pipe_stage_host_ctrl"
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:14 Info: board_pipe_stage_host_ctrl: Done "board_pipe_stage_host_ctrl" with 2 modules, 2 files
2019.04.01.13:54:14 Info: qsys-generate succeeded.
2019.04.01.13:54:14 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: 
2019.04.01.13:54:14 Warning: clk_200: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:14 Info: board_clk_200: All Generic Component instances match their respective ip files.
2019.04.01.13:54:14 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_clk_200/board_clk_200_generation.rpt
2019.04.01.13:54:14 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:14 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:14 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_clk_200.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_clk_200 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:14 Warning: clk_200: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:14 Info: board_clk_200: "Transforming system: board_clk_200"
2019.04.01.13:54:14 Info: board_clk_200: Running transform generation_view_transform
2019.04.01.13:54:14 Info: board_clk_200: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: clk_200: Running transform generation_view_transform
2019.04.01.13:54:14 Info: clk_200: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:14 Info: board_clk_200: Running transform interconnect_transform_chooser
2019.04.01.13:54:14 Info: board_clk_200: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:14 Info: board_clk_200: "Naming system components in system: board_clk_200"
2019.04.01.13:54:14 Info: board_clk_200: "Processing generation queue"
2019.04.01.13:54:14 Info: board_clk_200: "Generating: board_clk_200"
2019.04.01.13:54:14 Info: board_clk_200: Done "board_clk_200" with 1 modules, 1 files
2019.04.01.13:54:14 Info: qsys-generate succeeded.
2019.04.01.13:54:15 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:15 Info: 
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:15 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_afu_id_avmm_slave_0/board_afu_id_avmm_slave_0_generation.rpt
2019.04.01.13:54:15 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:15 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:15 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_afu_id_avmm_slave_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_afu_id_avmm_slave_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: "Transforming system: board_afu_id_avmm_slave_0"
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: Running transform generation_view_transform
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: Running transform generation_view_transform
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: "Naming system components in system: board_afu_id_avmm_slave_0"
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: "Processing generation queue"
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: "Generating: board_afu_id_avmm_slave_0"
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: "Generating: afu_id_avmm_slave"
2019.04.01.13:54:15 Info: board_afu_id_avmm_slave_0: Done "board_afu_id_avmm_slave_0" with 2 modules, 2 files
2019.04.01.13:54:15 Info: qsys-generate succeeded.
2019.04.01.13:54:15 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:15 Info: 
2019.04.01.13:54:15 Info: board_kernel_interface: All Generic Component instances match their respective ip files.
2019.04.01.13:54:15 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_kernel_interface/board_kernel_interface_generation.rpt
2019.04.01.13:54:15 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:15 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:15 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_kernel_interface.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/board/board_kernel_interface --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_address_span_extender version 15.0 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component clock_source version 13.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_irq_bridge version 13.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_controller version 13.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_clock_bridge version 13.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:16 Info: board_kernel_interface: "Transforming system: board_kernel_interface"
2019.04.01.13:54:16 Info: board_kernel_interface: Running transform generation_view_transform
2019.04.01.13:54:16 Info: board_kernel_interface: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: kernel_interface: Running transform generation_view_transform
2019.04.01.13:54:16 Info: kernel_interface: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: kernel_cra: Running transform generation_view_transform
2019.04.01.13:54:16 Info: kernel_cra: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: address_span_extender_0: Running transform generation_view_transform
2019.04.01.13:54:16 Info: address_span_extender_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: sw_reset: Running transform generation_view_transform
2019.04.01.13:54:16 Info: sw_reset: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: global_routing_reset: Running transform generation_view_transform
2019.04.01.13:54:16 Info: global_routing_reset: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: ctrl: Running transform generation_view_transform
2019.04.01.13:54:16 Info: ctrl: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: mem_org_mode0: Running transform generation_view_transform
2019.04.01.13:54:16 Info: mem_org_mode0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: irq_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:16 Info: irq_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: sw_reset_in: Running transform generation_view_transform
2019.04.01.13:54:16 Info: sw_reset_in: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: version_id_0: Running transform generation_view_transform
2019.04.01.13:54:16 Info: version_id_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: reset_controller_sw: Running transform generation_view_transform
2019.04.01.13:54:16 Info: reset_controller_sw: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: kernel_clk: Running transform generation_view_transform
2019.04.01.13:54:16 Info: kernel_clk: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: reset_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:16 Info: reset_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: reset_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:16 Info: reset_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:16 Info: board_kernel_interface: Running transform interconnect_transform_chooser
2019.04.01.13:54:16 Info: board_kernel_interface: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:16 Info: kernel_interface: Running transform interconnect_transform_chooser
2019.04.01.13:54:16 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave kernel_cra.s0 because they have different clock source.
2019.04.01.13:54:18 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2019.04.01.13:54:18 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2019.04.01.13:54:20 Info: kernel_interface: Running transform interconnect_transform_chooser took 3.742s
2019.04.01.13:54:20 Info: mm_interconnect_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:20 Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.281s
2019.04.01.13:54:20 Info: mm_interconnect_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:21 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:21 Info: mm_interconnect_1: Running transform interconnect_transform_chooser took 0.761s
2019.04.01.13:54:21 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:21 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:21 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:21 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:21 Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
2019.04.01.13:54:21 Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.010s
2019.04.01.13:54:21 Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser
2019.04.01.13:54:21 Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:21 Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser
2019.04.01.13:54:21 Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:21 Info: avalon_st_adapter_004: Running transform interconnect_transform_chooser
2019.04.01.13:54:21 Info: avalon_st_adapter_004: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:21 Info: board_kernel_interface: "Naming system components in system: board_kernel_interface"
2019.04.01.13:54:21 Info: board_kernel_interface: "Processing generation queue"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_kernel_interface_151_uf3ikvi"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_address_span_extender"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: sw_reset"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: global_routing"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: mem_org_mode"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_irq_bridge"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: version_id"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_reset_controller"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_mm_interconnect_171_tprizay"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_mm_interconnect_171_opioccy"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_merlin_master_translator"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_merlin_slave_translator"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_merlin_master_agent"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_merlin_slave_agent"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_avalon_sc_fifo"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_171_jl5w6zi"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_171_xuex7dy"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_demultiplexer_171_qpfqf5y"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_171_ceogbyy"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_171_lrdpfny"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_avalon_st_handshake_clock_crosser"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_avalon_st_adapter_171_qlazvvi"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_171_zgat74y"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_171_4uskcci"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_171_kwtj7li"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: altera_merlin_traffic_limiter"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_demultiplexer_171_5yad22a"
2019.04.01.13:54:21 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_171_yq7xc3a"
2019.04.01.13:54:22 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_demultiplexer_171_7rhguza"
2019.04.01.13:54:22 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_171_yrggmli"
2019.04.01.13:54:22 Info: board_kernel_interface: "Generating: altera_merlin_width_adapter"
2019.04.01.13:54:22 Info: board_kernel_interface: "Generating: board_kernel_interface_altera_avalon_st_adapter_171_yxzsrmq"
2019.04.01.13:54:22 Info: board_kernel_interface: "Generating: board_kernel_interface_error_adapter_171_wtetjai"
2019.04.01.13:54:22 Info: board_kernel_interface: "Generating: board_kernel_interface_error_adapter_171_nt3czwq"
2019.04.01.13:54:22 Info: board_kernel_interface: Done "board_kernel_interface" with 36 modules, 53 files
2019.04.01.13:54:22 Info: qsys-generate succeeded.
2019.04.01.13:54:22 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:22 Info: 
2019.04.01.13:54:23 Warning: ddr_board: ddr_board_acl_memory_bank_divider_0 declares system info clock_domain set to 9 on interface clk that does not match 4 declared in file ddr_board_acl_memory_bank_divider_0.ip
2019.04.01.13:54:23 Warning: ddr_board: ddr_board_acl_memory_bank_divider_0 declares system info reset_domain set to 9 on interface clk that does not match 4 declared in file ddr_board_acl_memory_bank_divider_0.ip
2019.04.01.13:54:23 Warning: ddr_board: ddr_board_acl_memory_bank_divider_0 declares system info clock_domain set to 10 on interface kernel_clk that does not match 5 declared in file ddr_board_acl_memory_bank_divider_0.ip
2019.04.01.13:54:23 Warning: ddr_board: ddr_board_acl_memory_bank_divider_0 declares system info reset_domain set to 10 on interface kernel_clk that does not match 5 declared in file ddr_board_acl_memory_bank_divider_0.ip
2019.04.01.13:54:23 Warning: ddr_board: ddr_clk_a declares system info clock_rate set to 266000000 on interface in_clk that does not match 0 declared in file ddr_board_clock_bridge_0.ip
2019.04.01.13:54:23 Warning: ddr_board: ddr_clk_b declares system info clock_rate set to 266000000 on interface in_clk that does not match 0 declared in file ddr_board_clock_bridge_1.ip
2019.04.01.13:54:23 Warning: ddr_board: host_clk declares system info clock_rate set to 200000000 on interface in_clk that does not match 0 declared in file ddr_clk.ip
2019.04.01.13:54:23 Warning: msgdma_bbb: msgdma_bbb_clk.ip declares system info CLOCK_RATE which is missing in module clk
2019.04.01.13:54:23 Info: ddr_board: Generic Component validation completed with warnings.
2019.04.01.13:54:23 Warning: ddr_board_mm_bridge_3: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: All Generic Component instances match their respective ip files.
2019.04.01.13:54:23 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_3/ddr_board_mm_bridge_3_generation.rpt
2019.04.01.13:54:23 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:23 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:23 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_3.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_3 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:23 Warning: ddr_board_mm_bridge_3: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: "Transforming system: ddr_board_mm_bridge_3"
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: Running transform generation_view_transform
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: Running transform generation_view_transform
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: Running transform interconnect_transform_chooser
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: "Naming system components in system: ddr_board_mm_bridge_3"
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: "Processing generation queue"
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: "Generating: ddr_board_mm_bridge_3"
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:23 Info: ddr_board_mm_bridge_3: Done "ddr_board_mm_bridge_3" with 2 modules, 2 files
2019.04.01.13:54:23 Info: qsys-generate succeeded.
2019.04.01.13:54:23 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:23 Info: 
2019.04.01.13:54:23 Warning: ddr_board_reset_bridge_0: Used altera_reset_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:23 Info: ddr_board_reset_bridge_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:23 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_reset_bridge_0/ddr_board_reset_bridge_0_generation.rpt
2019.04.01.13:54:23 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:23 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:23 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_reset_bridge_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_reset_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:23 Warning: ddr_board_reset_bridge_0: Used altera_reset_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: "Transforming system: ddr_board_reset_bridge_0"
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: "Naming system components in system: ddr_board_reset_bridge_0"
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: "Processing generation queue"
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: "Generating: ddr_board_reset_bridge_0"
2019.04.01.13:54:24 Info: ddr_board_reset_bridge_0: Done "ddr_board_reset_bridge_0" with 1 modules, 1 files
2019.04.01.13:54:24 Info: qsys-generate succeeded.
2019.04.01.13:54:24 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: 
2019.04.01.13:54:24 Warning: ddr_board_mm_clock_crossing_bridge_0: Used altera_avalon_mm_clock_crossing_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:24 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0/ddr_board_mm_clock_crossing_bridge_0_generation.rpt
2019.04.01.13:54:24 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:24 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:24 Warning: ddr_board_mm_clock_crossing_bridge_0: Used altera_avalon_mm_clock_crossing_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: "Transforming system: ddr_board_mm_clock_crossing_bridge_0"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: "Naming system components in system: ddr_board_mm_clock_crossing_bridge_0"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: "Processing generation queue"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: "Generating: ddr_board_mm_clock_crossing_bridge_0"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: "Generating: altera_avalon_mm_clock_crossing_bridge"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_0: Done "ddr_board_mm_clock_crossing_bridge_0" with 2 modules, 6 files
2019.04.01.13:54:24 Info: qsys-generate succeeded.
2019.04.01.13:54:24 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: 
2019.04.01.13:54:24 Warning: ddr_board_mm_clock_crossing_bridge_4: Used altera_avalon_mm_clock_crossing_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: All Generic Component instances match their respective ip files.
2019.04.01.13:54:24 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4/ddr_board_mm_clock_crossing_bridge_4_generation.rpt
2019.04.01.13:54:24 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:24 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:24 Warning: ddr_board_mm_clock_crossing_bridge_4: Used altera_avalon_mm_clock_crossing_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: "Transforming system: ddr_board_mm_clock_crossing_bridge_4"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: Running transform interconnect_transform_chooser
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: "Naming system components in system: ddr_board_mm_clock_crossing_bridge_4"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: "Processing generation queue"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: "Generating: ddr_board_mm_clock_crossing_bridge_4"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: "Generating: altera_avalon_mm_clock_crossing_bridge"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_4: Done "ddr_board_mm_clock_crossing_bridge_4" with 2 modules, 6 files
2019.04.01.13:54:24 Info: qsys-generate succeeded.
2019.04.01.13:54:24 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: 
2019.04.01.13:54:24 Warning: ddr_board_mm_clock_crossing_bridge_2: Used altera_avalon_mm_clock_crossing_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: All Generic Component instances match their respective ip files.
2019.04.01.13:54:24 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2/ddr_board_mm_clock_crossing_bridge_2_generation.rpt
2019.04.01.13:54:24 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:24 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:24 Warning: ddr_board_mm_clock_crossing_bridge_2: Used altera_avalon_mm_clock_crossing_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: "Transforming system: ddr_board_mm_clock_crossing_bridge_2"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: Running transform interconnect_transform_chooser
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: "Naming system components in system: ddr_board_mm_clock_crossing_bridge_2"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: "Processing generation queue"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: "Generating: ddr_board_mm_clock_crossing_bridge_2"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: "Generating: altera_avalon_mm_clock_crossing_bridge"
2019.04.01.13:54:24 Info: ddr_board_mm_clock_crossing_bridge_2: Done "ddr_board_mm_clock_crossing_bridge_2" with 2 modules, 6 files
2019.04.01.13:54:24 Info: qsys-generate succeeded.
2019.04.01.13:54:24 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: 
2019.04.01.13:54:24 Warning: ddr_board_clock_bridge_1: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: All Generic Component instances match their respective ip files.
2019.04.01.13:54:24 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_clock_bridge_1/ddr_board_clock_bridge_1_generation.rpt
2019.04.01.13:54:24 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:24 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_clock_bridge_1.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_clock_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:24 Warning: ddr_board_clock_bridge_1: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: "Transforming system: ddr_board_clock_bridge_1"
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: "Naming system components in system: ddr_board_clock_bridge_1"
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: "Processing generation queue"
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: "Generating: ddr_board_clock_bridge_1"
2019.04.01.13:54:24 Info: ddr_board_clock_bridge_1: Done "ddr_board_clock_bridge_1" with 1 modules, 1 files
2019.04.01.13:54:24 Info: qsys-generate succeeded.
2019.04.01.13:54:24 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: 
2019.04.01.13:54:24 Warning: ddr_clk: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_clk: All Generic Component instances match their respective ip files.
2019.04.01.13:54:24 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_clk/ddr_clk_generation.rpt
2019.04.01.13:54:24 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:24 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_clk.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_clk --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:24 Warning: ddr_clk: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:24 Info: ddr_clk: "Transforming system: ddr_clk"
2019.04.01.13:54:24 Info: ddr_clk: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_clk: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_clk: Running transform generation_view_transform
2019.04.01.13:54:24 Info: ddr_clk: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:24 Info: ddr_clk: Running transform interconnect_transform_chooser
2019.04.01.13:54:24 Info: ddr_clk: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:24 Info: ddr_clk: "Naming system components in system: ddr_clk"
2019.04.01.13:54:24 Info: ddr_clk: "Processing generation queue"
2019.04.01.13:54:24 Info: ddr_clk: "Generating: ddr_clk"
2019.04.01.13:54:24 Info: ddr_clk: Done "ddr_clk" with 1 modules, 1 files
2019.04.01.13:54:24 Info: qsys-generate succeeded.
2019.04.01.13:54:24 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:24 Info: 
2019.04.01.13:54:24 Warning: acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:24 Warning: acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:25 Info: ddr_board_acl_memory_bank_divider_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:25 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0/ddr_board_acl_memory_bank_divider_0_generation.rpt
2019.04.01.13:54:25 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:25 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:25 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:26 Warning: ddr_board_acl_memory_bank_divider_0.ddr_board_acl_memory_bank_divider_0: add_instance: Component altera_avalon_mm_bridge version 12.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:26 Warning: ddr_board_acl_memory_bank_divider_0.acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:26 Warning: ddr_board_acl_memory_bank_divider_0.acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 17.1 instead.  Please check for parameter mismatches 
2019.04.01.13:54:26 Info: ddr_board_acl_memory_bank_divider_0: "Transforming system: ddr_board_acl_memory_bank_divider_0"
2019.04.01.13:54:26 Info: ddr_board_acl_memory_bank_divider_0: Running transform generation_view_transform
2019.04.01.13:54:26 Info: ddr_board_acl_memory_bank_divider_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:26 Info: ddr_board_acl_memory_bank_divider_0: Running transform generation_view_transform
2019.04.01.13:54:26 Info: ddr_board_acl_memory_bank_divider_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:26 Info: acl_snoop_adapter_0: Running transform generation_view_transform
2019.04.01.13:54:26 Info: acl_snoop_adapter_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:26 Info: burst_splitter: Running transform generation_view_transform
2019.04.01.13:54:26 Info: burst_splitter: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:26 Info: mem_splitter_0: Running transform generation_view_transform
2019.04.01.13:54:26 Info: mem_splitter_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:26 Info: pipe_stage_presplitter: Running transform generation_view_transform
2019.04.01.13:54:26 Info: pipe_stage_presplitter: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:26 Info: ddr_board_acl_memory_bank_divider_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:26 Info: ddr_board_acl_memory_bank_divider_0: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:26 Info: ddr_board_acl_memory_bank_divider_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:27 Info: Interconnect is inserted between master pipe_stage_presplitter.m0 and slave mem_splitter_0.s because the master has address signal 33 bit wide, but the slave is 27 bit wide.
2019.04.01.13:54:27 Info: Interconnect is inserted between master pipe_stage_presplitter.m0 and slave mem_splitter_0.s because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: Running transform interconnect_transform_chooser took 0.488s
2019.04.01.13:54:27 Info: mm_interconnect_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:27 Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.034s
2019.04.01.13:54:27 Info: mm_interconnect_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:27 Info: mm_interconnect_1: Running transform interconnect_transform_chooser took 0.034s
2019.04.01.13:54:27 Info: mm_interconnect_2: Running transform interconnect_transform_chooser
2019.04.01.13:54:27 Info: mm_interconnect_2: Running transform interconnect_transform_chooser took 0.038s
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Naming system components in system: ddr_board_acl_memory_bank_divider_0"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Processing generation queue"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_acl_memory_bank_divider_10_zolcb3y"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: snoop_adapter"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: burst_boundary_splitter"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: mem_splitter"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_mm_interconnect_171_nlyj3oi"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_mm_interconnect_171_g4gphxi"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_mm_interconnect_171_2dn52fi"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: altera_reset_controller"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: altera_merlin_master_translator"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: "Generating: altera_merlin_slave_translator"
2019.04.01.13:54:27 Info: ddr_board_acl_memory_bank_divider_0: Done "ddr_board_acl_memory_bank_divider_0" with 12 modules, 17 files
2019.04.01.13:54:27 Info: qsys-generate succeeded.
2019.04.01.13:54:27 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:27 Info: 
2019.04.01.13:54:27 Warning: ddr_board_mm_bridge_0: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:27 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_0/ddr_board_mm_bridge_0_generation.rpt
2019.04.01.13:54:27 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:27 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:27 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:27 Warning: ddr_board_mm_bridge_0: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: "Transforming system: ddr_board_mm_bridge_0"
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: "Naming system components in system: ddr_board_mm_bridge_0"
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: "Processing generation queue"
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: "Generating: ddr_board_mm_bridge_0"
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:27 Info: ddr_board_mm_bridge_0: Done "ddr_board_mm_bridge_0" with 2 modules, 2 files
2019.04.01.13:54:27 Info: qsys-generate succeeded.
2019.04.01.13:54:27 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:27 Info: 
2019.04.01.13:54:27 Warning: kernel_clk: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:27 Info: kernel_clk: All Generic Component instances match their respective ip files.
2019.04.01.13:54:27 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/kernel_clk/kernel_clk_generation.rpt
2019.04.01.13:54:27 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:27 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:27 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/kernel_clk.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/kernel_clk --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:27 Warning: kernel_clk: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:27 Info: kernel_clk: "Transforming system: kernel_clk"
2019.04.01.13:54:27 Info: kernel_clk: Running transform generation_view_transform
2019.04.01.13:54:27 Info: kernel_clk: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:27 Info: kernel_clk: Running transform generation_view_transform
2019.04.01.13:54:27 Info: kernel_clk: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:27 Info: kernel_clk: Running transform interconnect_transform_chooser
2019.04.01.13:54:27 Info: kernel_clk: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:27 Info: kernel_clk: "Naming system components in system: kernel_clk"
2019.04.01.13:54:27 Info: kernel_clk: "Processing generation queue"
2019.04.01.13:54:27 Info: kernel_clk: "Generating: kernel_clk"
2019.04.01.13:54:27 Info: kernel_clk: Done "kernel_clk" with 1 modules, 1 files
2019.04.01.13:54:27 Info: qsys-generate succeeded.
2019.04.01.13:54:27 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:27 Info: 
2019.04.01.13:54:28 Warning: ddr_board_reset_bridge_1: Used altera_reset_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: All Generic Component instances match their respective ip files.
2019.04.01.13:54:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_reset_bridge_1/ddr_board_reset_bridge_1_generation.rpt
2019.04.01.13:54:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_reset_bridge_1.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_reset_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:28 Warning: ddr_board_reset_bridge_1: Used altera_reset_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: "Transforming system: ddr_board_reset_bridge_1"
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: "Naming system components in system: ddr_board_reset_bridge_1"
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: "Processing generation queue"
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: "Generating: ddr_board_reset_bridge_1"
2019.04.01.13:54:28 Info: ddr_board_reset_bridge_1: Done "ddr_board_reset_bridge_1" with 1 modules, 1 files
2019.04.01.13:54:28 Info: qsys-generate succeeded.
2019.04.01.13:54:28 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: 
2019.04.01.13:54:28 Warning: ddr_board_mm_clock_crossing_bridge_1: Used altera_avalon_mm_clock_crossing_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: All Generic Component instances match their respective ip files.
2019.04.01.13:54:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1/ddr_board_mm_clock_crossing_bridge_1_generation.rpt
2019.04.01.13:54:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:28 Warning: ddr_board_mm_clock_crossing_bridge_1: Used altera_avalon_mm_clock_crossing_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: "Transforming system: ddr_board_mm_clock_crossing_bridge_1"
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: "Naming system components in system: ddr_board_mm_clock_crossing_bridge_1"
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: "Processing generation queue"
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: "Generating: ddr_board_mm_clock_crossing_bridge_1"
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: "Generating: altera_avalon_mm_clock_crossing_bridge"
2019.04.01.13:54:28 Info: ddr_board_mm_clock_crossing_bridge_1: Done "ddr_board_mm_clock_crossing_bridge_1" with 2 modules, 6 files
2019.04.01.13:54:28 Info: qsys-generate succeeded.
2019.04.01.13:54:28 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: 
2019.04.01.13:54:28 Warning: ddr_board_mm_bridge_5: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: All Generic Component instances match their respective ip files.
2019.04.01.13:54:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_5/ddr_board_mm_bridge_5_generation.rpt
2019.04.01.13:54:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_5.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_5 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:28 Warning: ddr_board_mm_bridge_5: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: "Transforming system: ddr_board_mm_bridge_5"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: Running transform interconnect_transform_chooser
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: "Naming system components in system: ddr_board_mm_bridge_5"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: "Processing generation queue"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: "Generating: ddr_board_mm_bridge_5"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_5: Done "ddr_board_mm_bridge_5" with 2 modules, 2 files
2019.04.01.13:54:28 Info: qsys-generate succeeded.
2019.04.01.13:54:28 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: 
2019.04.01.13:54:28 Warning: ddr_board_mm_bridge_1: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: All Generic Component instances match their respective ip files.
2019.04.01.13:54:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_1/ddr_board_mm_bridge_1_generation.rpt
2019.04.01.13:54:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_1.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:28 Warning: ddr_board_mm_bridge_1: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: "Transforming system: ddr_board_mm_bridge_1"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: "Naming system components in system: ddr_board_mm_bridge_1"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: "Processing generation queue"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: "Generating: ddr_board_mm_bridge_1"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_1: Done "ddr_board_mm_bridge_1" with 2 modules, 2 files
2019.04.01.13:54:28 Info: qsys-generate succeeded.
2019.04.01.13:54:28 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: 
2019.04.01.13:54:28 Warning: ddr_board_mm_bridge_4: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: All Generic Component instances match their respective ip files.
2019.04.01.13:54:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_4/ddr_board_mm_bridge_4_generation.rpt
2019.04.01.13:54:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_4.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_4 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:28 Warning: ddr_board_mm_bridge_4: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: "Transforming system: ddr_board_mm_bridge_4"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: Running transform interconnect_transform_chooser
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: "Naming system components in system: ddr_board_mm_bridge_4"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: "Processing generation queue"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: "Generating: ddr_board_mm_bridge_4"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_4: Done "ddr_board_mm_bridge_4" with 2 modules, 2 files
2019.04.01.13:54:28 Info: qsys-generate succeeded.
2019.04.01.13:54:28 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: 
2019.04.01.13:54:28 Warning: ddr_board_clock_bridge_0: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_clock_bridge_0/ddr_board_clock_bridge_0_generation.rpt
2019.04.01.13:54:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_clock_bridge_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_clock_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:28 Warning: ddr_board_clock_bridge_0: Used altera_clock_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: "Transforming system: ddr_board_clock_bridge_0"
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: "Naming system components in system: ddr_board_clock_bridge_0"
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: "Processing generation queue"
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: "Generating: ddr_board_clock_bridge_0"
2019.04.01.13:54:28 Info: ddr_board_clock_bridge_0: Done "ddr_board_clock_bridge_0" with 1 modules, 1 files
2019.04.01.13:54:28 Info: qsys-generate succeeded.
2019.04.01.13:54:28 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: 
2019.04.01.13:54:28 Warning: ddr_board_mm_bridge_2: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:28 Info: ddr_board_mm_bridge_2: All Generic Component instances match their respective ip files.
2019.04.01.13:54:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_2/ddr_board_mm_bridge_2_generation.rpt
2019.04.01.13:54:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_2.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/ddr_board/ddr_board_mm_bridge_2 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:28 Warning: ddr_board_mm_bridge_2: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: "Transforming system: ddr_board_mm_bridge_2"
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: Running transform generation_view_transform
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: Running transform generation_view_transform
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: Running transform interconnect_transform_chooser
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: "Naming system components in system: ddr_board_mm_bridge_2"
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: "Processing generation queue"
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: "Generating: ddr_board_mm_bridge_2"
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:29 Info: ddr_board_mm_bridge_2: Done "ddr_board_mm_bridge_2" with 2 modules, 2 files
2019.04.01.13:54:29 Info: qsys-generate succeeded.
2019.04.01.13:54:29 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: 
2019.04.01.13:54:29 Warning: msgdma_bbb_inst: msgdma_bbb_clk.ip declares system info CLOCK_RATE which is missing in module clk
2019.04.01.13:54:29 Info: msgdma_bbb_inst: Generic Component validation completed with warnings.
2019.04.01.13:54:29 Warning: clk: Used clock_source 17.1 (instead of 17.0)
2019.04.01.13:54:29 Info: msgdma_bbb_clk: All Generic Component instances match their respective ip files.
2019.04.01.13:54:29 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_clk/msgdma_bbb_clk_generation.rpt
2019.04.01.13:54:29 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:29 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_clk.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_clk --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:29 Warning: clk: Used clock_source 17.1 (instead of 17.0)
2019.04.01.13:54:29 Info: msgdma_bbb_clk: "Transforming system: msgdma_bbb_clk"
2019.04.01.13:54:29 Info: msgdma_bbb_clk: Running transform generation_view_transform
2019.04.01.13:54:29 Info: msgdma_bbb_clk: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: msgdma_bbb_clk: Running transform interconnect_transform_chooser
2019.04.01.13:54:29 Info: msgdma_bbb_clk: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:29 Info: msgdma_bbb_clk: "Naming system components in system: msgdma_bbb_clk"
2019.04.01.13:54:29 Info: msgdma_bbb_clk: "Processing generation queue"
2019.04.01.13:54:29 Info: msgdma_bbb_clk: "Generating: msgdma_bbb_clk"
2019.04.01.13:54:29 Info: msgdma_bbb_clk: Done "msgdma_bbb_clk" with 1 modules, 1 files
2019.04.01.13:54:29 Info: qsys-generate succeeded.
2019.04.01.13:54:29 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: 
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:29 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0/msgdma_bbb_magic_number_rom_0_generation.rpt
2019.04.01.13:54:29 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:29 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_magic_number_rom_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: "Transforming system: msgdma_bbb_magic_number_rom_0"
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: Running transform generation_view_transform
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: Running transform generation_view_transform
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: "Naming system components in system: msgdma_bbb_magic_number_rom_0"
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: "Processing generation queue"
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: "Generating: msgdma_bbb_magic_number_rom_0"
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: "Generating: magic_number_rom"
2019.04.01.13:54:29 Info: msgdma_bbb_magic_number_rom_0: Done "msgdma_bbb_magic_number_rom_0" with 2 modules, 2 files
2019.04.01.13:54:29 Info: qsys-generate succeeded.
2019.04.01.13:54:29 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: 
2019.04.01.13:54:29 Warning: dma_read_master: Used dma_read_master 17.1 (instead of 17.0)
2019.04.01.13:54:29 Info: dma_core_dma_read_master: All Generic Component instances match their respective ip files.
2019.04.01.13:54:29 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_dma_read_master/dma_core_dma_read_master_generation.rpt
2019.04.01.13:54:29 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:29 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_dma_read_master.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_dma_read_master --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:29 Warning: dma_read_master: Used dma_read_master 17.1 (instead of 17.0)
2019.04.01.13:54:29 Info: dma_core_dma_read_master: "Transforming system: dma_core_dma_read_master"
2019.04.01.13:54:29 Info: dma_core_dma_read_master: Running transform generation_view_transform
2019.04.01.13:54:29 Info: dma_core_dma_read_master: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: dma_read_master: Running transform generation_view_transform
2019.04.01.13:54:29 Info: dma_read_master: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: dma_core_dma_read_master: Running transform interconnect_transform_chooser
2019.04.01.13:54:29 Info: dma_core_dma_read_master: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:29 Info: dma_core_dma_read_master: "Naming system components in system: dma_core_dma_read_master"
2019.04.01.13:54:29 Info: dma_core_dma_read_master: "Processing generation queue"
2019.04.01.13:54:29 Info: dma_core_dma_read_master: "Generating: dma_core_dma_read_master"
2019.04.01.13:54:29 Info: dma_core_dma_read_master: "Generating: read_master"
2019.04.01.13:54:29 Info: dma_core_dma_read_master: Done "dma_core_dma_read_master" with 2 modules, 4 files
2019.04.01.13:54:29 Info: qsys-generate succeeded.
2019.04.01.13:54:29 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: 
2019.04.01.13:54:29 Warning: pipe_stage_0: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:29 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_0/msgdma_bbb_pipe_stage_0_generation.rpt
2019.04.01.13:54:29 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:29 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:29 Warning: pipe_stage_0: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: "Transforming system: msgdma_bbb_pipe_stage_0"
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: Running transform generation_view_transform
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: pipe_stage_0: Running transform generation_view_transform
2019.04.01.13:54:29 Info: pipe_stage_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: "Naming system components in system: msgdma_bbb_pipe_stage_0"
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: "Processing generation queue"
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: "Generating: msgdma_bbb_pipe_stage_0"
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:29 Info: msgdma_bbb_pipe_stage_0: Done "msgdma_bbb_pipe_stage_0" with 2 modules, 2 files
2019.04.01.13:54:29 Info: qsys-generate succeeded.
2019.04.01.13:54:29 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: 
2019.04.01.13:54:29 Warning: address_span_extender_0: Used altera_address_span_extender 17.1 (instead of 17.0)
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:29 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_address_span_extender_0/msgdma_bbb_address_span_extender_0_generation.rpt
2019.04.01.13:54:29 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:29 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:29 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_address_span_extender_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_address_span_extender_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:29 Warning: address_span_extender_0: Used altera_address_span_extender 17.1 (instead of 17.0)
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: "Transforming system: msgdma_bbb_address_span_extender_0"
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: Running transform generation_view_transform
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: address_span_extender_0: Running transform generation_view_transform
2019.04.01.13:54:29 Info: address_span_extender_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: "Naming system components in system: msgdma_bbb_address_span_extender_0"
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: "Processing generation queue"
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: "Generating: msgdma_bbb_address_span_extender_0"
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: "Generating: altera_address_span_extender"
2019.04.01.13:54:29 Info: msgdma_bbb_address_span_extender_0: Done "msgdma_bbb_address_span_extender_0" with 2 modules, 2 files
2019.04.01.13:54:30 Info: qsys-generate succeeded.
2019.04.01.13:54:30 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: 
2019.04.01.13:54:30 Warning: msgdma_bbb_mm_bridge_1: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: All Generic Component instances match their respective ip files.
2019.04.01.13:54:30 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1/msgdma_bbb_mm_bridge_1_generation.rpt
2019.04.01.13:54:30 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:30 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:30 Warning: msgdma_bbb_mm_bridge_1: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: "Transforming system: msgdma_bbb_mm_bridge_1"
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: Running transform generation_view_transform
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: "Naming system components in system: msgdma_bbb_mm_bridge_1"
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: "Processing generation queue"
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: "Generating: msgdma_bbb_mm_bridge_1"
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:30 Info: msgdma_bbb_mm_bridge_1: Done "msgdma_bbb_mm_bridge_1" with 2 modules, 2 files
2019.04.01.13:54:30 Info: qsys-generate succeeded.
2019.04.01.13:54:30 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: 
2019.04.01.13:54:30 Warning: csr: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: msgdma_bbb_csr: All Generic Component instances match their respective ip files.
2019.04.01.13:54:30 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_csr/msgdma_bbb_csr_generation.rpt
2019.04.01.13:54:30 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:30 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_csr.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_csr --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:30 Warning: csr: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: msgdma_bbb_csr: "Transforming system: msgdma_bbb_csr"
2019.04.01.13:54:30 Info: msgdma_bbb_csr: Running transform generation_view_transform
2019.04.01.13:54:30 Info: msgdma_bbb_csr: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:30 Info: csr: Running transform generation_view_transform
2019.04.01.13:54:30 Info: csr: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:30 Info: msgdma_bbb_csr: Running transform interconnect_transform_chooser
2019.04.01.13:54:30 Info: msgdma_bbb_csr: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:30 Info: msgdma_bbb_csr: "Naming system components in system: msgdma_bbb_csr"
2019.04.01.13:54:30 Info: msgdma_bbb_csr: "Processing generation queue"
2019.04.01.13:54:30 Info: msgdma_bbb_csr: "Generating: msgdma_bbb_csr"
2019.04.01.13:54:30 Info: msgdma_bbb_csr: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:30 Info: msgdma_bbb_csr: Done "msgdma_bbb_csr" with 2 modules, 2 files
2019.04.01.13:54:30 Info: qsys-generate succeeded.
2019.04.01.13:54:30 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: 
2019.04.01.13:54:30 Warning: pipe_stage_dma_write: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: All Generic Component instances match their respective ip files.
2019.04.01.13:54:30 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write/dma_core_pipe_stage_dma_write_generation.rpt
2019.04.01.13:54:30 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:30 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:30 Warning: pipe_stage_dma_write: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: "Transforming system: dma_core_pipe_stage_dma_write"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: Running transform generation_view_transform
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:30 Info: pipe_stage_dma_write: Running transform generation_view_transform
2019.04.01.13:54:30 Info: pipe_stage_dma_write: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: Running transform interconnect_transform_chooser
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: "Naming system components in system: dma_core_pipe_stage_dma_write"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: "Processing generation queue"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: "Generating: dma_core_pipe_stage_dma_write"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_write: Done "dma_core_pipe_stage_dma_write" with 2 modules, 2 files
2019.04.01.13:54:30 Info: qsys-generate succeeded.
2019.04.01.13:54:30 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: 
2019.04.01.13:54:30 Warning: pipe_stage_dma_read: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: All Generic Component instances match their respective ip files.
2019.04.01.13:54:30 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read/dma_core_pipe_stage_dma_read_generation.rpt
2019.04.01.13:54:30 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:30 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_read --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:30 Warning: pipe_stage_dma_read: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: "Transforming system: dma_core_pipe_stage_dma_read"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: Running transform generation_view_transform
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:30 Info: pipe_stage_dma_read: Running transform generation_view_transform
2019.04.01.13:54:30 Info: pipe_stage_dma_read: Running transform generation_view_transform took 0.001s
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: Running transform interconnect_transform_chooser
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: "Naming system components in system: dma_core_pipe_stage_dma_read"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: "Processing generation queue"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: "Generating: dma_core_pipe_stage_dma_read"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:30 Info: dma_core_pipe_stage_dma_read: Done "dma_core_pipe_stage_dma_read" with 2 modules, 2 files
2019.04.01.13:54:30 Info: qsys-generate succeeded.
2019.04.01.13:54:30 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: 
2019.04.01.13:54:30 Warning: pipe_stage_m: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: All Generic Component instances match their respective ip files.
2019.04.01.13:54:30 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m/msgdma_bbb_pipe_stage_m_generation.rpt
2019.04.01.13:54:30 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:30 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:30 Warning: pipe_stage_m: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: "Transforming system: msgdma_bbb_pipe_stage_m"
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: Running transform generation_view_transform
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:30 Info: pipe_stage_m: Running transform generation_view_transform
2019.04.01.13:54:30 Info: pipe_stage_m: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: Running transform interconnect_transform_chooser
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: "Naming system components in system: msgdma_bbb_pipe_stage_m"
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: "Processing generation queue"
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: "Generating: msgdma_bbb_pipe_stage_m"
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:30 Info: msgdma_bbb_pipe_stage_m: Done "msgdma_bbb_pipe_stage_m" with 2 modules, 2 files
2019.04.01.13:54:30 Info: qsys-generate succeeded.
2019.04.01.13:54:30 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: 
2019.04.01.13:54:30 Warning: modular_sgdma_dispatcher_0: Used modular_sgdma_dispatcher 17.1 (instead of 17.0)
2019.04.01.13:54:30 Info: dma_core_modular_sgdma_dispatcher_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:30 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0/dma_core_modular_sgdma_dispatcher_0_generation.rpt
2019.04.01.13:54:30 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:30 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:30 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:30 Warning: modular_sgdma_dispatcher_0: Used modular_sgdma_dispatcher 17.1 (instead of 17.0)
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: "Transforming system: dma_core_modular_sgdma_dispatcher_0"
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: Running transform generation_view_transform
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:31 Info: modular_sgdma_dispatcher_0: Running transform generation_view_transform
2019.04.01.13:54:31 Info: modular_sgdma_dispatcher_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: "Naming system components in system: dma_core_modular_sgdma_dispatcher_0"
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: "Processing generation queue"
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: "Generating: dma_core_modular_sgdma_dispatcher_0"
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: "Generating: dispatcher"
2019.04.01.13:54:31 Info: dma_core_modular_sgdma_dispatcher_0: Done "dma_core_modular_sgdma_dispatcher_0" with 2 modules, 8 files
2019.04.01.13:54:31 Info: qsys-generate succeeded.
2019.04.01.13:54:31 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:31 Info: 
2019.04.01.13:54:31 Warning: msgdma_bbb_mm_bridge_0: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:31 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0/msgdma_bbb_mm_bridge_0_generation.rpt
2019.04.01.13:54:31 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:31 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:31 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:31 Warning: msgdma_bbb_mm_bridge_0: Used altera_avalon_mm_bridge 17.1 (instead of 17.0)
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: "Transforming system: msgdma_bbb_mm_bridge_0"
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: Running transform generation_view_transform
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: "Naming system components in system: msgdma_bbb_mm_bridge_0"
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: "Processing generation queue"
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: "Generating: msgdma_bbb_mm_bridge_0"
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:54:31 Info: msgdma_bbb_mm_bridge_0: Done "msgdma_bbb_mm_bridge_0" with 2 modules, 2 files
2019.04.01.13:54:31 Info: qsys-generate succeeded.
2019.04.01.13:54:31 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:31 Info: 
2019.04.01.13:54:31 Warning: dma_write_master: Used dma_write_master 17.1 (instead of 17.0)
2019.04.01.13:54:31 Info: dma_core_dma_write_master: All Generic Component instances match their respective ip files.
2019.04.01.13:54:31 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_dma_write_master/dma_core_dma_write_master_generation.rpt
2019.04.01.13:54:31 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:31 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:31 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_dma_write_master.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/dma_core_dma_write_master --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:31 Warning: dma_write_master: Used dma_write_master 17.1 (instead of 17.0)
2019.04.01.13:54:31 Info: dma_core_dma_write_master: "Transforming system: dma_core_dma_write_master"
2019.04.01.13:54:31 Info: dma_core_dma_write_master: Running transform generation_view_transform
2019.04.01.13:54:31 Info: dma_core_dma_write_master: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:31 Info: dma_write_master: Running transform generation_view_transform
2019.04.01.13:54:31 Info: dma_write_master: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:31 Info: dma_core_dma_write_master: Running transform interconnect_transform_chooser
2019.04.01.13:54:31 Info: dma_core_dma_write_master: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:31 Info: dma_core_dma_write_master: "Naming system components in system: dma_core_dma_write_master"
2019.04.01.13:54:31 Info: dma_core_dma_write_master: "Processing generation queue"
2019.04.01.13:54:31 Info: dma_core_dma_write_master: "Generating: dma_core_dma_write_master"
2019.04.01.13:54:31 Info: dma_core_dma_write_master: "Generating: write_master"
2019.04.01.13:54:31 Info: dma_core_dma_write_master: Done "dma_core_dma_write_master" with 2 modules, 5 files
2019.04.01.13:54:31 Info: qsys-generate succeeded.
2019.04.01.13:54:31 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:31 Info: 
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: All Generic Component instances match their respective ip files.
2019.04.01.13:54:31 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0/msgdma_bbb_afu_id_avmm_slave_0_generation.rpt
2019.04.01.13:54:31 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:31 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:31 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0 --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: "Transforming system: msgdma_bbb_afu_id_avmm_slave_0"
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: Running transform generation_view_transform
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: Running transform generation_view_transform
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: "Naming system components in system: msgdma_bbb_afu_id_avmm_slave_0"
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: "Processing generation queue"
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: "Generating: msgdma_bbb_afu_id_avmm_slave_0"
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: "Generating: afu_id_avmm_slave"
2019.04.01.13:54:31 Info: msgdma_bbb_afu_id_avmm_slave_0: Done "msgdma_bbb_afu_id_avmm_slave_0" with 2 modules, 2 files
2019.04.01.13:54:31 Info: qsys-generate succeeded.
2019.04.01.13:54:31 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:31 Info: 
2019.04.01.13:54:31 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/msgdma_bbb_inst/msgdma_bbb_inst_generation.rpt
2019.04.01.13:54:31 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:31 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:31 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/msgdma_bbb.qsys --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/msgdma_bbb_inst --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:31 Info: Loading build/msgdma_bbb.qsys
2019.04.01.13:54:31 Info: Reading input file
2019.04.01.13:54:31 Info: Adding address_span_extender_0 [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module address_span_extender_0
2019.04.01.13:54:31 Info: Adding clk [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module clk
2019.04.01.13:54:31 Info: Adding csr [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module csr
2019.04.01.13:54:31 Info: Adding dma_read_master [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module dma_read_master
2019.04.01.13:54:31 Info: Adding dma_write_master [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module dma_write_master
2019.04.01.13:54:31 Info: Adding magic_number_rom [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module magic_number_rom
2019.04.01.13:54:31 Info: Adding modular_sgdma_dispatcher_0 [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module modular_sgdma_dispatcher_0
2019.04.01.13:54:31 Info: Adding msgdma_bbb_afu_id_avmm_slave_0 [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module msgdma_bbb_afu_id_avmm_slave_0
2019.04.01.13:54:31 Info: Adding pipe_stage_ase [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module pipe_stage_ase
2019.04.01.13:54:31 Info: Adding pipe_stage_dma_read [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module pipe_stage_dma_read
2019.04.01.13:54:31 Info: Adding pipe_stage_dma_write [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module pipe_stage_dma_write
2019.04.01.13:54:31 Info: Adding pipe_stage_host_rd [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module pipe_stage_host_rd
2019.04.01.13:54:31 Info: Adding pipe_stage_host_wr [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module pipe_stage_host_wr
2019.04.01.13:54:31 Info: Adding pipe_stage_mem [altera_generic_component 1.0]
2019.04.01.13:54:31 Info: Parameterizing module pipe_stage_mem
2019.04.01.13:54:31 Info: Building connections
2019.04.01.13:54:31 Info: Parameterizing connections
2019.04.01.13:54:31 Info: Validating
2019.04.01.13:54:31 Info: Done reading input file
2019.04.01.13:54:32 Warning: msgdma_bbb.address_span_extender_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.csr: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.dma_read_master: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.dma_write_master: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.magic_number_rom: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.modular_sgdma_dispatcher_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.msgdma_bbb_afu_id_avmm_slave_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.pipe_stage_ase: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.pipe_stage_dma_read: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.pipe_stage_dma_write: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.pipe_stage_host_rd: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.pipe_stage_host_wr: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:32 Warning: msgdma_bbb.pipe_stage_mem: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:33 Info: msgdma_bbb: "Transforming system: msgdma_bbb"
2019.04.01.13:54:33 Info: msgdma_bbb: Running transform generation_view_transform
2019.04.01.13:54:33 Info: msgdma_bbb: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:33 Info: msgdma_bbb: Running transform interconnect_transform_chooser
2019.04.01.13:54:35 Info: msgdma_bbb: Running transform interconnect_transform_chooser took 2.632s
2019.04.01.13:54:35 Info: mm_interconnect_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:35 Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.034s
2019.04.01.13:54:35 Info: mm_interconnect_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:35 Info: mm_interconnect_1: Running transform interconnect_transform_chooser took 0.034s
2019.04.01.13:54:35 Info: mm_interconnect_2: Running transform interconnect_transform_chooser
2019.04.01.13:54:35 Info: mm_interconnect_2: Running transform interconnect_transform_chooser took 0.033s
2019.04.01.13:54:35 Info: mm_interconnect_3: Running transform interconnect_transform_chooser
2019.04.01.13:54:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:36 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:36 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:36 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:36 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:36 Info: mm_interconnect_3: Running transform interconnect_transform_chooser took 0.596s
2019.04.01.13:54:36 Info: mm_interconnect_4: Running transform interconnect_transform_chooser
2019.04.01.13:54:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:36 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:36 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:36 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:36 Info: mm_interconnect_4: Running transform interconnect_transform_chooser took 0.538s
2019.04.01.13:54:36 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:36 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:36 Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
2019.04.01.13:54:36 Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:36 Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser
2019.04.01.13:54:36 Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:36 Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser
2019.04.01.13:54:36 Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:36 Info: avalon_st_adapter_004: Running transform interconnect_transform_chooser
2019.04.01.13:54:36 Info: avalon_st_adapter_004: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:36 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:36 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:36 Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
2019.04.01.13:54:36 Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:36 Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser
2019.04.01.13:54:37 Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:37 Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser
2019.04.01.13:54:37 Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:54:37 Info: msgdma_bbb: "Naming system components in system: msgdma_bbb"
2019.04.01.13:54:37 Info: msgdma_bbb: "Processing generation queue"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_address_span_extender_0"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_clk"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_csr"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: dma_core_dma_read_master"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: dma_core_dma_write_master"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_magic_number_rom_0"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: dma_core_modular_sgdma_dispatcher_0"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_afu_id_avmm_slave_0"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_pipe_stage_0"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: dma_core_pipe_stage_dma_read"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: dma_core_pipe_stage_dma_write"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_pipe_stage_m"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_mm_bridge_1"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_mm_bridge_0"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_171_xezs4uq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_171_loazk7y"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_171_75rtnyi"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_171_jtukg6a"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_171_ryxqo4i"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: altera_reset_controller"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: altera_merlin_master_translator"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: altera_merlin_slave_translator"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: altera_merlin_master_agent"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: altera_merlin_slave_agent"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: altera_avalon_sc_fifo"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_2yjtcfa"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_mhnnida"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_xyuldaa"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_d74ns6a"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_vsbx77i"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: altera_merlin_traffic_limiter"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: altera_merlin_burst_adapter"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_171_zris2yy"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_171_fo2xdma"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_171_7aht7zq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_171_i2cocey"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: altera_merlin_width_adapter"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_avalon_st_adapter_171_yxzsrmq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_avalon_st_adapter_171_l5ksb3y"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_avalon_st_adapter_171_qlazvvi"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_avalon_st_adapter_171_le7iqii"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_a7oqogy"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_dw5zvni"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_5j3slzq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_uf32rmi"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_n5tem4a"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_171_epqolxq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_171_k6wgvmq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_171_cu2qbei"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_171_63cifxq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_171_44j5nvq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_171_64qmgnq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_171_4q4rjai"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_171_gv3ohxa"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_171_alhjfyy"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_171_lqxes4q"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_error_adapter_171_nt3czwq"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_error_adapter_171_t2hnnza"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_error_adapter_171_wtetjai"
2019.04.01.13:54:37 Info: msgdma_bbb: "Generating: msgdma_bbb_error_adapter_171_2x774lq"
2019.04.01.13:54:37 Info: msgdma_bbb: Done "msgdma_bbb" with 61 modules, 71 files
2019.04.01.13:54:38 Info: qsys-generate succeeded.
2019.04.01.13:54:38 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:38 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ddr_board/ddr_board_generation.rpt
2019.04.01.13:54:38 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:38 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:38 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ddr_board.qsys --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ddr_board --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:38 Info: Loading build/ddr_board.qsys
2019.04.01.13:54:38 Info: Reading input file
2019.04.01.13:54:38 Info: Adding ddr4a_cross_to_host [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4a_cross_to_host
2019.04.01.13:54:38 Info: Adding ddr4a_cross_to_kernel [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4a_cross_to_kernel
2019.04.01.13:54:38 Info: Adding ddr4a_pipe_0 [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4a_pipe_0
2019.04.01.13:54:38 Info: Adding ddr4a_pipe_1_burst16 [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4a_pipe_1_burst16
2019.04.01.13:54:38 Info: Adding ddr4a_pipe_to_bankdiv [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4a_pipe_to_bankdiv
2019.04.01.13:54:38 Info: Adding ddr4b_cross_to_host [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4b_cross_to_host
2019.04.01.13:54:38 Info: Adding ddr4b_cross_to_kernel [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4b_cross_to_kernel
2019.04.01.13:54:38 Info: Adding ddr4b_pipe_0 [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4b_pipe_0
2019.04.01.13:54:38 Info: Adding ddr4b_pipe_1_burst16 [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4b_pipe_1_burst16
2019.04.01.13:54:38 Info: Adding ddr4b_pipe_to_bankdiv [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr4b_pipe_to_bankdiv
2019.04.01.13:54:38 Info: Adding ddr_board_acl_memory_bank_divider_0 [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr_board_acl_memory_bank_divider_0
2019.04.01.13:54:38 Info: Adding ddr_clk_a [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr_clk_a
2019.04.01.13:54:38 Info: Adding ddr_clk_b [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module ddr_clk_b
2019.04.01.13:54:38 Info: Adding global_reset [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module global_reset
2019.04.01.13:54:38 Info: Adding host_clk [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module host_clk
2019.04.01.13:54:38 Info: Adding kernel_clk [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module kernel_clk
2019.04.01.13:54:38 Info: Adding kernel_reset [altera_generic_component 1.0]
2019.04.01.13:54:38 Info: Parameterizing module kernel_reset
2019.04.01.13:54:38 Info: Adding msgdma_bbb_inst [msgdma_bbb 1.0]
2019.04.01.13:54:38 Info: Parameterizing module msgdma_bbb_inst
2019.04.01.13:54:38 Info: Building connections
2019.04.01.13:54:38 Info: Parameterizing connections
2019.04.01.13:54:38 Info: Validating
2019.04.01.13:54:39 Info: Done reading input file
2019.04.01.13:54:41 Warning: ddr_board.ddr4a_cross_to_host: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr4a_cross_to_kernel: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr4a_pipe_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr4a_pipe_1_burst16: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr4a_pipe_to_bankdiv: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr4b_cross_to_host: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr4b_cross_to_kernel: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr4b_pipe_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr4b_pipe_1_burst16: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr4b_pipe_to_bankdiv: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr_board_acl_memory_bank_divider_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr_board_acl_memory_bank_divider_0: Warnings found in IP parameterization.
2019.04.01.13:54:41 Warning: ddr_board.ddr_clk_a: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.ddr_clk_b: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.global_reset: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.host_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.kernel_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.kernel_reset: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.address_span_extender_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.csr: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.dma_read_master: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.dma_write_master: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.magic_number_rom: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.modular_sgdma_dispatcher_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.msgdma_bbb_afu_id_avmm_slave_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.pipe_stage_ase: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.pipe_stage_dma_read: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.pipe_stage_dma_write: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.pipe_stage_host_rd: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.pipe_stage_host_wr: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:41 Warning: ddr_board.msgdma_bbb_inst.pipe_stage_mem: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:42 Info: ddr_board: "Transforming system: ddr_board"
2019.04.01.13:54:42 Info: ddr_board: Running transform generation_view_transform
2019.04.01.13:54:42 Info: ddr_board: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:42 Info: msgdma_bbb_inst: Running transform generation_view_transform
2019.04.01.13:54:42 Info: msgdma_bbb_inst: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:42 Info: ddr_board: Running transform interconnect_transform_chooser
2019.04.01.13:54:42 Info: Interconnect is inserted between master ddr4a_pipe_1_burst16.m0 and slave ddr4a_pipe_0.s0 because the master has burstcount signal 5 bit wide, but the slave is 7 bit wide.
2019.04.01.13:54:43 Info: Interconnect is inserted between master ddr4b_pipe_1_burst16.m0 and slave ddr4b_pipe_0.s0 because the master has burstcount signal 5 bit wide, but the slave is 7 bit wide.
2019.04.01.13:54:43 Info: Interconnect is inserted between master msgdma_bbb_inst.mem and slave ddr_board_acl_memory_bank_divider_0.s because the master has burstcount signal 3 bit wide, but the slave is 5 bit wide.
2019.04.01.13:54:43 Info: Interconnect is inserted between master msgdma_bbb_inst.mem and slave ddr_board_acl_memory_bank_divider_0.s because the master has address signal 48 bit wide, but the slave is 27 bit wide.
2019.04.01.13:54:43 Info: Interconnect is inserted between master msgdma_bbb_inst.mem and slave ddr_board_acl_memory_bank_divider_0.s because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2019.04.01.13:54:44 Info: ddr_board: Running transform interconnect_transform_chooser took 2.158s
2019.04.01.13:54:44 Info: mm_interconnect_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:44 Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.034s
2019.04.01.13:54:44 Info: mm_interconnect_1: Running transform interconnect_transform_chooser
2019.04.01.13:54:44 Info: mm_interconnect_1: Running transform interconnect_transform_chooser took 0.035s
2019.04.01.13:54:44 Info: mm_interconnect_2: Running transform interconnect_transform_chooser
2019.04.01.13:54:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:44 Info: mm_interconnect_2: Running transform interconnect_transform_chooser took 0.166s
2019.04.01.13:54:44 Info: mm_interconnect_3: Running transform interconnect_transform_chooser
2019.04.01.13:54:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:44 Info: mm_interconnect_3: Running transform interconnect_transform_chooser took 0.186s
2019.04.01.13:54:44 Info: mm_interconnect_4: Running transform interconnect_transform_chooser
2019.04.01.13:54:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:44 Info: mm_interconnect_4: Running transform interconnect_transform_chooser took 0.185s
2019.04.01.13:54:44 Info: mm_interconnect_5: Running transform interconnect_transform_chooser
2019.04.01.13:54:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:45 Info: mm_interconnect_5: Running transform interconnect_transform_chooser took 0.193s
2019.04.01.13:54:45 Info: mm_interconnect_8: Running transform interconnect_transform_chooser
2019.04.01.13:54:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:45 Info: mm_interconnect_8: Running transform interconnect_transform_chooser took 0.160s
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:45 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:45 Info: ddr_board: "Naming system components in system: ddr_board"
2019.04.01.13:54:45 Info: ddr_board: "Processing generation queue"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_1"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_0"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_bridge_2"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_bridge_3"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_bridge_1"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_4"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_2"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_bridge_4"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_bridge_5"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_mm_bridge_0"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_acl_memory_bank_divider_0"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_clock_bridge_0"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_clock_bridge_1"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_reset_bridge_0"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_clk"
2019.04.01.13:54:45 Info: ddr_board: "Generating: kernel_clk"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_reset_bridge_1"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_171_w7q4tfy"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_171_gzssfci"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_171_3rnchmy"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_171_7j2zj2y"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_171_ofmcnoy"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_171_rqh2cli"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_171_xalcgnq"
2019.04.01.13:54:45 Info: ddr_board: "Generating: altera_reset_controller"
2019.04.01.13:54:45 Info: ddr_board: "Generating: altera_merlin_master_translator"
2019.04.01.13:54:45 Info: ddr_board: "Generating: altera_merlin_slave_translator"
2019.04.01.13:54:45 Info: ddr_board: "Generating: altera_merlin_master_agent"
2019.04.01.13:54:45 Info: ddr_board: "Generating: altera_merlin_slave_agent"
2019.04.01.13:54:45 Info: ddr_board: "Generating: altera_avalon_sc_fifo"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_171_rsds6ri"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_171_crknc5y"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_171_vcgafyi"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_171_q6koyka"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_171_u3eteei"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_avalon_st_adapter_171_le7iqii"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_171_5h5hekq"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_171_j6cuhiq"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_171_36mqxyi"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_171_fsmctya"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_171_4slo4vi"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_171_pbdxhti"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_171_wekccsa"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_router_171_wzwrseq"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_171_hxxylpi"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_171_ppgcoeq"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_171_mxpgpai"
2019.04.01.13:54:45 Info: ddr_board: "Generating: ddr_board_error_adapter_171_2x774lq"
2019.04.01.13:54:45 Info: ddr_board: Done "ddr_board" with 50 modules, 41 files
2019.04.01.13:54:46 Info: qsys-generate succeeded.
2019.04.01.13:54:46 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:46 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/board/board_generation.rpt
2019.04.01.13:54:46 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:54:46 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:54:46 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/board.qsys --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/board --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:54:46 Info: Loading build/board.qsys
2019.04.01.13:54:46 Info: Reading input file
2019.04.01.13:54:46 Info: Adding board_afu_id_avmm_slave_0 [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module board_afu_id_avmm_slave_0
2019.04.01.13:54:46 Info: Adding board_irq_ctrl_0 [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module board_irq_ctrl_0
2019.04.01.13:54:46 Info: Adding clk_200 [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module clk_200
2019.04.01.13:54:46 Info: Adding ddr_board [ddr_board 1.0]
2019.04.01.13:54:46 Info: Parameterizing module ddr_board
2019.04.01.13:54:46 Info: Adding emif_ddr4a_clk [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module emif_ddr4a_clk
2019.04.01.13:54:46 Info: Adding emif_ddr4b_clk [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module emif_ddr4b_clk
2019.04.01.13:54:46 Info: Adding global_reset_in [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module global_reset_in
2019.04.01.13:54:46 Info: Adding kernel_clk_export [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module kernel_clk_export
2019.04.01.13:54:46 Info: Adding kernel_clk_in [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module kernel_clk_in
2019.04.01.13:54:46 Info: Adding kernel_interface [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module kernel_interface
2019.04.01.13:54:46 Info: Adding pipe_stage_host_ctrl [altera_generic_component 1.0]
2019.04.01.13:54:46 Info: Parameterizing module pipe_stage_host_ctrl
2019.04.01.13:54:46 Info: Building connections
2019.04.01.13:54:46 Info: Parameterizing connections
2019.04.01.13:54:46 Info: Validating
2019.04.01.13:54:47 Info: Done reading input file
2019.04.01.13:54:50 Warning: board.board_afu_id_avmm_slave_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.board_irq_ctrl_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.board_irq_ctrl_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.clk_200: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4a_cross_to_host: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4a_cross_to_kernel: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4a_pipe_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4a_pipe_1_burst16: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4a_pipe_to_bankdiv: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4b_cross_to_host: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4b_cross_to_kernel: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4b_pipe_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4b_pipe_1_burst16: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr4b_pipe_to_bankdiv: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr_board_acl_memory_bank_divider_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr_board_acl_memory_bank_divider_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr_board_acl_memory_bank_divider_0: Warnings found in IP parameterization.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr_clk_a: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr_clk_a: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr_clk_b: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.ddr_clk_b: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.global_reset: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.host_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.host_clk: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.kernel_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.kernel_reset: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.address_span_extender_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.csr: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.dma_read_master: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.dma_write_master: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.magic_number_rom: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.modular_sgdma_dispatcher_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.msgdma_bbb_afu_id_avmm_slave_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.pipe_stage_ase: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.pipe_stage_dma_read: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.pipe_stage_dma_write: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.pipe_stage_host_rd: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.pipe_stage_host_wr: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.ddr_board.msgdma_bbb_inst.pipe_stage_mem: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.emif_ddr4a_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.emif_ddr4b_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.global_reset_in: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.global_reset_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.kernel_clk_export: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.kernel_clk_export: Warnings found in IP parameterization.
2019.04.01.13:54:50 Warning: board.kernel_clk_in: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.kernel_interface: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.kernel_interface: Warnings found in IP parameterization.
2019.04.01.13:54:50 Warning: board.pipe_stage_host_ctrl: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2019.04.01.13:54:50 Warning: board.clk_200.out_clk/kernel_interface.clk: kernel_interface.clk requires 100000000Hz, but source has frequency of 200000000Hz
2019.04.01.13:54:51 Info: board: "Transforming system: board"
2019.04.01.13:54:51 Info: board: Running transform generation_view_transform
2019.04.01.13:54:51 Info: board: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:51 Info: ddr_board: Running transform generation_view_transform
2019.04.01.13:54:51 Info: ddr_board: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:51 Info: msgdma_bbb_inst: Running transform generation_view_transform
2019.04.01.13:54:51 Info: msgdma_bbb_inst: Running transform generation_view_transform took 0.000s
2019.04.01.13:54:51 Info: board: Running transform interconnect_transform_chooser
2019.04.01.13:54:52 Info: board: Running transform interconnect_transform_chooser took 1.394s
2019.04.01.13:54:52 Info: mm_interconnect_0: Running transform interconnect_transform_chooser
2019.04.01.13:54:53 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:53 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:53 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:53 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2019.04.01.13:54:53 Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.625s
2019.04.01.13:54:53 Info: avalon_st_adapter: Running transform interconnect_transform_chooser
2019.04.01.13:54:53 Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:53 Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
2019.04.01.13:54:53 Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:53 Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser
2019.04.01.13:54:53 Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:53 Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser
2019.04.01.13:54:53 Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:53 Info: avalon_st_adapter_004: Running transform interconnect_transform_chooser
2019.04.01.13:54:53 Info: avalon_st_adapter_004: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:54:53 Info: board: "Naming system components in system: board"
2019.04.01.13:54:53 Info: board: "Processing generation queue"
2019.04.01.13:54:53 Info: board: "Generating: board"
2019.04.01.13:54:53 Info: board: "Generating: board_afu_id_avmm_slave_0"
2019.04.01.13:54:53 Info: board: "Generating: board_irq_ctrl_0"
2019.04.01.13:54:53 Info: board: "Generating: board_clk_200"
2019.04.01.13:54:53 Info: board: "Generating: board_clock_bridge_0"
2019.04.01.13:54:53 Info: board: "Generating: board_clock_bridge_1"
2019.04.01.13:54:53 Info: board: "Generating: board_global_reset_in"
2019.04.01.13:54:53 Info: board: "Generating: board_kernel_clk_export"
2019.04.01.13:54:53 Info: board: "Generating: board_kernel_clk_in"
2019.04.01.13:54:53 Info: board: "Generating: board_kernel_interface"
2019.04.01.13:54:53 Info: board: "Generating: board_pipe_stage_host_ctrl"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_mm_interconnect_171_p4o2cra"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_irq_mapper_171_5w6dzua"
2019.04.01.13:54:53 Info: board: "Generating: altera_irq_clock_crosser"
2019.04.01.13:54:53 Info: board: "Generating: altera_reset_controller"
2019.04.01.13:54:53 Info: board: "Generating: altera_merlin_master_translator"
2019.04.01.13:54:53 Info: board: "Generating: altera_merlin_slave_translator"
2019.04.01.13:54:53 Info: board: "Generating: altera_merlin_master_agent"
2019.04.01.13:54:53 Info: board: "Generating: altera_merlin_slave_agent"
2019.04.01.13:54:53 Info: board: "Generating: altera_avalon_sc_fifo"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_merlin_router_171_ebcvigi"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_merlin_router_171_r2hi7fy"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_merlin_router_171_ukwigha"
2019.04.01.13:54:53 Info: board: "Generating: altera_merlin_traffic_limiter"
2019.04.01.13:54:53 Info: board: "Generating: altera_merlin_burst_adapter"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_merlin_demultiplexer_171_qq5pwxa"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_merlin_multiplexer_171_5pgzmwa"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_merlin_demultiplexer_171_7hp4naq"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_merlin_multiplexer_171_5ukgfza"
2019.04.01.13:54:53 Info: board: "Generating: altera_merlin_width_adapter"
2019.04.01.13:54:53 Info: board: "Generating: altera_avalon_st_pipeline_stage"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_avalon_st_adapter_171_yxzsrmq"
2019.04.01.13:54:53 Info: board: "Generating: board_altera_avalon_st_adapter_171_qlazvvi"
2019.04.01.13:54:53 Info: board: "Generating: board_error_adapter_171_nt3czwq"
2019.04.01.13:54:53 Info: board: "Generating: board_error_adapter_171_wtetjai"
2019.04.01.13:54:53 Info: board: Done "board" with 36 modules, 45 files
2019.04.01.13:54:54 Info: qsys-generate succeeded.
2019.04.01.13:54:54 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:54:58 Info: Searching board.qsys for referenced ip or qsys files
2019.04.01.13:54:58 Info: Starting library initialization
2019.04.01.13:55:02 Info: Finished initializing library
2019.04.01.13:55:09 Info: Searching board for referenced ip or qsys files
2019.04.01.13:55:09 Info: Device: 10AX115N3F40E2SG Device Family: Arria 10
2019.04.01.13:55:09 Info: 	Found board_afu_id_avmm_slave_0.ip
2019.04.01.13:55:09 Info: 	Found board_irq_ctrl_0.ip
2019.04.01.13:55:09 Info: 	Found board_clk_200.ip
2019.04.01.13:55:09 Info: 	Found ddr_board.qsys
2019.04.01.13:55:09 Info: 	Found board_clock_bridge_0.ip
2019.04.01.13:55:09 Info: 	Found board_clock_bridge_1.ip
2019.04.01.13:55:09 Info: 	Found board_global_reset_in.ip
2019.04.01.13:55:09 Info: 	Found board_kernel_clk_export.ip
2019.04.01.13:55:09 Info: 	Found board_kernel_clk_in.ip
2019.04.01.13:55:09 Info: 	Found board_kernel_interface.ip
2019.04.01.13:55:09 Info: 	Found board_pipe_stage_host_ctrl.ip
2019.04.01.13:55:10 Info: Searching board_irq_ctrl_0 for referenced ip or qsys files
2019.04.01.13:55:10 Info: Searching board_pipe_stage_host_ctrl for referenced ip or qsys files
2019.04.01.13:55:10 Info: Searching board_clock_bridge_0 for referenced ip or qsys files
2019.04.01.13:55:12 Info: Searching ddr_board for referenced ip or qsys files
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_clock_crossing_bridge_1.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_clock_crossing_bridge_0.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_bridge_2.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_bridge_3.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_bridge_1.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_clock_crossing_bridge_4.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_clock_crossing_bridge_2.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_bridge_4.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_bridge_5.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_mm_bridge_0.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_acl_memory_bank_divider_0.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_clock_bridge_0.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_clock_bridge_1.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_reset_bridge_0.ip
2019.04.01.13:55:12 Info: 	Found ddr_clk.ip
2019.04.01.13:55:12 Info: 	Found kernel_clk.ip
2019.04.01.13:55:12 Info: 	Found ddr_board_reset_bridge_1.ip
2019.04.01.13:55:12 Info: 	Found msgdma_bbb.qsys
2019.04.01.13:55:12 Info: Searching board_clock_bridge_1 for referenced ip or qsys files
2019.04.01.13:55:12 Info: Searching board_kernel_interface for referenced ip or qsys files
2019.04.01.13:55:12 Info: Searching board_global_reset_in for referenced ip or qsys files
2019.04.01.13:55:12 Info: Searching board_kernel_clk_export for referenced ip or qsys files
2019.04.01.13:55:12 Info: Searching board_afu_id_avmm_slave_0 for referenced ip or qsys files
2019.04.01.13:55:12 Info: Searching board_clk_200 for referenced ip or qsys files
2019.04.01.13:55:12 Info: Searching board_kernel_clk_in for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_acl_memory_bank_divider_0 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_mm_clock_crossing_bridge_2 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching kernel_clk for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_clk for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching msgdma_bbb for referenced ip or qsys files
2019.04.01.13:55:13 Info: 	Found msgdma_bbb_address_span_extender_0.ip
2019.04.01.13:55:13 Info: 	Found msgdma_bbb_clk.ip
2019.04.01.13:55:13 Info: 	Found msgdma_bbb_csr.ip
2019.04.01.13:55:13 Info: 	Found dma_core_dma_read_master.ip
2019.04.01.13:55:13 Info: 	Found dma_core_dma_write_master.ip
2019.04.01.13:55:13 Info: 	Found msgdma_bbb_magic_number_rom_0.ip
2019.04.01.13:55:13 Info: 	Found dma_core_modular_sgdma_dispatcher_0.ip
2019.04.01.13:55:13 Info: 	Found msgdma_bbb_afu_id_avmm_slave_0.ip
2019.04.01.13:55:13 Info: 	Found msgdma_bbb_pipe_stage_0.ip
2019.04.01.13:55:13 Info: 	Found dma_core_pipe_stage_dma_read.ip
2019.04.01.13:55:13 Info: 	Found dma_core_pipe_stage_dma_write.ip
2019.04.01.13:55:13 Info: 	Found msgdma_bbb_pipe_stage_m.ip
2019.04.01.13:55:13 Info: 	Found msgdma_bbb_mm_bridge_1.ip
2019.04.01.13:55:13 Info: 	Found msgdma_bbb_mm_bridge_0.ip
2019.04.01.13:55:13 Info: Searching ddr_board_mm_clock_crossing_bridge_4 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_mm_bridge_4 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_mm_bridge_5 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_mm_bridge_2 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_clock_bridge_1 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_mm_bridge_3 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_clock_bridge_0 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_mm_clock_crossing_bridge_1 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_mm_clock_crossing_bridge_0 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_reset_bridge_0 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_reset_bridge_1 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_mm_bridge_1 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching ddr_board_mm_bridge_0 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching msgdma_bbb_magic_number_rom_0 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching dma_core_pipe_stage_dma_write for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching msgdma_bbb_address_span_extender_0 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching msgdma_bbb_clk for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching dma_core_modular_sgdma_dispatcher_0 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching msgdma_bbb_mm_bridge_1 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching msgdma_bbb_mm_bridge_0 for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching msgdma_bbb_csr for referenced ip or qsys files
2019.04.01.13:55:13 Info: Searching dma_core_dma_read_master for referenced ip or qsys files
2019.04.01.13:55:14 Info: Searching dma_core_dma_write_master for referenced ip or qsys files
2019.04.01.13:55:14 Info: Searching dma_core_pipe_stage_dma_read for referenced ip or qsys files
2019.04.01.13:55:14 Info: Searching msgdma_bbb_pipe_stage_m for referenced ip or qsys files
2019.04.01.13:55:14 Info: Searching msgdma_bbb_pipe_stage_0 for referenced ip or qsys files
2019.04.01.13:55:14 Info: Searching msgdma_bbb_afu_id_avmm_slave_0 for referenced ip or qsys files
2019.04.01.13:55:14 Info: Search complete
2019.04.01.13:55:14 Info: Creating archive for /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/board.qsys
2019.04.01.13:55:14 Info: Consolidating ip files and their references.
2019.04.01.13:55:14 Info: Done consolidating ip files and references.
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_bridge_4.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_pipe_stage_host_ctrl.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_bridge_2.ip
2019.04.01.13:55:14 Info: 	Adding board.qsys
2019.04.01.13:55:14 Info: 	Adding ip/dma_core_modular_sgdma_dispatcher_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_bridge_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_clk_200.ip
2019.04.01.13:55:14 Info: 	Adding ip/kernel_clk.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_global_reset_in.ip
2019.04.01.13:55:14 Info: 	Adding ip/msgdma_bbb_pipe_stage_m.ip
2019.04.01.13:55:14 Info: 	Adding .qsys_top_level
2019.04.01.13:55:14 Info: 	Adding ddr_board.qsys
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_clock_crossing_bridge_1.ip
2019.04.01.13:55:14 Info: 	Adding ip/dma_core_dma_read_master.ip
2019.04.01.13:55:14 Info: 	Adding ip/msgdma_bbb_afu_id_avmm_slave_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_kernel_clk_in.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_kernel_clk_export.ip
2019.04.01.13:55:14 Info: 	Adding ip/dma_core_dma_write_master.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_clock_bridge_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/msgdma_bbb_pipe_stage_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_clock_bridge_1.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_reset_bridge_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/msgdma_bbb_mm_bridge_1.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_clk.ip
2019.04.01.13:55:14 Info: 	Adding ip/msgdma_bbb_magic_number_rom_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_afu_id_avmm_slave_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_bridge_5.ip
2019.04.01.13:55:14 Info: 	Adding ip/msgdma_bbb_address_span_extender_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_bridge_3.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_clock_crossing_bridge_4.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_bridge_1.ip
2019.04.01.13:55:14 Info: 	Adding ip/dma_core_pipe_stage_dma_read.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_irq_ctrl_0.ip
2019.04.01.13:55:14 Info: 	Adding msgdma_bbb.qsys
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_clock_crossing_bridge_2.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_clock_bridge_1.ip
2019.04.01.13:55:14 Info: 	Adding ip/msgdma_bbb_clk.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_mm_clock_crossing_bridge_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/dma_core_pipe_stage_dma_write.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_clock_bridge_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/msgdma_bbb_csr.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_reset_bridge_1.ip
2019.04.01.13:55:14 Info: 	Adding ip/msgdma_bbb_mm_bridge_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/ddr_board_acl_memory_bank_divider_0.ip
2019.04.01.13:55:14 Info: 	Adding ip/board_kernel_interface.ip
2019.04.01.13:55:14 Info: Archiving complete. Result is stored here: /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/board.zip
2019.04.01.13:55:14 Info: Adding all files to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/dcp revision afu_opencl_kernel.
2019.04.01.13:55:15 Info: Done adding files.
2019.04.01.13:55:27 Info: kernel_system: All Generic Component instances match their respective ip files.
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: All Generic Component instances match their respective ip files.
2019.04.01.13:55:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_avs_ethash_search_cra_cra_ring/kernel_system_avs_ethash_search_cra_cra_ring_generation.rpt
2019.04.01.13:55:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_avs_ethash_search_cra_cra_ring.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_avs_ethash_search_cra_cra_ring --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: "Transforming system: kernel_system_avs_ethash_search_cra_cra_ring"
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: Running transform generation_view_transform
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: Running transform generation_view_transform took 0.001s
2019.04.01.13:55:28 Info: avs_ethash_search_cra_cra_ring: Running transform generation_view_transform
2019.04.01.13:55:28 Info: avs_ethash_search_cra_cra_ring: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: Running transform interconnect_transform_chooser
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: Running transform interconnect_transform_chooser took 0.073s
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: "Naming system components in system: kernel_system_avs_ethash_search_cra_cra_ring"
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: "Processing generation queue"
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: "Generating: kernel_system_avs_ethash_search_cra_cra_ring"
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: "Generating: cra_ring_node"
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_search_cra_cra_ring: Done "kernel_system_avs_ethash_search_cra_cra_ring" with 2 modules, 2 files
2019.04.01.13:55:28 Info: qsys-generate succeeded.
2019.04.01.13:55:28 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:28 Info: 
2019.04.01.13:55:28 Info: kernel_system_clk_2x: All Generic Component instances match their respective ip files.
2019.04.01.13:55:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_clk_2x/kernel_system_clk_2x_generation.rpt
2019.04.01.13:55:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_clk_2x.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_clk_2x --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:28 Info: kernel_system_clk_2x: "Transforming system: kernel_system_clk_2x"
2019.04.01.13:55:28 Info: kernel_system_clk_2x: Running transform generation_view_transform
2019.04.01.13:55:28 Info: kernel_system_clk_2x: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:28 Info: clk_2x: Running transform generation_view_transform
2019.04.01.13:55:28 Info: clk_2x: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:28 Info: kernel_system_clk_2x: Running transform interconnect_transform_chooser
2019.04.01.13:55:28 Info: kernel_system_clk_2x: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:55:28 Info: kernel_system_clk_2x: "Naming system components in system: kernel_system_clk_2x"
2019.04.01.13:55:28 Info: kernel_system_clk_2x: "Processing generation queue"
2019.04.01.13:55:28 Info: kernel_system_clk_2x: "Generating: kernel_system_clk_2x"
2019.04.01.13:55:28 Info: kernel_system_clk_2x: Done "kernel_system_clk_2x" with 1 modules, 1 files
2019.04.01.13:55:28 Info: qsys-generate succeeded.
2019.04.01.13:55:28 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:28 Info: 
2019.04.01.13:55:28 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: All Generic Component instances match their respective ip files.
2019.04.01.13:55:28 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring/kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring_generation.rpt
2019.04.01.13:55:28 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:28 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:28 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: "Transforming system: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring"
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: Running transform generation_view_transform
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:29 Info: avs_ethash_calculate_dag_item_cra_cra_ring: Running transform generation_view_transform
2019.04.01.13:55:29 Info: avs_ethash_calculate_dag_item_cra_cra_ring: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: Running transform interconnect_transform_chooser
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: "Naming system components in system: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring"
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: "Processing generation queue"
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: "Generating: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring"
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: "Generating: cra_ring_node"
2019.04.01.13:55:29 Info: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring: Done "kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring" with 2 modules, 2 files
2019.04.01.13:55:29 Info: qsys-generate succeeded.
2019.04.01.13:55:29 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:29 Info: 
2019.04.01.13:55:29 Info: kernel_system_cra_root: All Generic Component instances match their respective ip files.
2019.04.01.13:55:29 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_cra_root/kernel_system_cra_root_generation.rpt
2019.04.01.13:55:29 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:29 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:29 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_cra_root.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_cra_root --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:29 Info: kernel_system_cra_root: "Transforming system: kernel_system_cra_root"
2019.04.01.13:55:29 Info: kernel_system_cra_root: Running transform generation_view_transform
2019.04.01.13:55:29 Info: kernel_system_cra_root: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:29 Info: cra_root: Running transform generation_view_transform
2019.04.01.13:55:29 Info: cra_root: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:29 Info: kernel_system_cra_root: Running transform interconnect_transform_chooser
2019.04.01.13:55:29 Info: kernel_system_cra_root: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:55:29 Info: kernel_system_cra_root: "Naming system components in system: kernel_system_cra_root"
2019.04.01.13:55:29 Info: kernel_system_cra_root: "Processing generation queue"
2019.04.01.13:55:29 Info: kernel_system_cra_root: "Generating: kernel_system_cra_root"
2019.04.01.13:55:29 Info: kernel_system_cra_root: "Generating: cra_ring_root"
2019.04.01.13:55:29 Info: kernel_system_cra_root: Done "kernel_system_cra_root" with 2 modules, 2 files
2019.04.01.13:55:29 Info: qsys-generate succeeded.
2019.04.01.13:55:29 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:29 Info: 
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: All Generic Component instances match their respective ip files.
2019.04.01.13:55:29 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_irq/kernel_system_kernel_irq_generation.rpt
2019.04.01.13:55:29 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:29 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:29 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_irq.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_irq --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: "Transforming system: kernel_system_kernel_irq"
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: Running transform generation_view_transform
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:29 Info: kernel_irq: Running transform generation_view_transform
2019.04.01.13:55:29 Info: kernel_irq: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: Running transform interconnect_transform_chooser
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: "Naming system components in system: kernel_system_kernel_irq"
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: "Processing generation queue"
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: "Generating: kernel_system_kernel_irq"
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: "Generating: altera_irq_bridge"
2019.04.01.13:55:29 Info: kernel_system_kernel_irq: Done "kernel_system_kernel_irq" with 2 modules, 2 files
2019.04.01.13:55:29 Info: qsys-generate succeeded.
2019.04.01.13:55:29 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:29 Info: 
2019.04.01.13:55:29 Info: kernel_system_sys_description_rom: All Generic Component instances match their respective ip files.
2019.04.01.13:55:29 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_sys_description_rom/kernel_system_sys_description_rom_generation.rpt
2019.04.01.13:55:29 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:29 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:29 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_sys_description_rom.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_sys_description_rom --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: "Transforming system: kernel_system_sys_description_rom"
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: Running transform generation_view_transform
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:30 Info: sys_description_rom: Running transform generation_view_transform
2019.04.01.13:55:30 Info: sys_description_rom: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: Running transform interconnect_transform_chooser
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: "Naming system components in system: kernel_system_sys_description_rom"
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: "Processing generation queue"
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: "Generating: kernel_system_sys_description_rom"
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: "Generating: acl_rom_module"
2019.04.01.13:55:30 Info: kernel_system_sys_description_rom: Done "kernel_system_sys_description_rom" with 2 modules, 2 files
2019.04.01.13:55:30 Info: qsys-generate succeeded.
2019.04.01.13:55:30 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:30 Info: 
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: All Generic Component instances match their respective ip files.
2019.04.01.13:55:30 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_clk_snoop/kernel_system_clk_snoop_generation.rpt
2019.04.01.13:55:30 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:30 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:30 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_clk_snoop.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_clk_snoop --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: "Transforming system: kernel_system_clk_snoop"
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: Running transform generation_view_transform
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:30 Info: clk_snoop: Running transform generation_view_transform
2019.04.01.13:55:30 Info: clk_snoop: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: Running transform interconnect_transform_chooser
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: "Naming system components in system: kernel_system_clk_snoop"
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: "Processing generation queue"
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: "Generating: kernel_system_clk_snoop"
2019.04.01.13:55:30 Info: kernel_system_clk_snoop: Done "kernel_system_clk_snoop" with 1 modules, 1 files
2019.04.01.13:55:30 Info: qsys-generate succeeded.
2019.04.01.13:55:30 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:30 Info: 
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: All Generic Component instances match their respective ip files.
2019.04.01.13:55:30 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_cra/kernel_system_kernel_cra_generation.rpt
2019.04.01.13:55:30 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:30 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:30 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_cra.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_cra --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: "Transforming system: kernel_system_kernel_cra"
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: Running transform generation_view_transform
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:30 Info: kernel_cra: Running transform generation_view_transform
2019.04.01.13:55:30 Info: kernel_cra: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: Running transform interconnect_transform_chooser
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: "Naming system components in system: kernel_system_kernel_cra"
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: "Processing generation queue"
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: "Generating: kernel_system_kernel_cra"
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:55:30 Info: kernel_system_kernel_cra: Done "kernel_system_kernel_cra" with 2 modules, 2 files
2019.04.01.13:55:30 Info: qsys-generate succeeded.
2019.04.01.13:55:30 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:30 Info: 
2019.04.01.13:55:30 Info: kernel_system_CLMiner_kernel_stable_system: All Generic Component instances match their respective ip files.
2019.04.01.13:55:30 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_CLMiner_kernel_stable_system/kernel_system_CLMiner_kernel_stable_system_generation.rpt
2019.04.01.13:55:30 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:30 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:30 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_CLMiner_kernel_stable_system.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_CLMiner_kernel_stable_system --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:31 Warning: kernel_system_CLMiner_kernel_stable_system.CLMiner_kernel_stable_system.cc_snoop: Interface must have an associated reset
2019.04.01.13:55:31 Warning: kernel_system_CLMiner_kernel_stable_system.CLMiner_kernel_stable_system.cc_snoop: CLMiner_kernel_stable_system.cc_snoop does not have an associated reset
2019.04.01.13:55:31 Warning: kernel_system_CLMiner_kernel_stable_system: You have exported the interface CLMiner_kernel_stable_system.cc_snoop but not its associated reset interface.  Export the driver(s) of associatedReset of CLMiner_kernel_stable_system.cc_snoop
2019.04.01.13:55:31 Info: kernel_system_CLMiner_kernel_stable_system: "Transforming system: kernel_system_CLMiner_kernel_stable_system"
2019.04.01.13:55:31 Info: kernel_system_CLMiner_kernel_stable_system: Running transform generation_view_transform
2019.04.01.13:55:31 Info: kernel_system_CLMiner_kernel_stable_system: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:31 Info: CLMiner_kernel_stable_system: Running transform generation_view_transform
2019.04.01.13:55:31 Info: CLMiner_kernel_stable_system: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:31 Info: kernel_system_CLMiner_kernel_stable_system: Running transform interconnect_transform_chooser
2019.04.01.13:55:31 Info: kernel_system_CLMiner_kernel_stable_system: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:55:31 Info: kernel_system_CLMiner_kernel_stable_system: "Naming system components in system: kernel_system_CLMiner_kernel_stable_system"
2019.04.01.13:55:31 Info: kernel_system_CLMiner_kernel_stable_system: "Processing generation queue"
2019.04.01.13:55:31 Info: kernel_system_CLMiner_kernel_stable_system: "Generating: kernel_system_CLMiner_kernel_stable_system"
2019.04.01.13:55:31 Info: kernel_system_CLMiner_kernel_stable_system: "Generating: CLMiner_kernel_stable_system"
2019.04.01.13:55:34 Info: kernel_system_CLMiner_kernel_stable_system: Done "kernel_system_CLMiner_kernel_stable_system" with 2 modules, 299 files
2019.04.01.13:55:34 Info: qsys-generate succeeded.
2019.04.01.13:55:34 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:34 Info: 
2019.04.01.13:55:34 Info: kernel_system_reset: All Generic Component instances match their respective ip files.
2019.04.01.13:55:34 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_reset/kernel_system_reset_generation.rpt
2019.04.01.13:55:34 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:34 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:34 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_reset.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_reset --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:34 Info: kernel_system_reset: "Transforming system: kernel_system_reset"
2019.04.01.13:55:34 Info: kernel_system_reset: Running transform generation_view_transform
2019.04.01.13:55:34 Info: kernel_system_reset: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:34 Info: reset: Running transform generation_view_transform
2019.04.01.13:55:34 Info: reset: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:34 Info: kernel_system_reset: Running transform interconnect_transform_chooser
2019.04.01.13:55:34 Info: kernel_system_reset: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:55:34 Info: kernel_system_reset: "Naming system components in system: kernel_system_reset"
2019.04.01.13:55:34 Info: kernel_system_reset: "Processing generation queue"
2019.04.01.13:55:34 Info: kernel_system_reset: "Generating: kernel_system_reset"
2019.04.01.13:55:34 Info: kernel_system_reset: Done "kernel_system_reset" with 1 modules, 1 files
2019.04.01.13:55:34 Info: qsys-generate succeeded.
2019.04.01.13:55:34 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:34 Info: 
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: All Generic Component instances match their respective ip files.
2019.04.01.13:55:35 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_acl_internal_snoop/kernel_system_acl_internal_snoop_generation.rpt
2019.04.01.13:55:35 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:35 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:35 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_acl_internal_snoop.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_acl_internal_snoop --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:35 Warning: kernel_system_acl_internal_snoop.acl_internal_snoop: No adaptation is needed; a pass through bridge is inserted
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop.acl_internal_snoop: Inserting channel_adapter: pass_through_0
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: "Transforming system: kernel_system_acl_internal_snoop"
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: Running transform generation_view_transform
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: acl_internal_snoop: Running transform generation_view_transform
2019.04.01.13:55:35 Info: acl_internal_snoop: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: clk_bridge_0: Running transform generation_view_transform
2019.04.01.13:55:35 Info: clk_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: rst_bridge_0: Running transform generation_view_transform
2019.04.01.13:55:35 Info: rst_bridge_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: pass_through_0: Running transform generation_view_transform
2019.04.01.13:55:35 Info: pass_through_0: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: Running transform interconnect_transform_chooser
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:55:35 Info: acl_internal_snoop: Running transform interconnect_transform_chooser
2019.04.01.13:55:35 Info: acl_internal_snoop: Running transform interconnect_transform_chooser took 0.009s
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: "Naming system components in system: kernel_system_acl_internal_snoop"
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: "Processing generation queue"
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: "Generating: kernel_system_acl_internal_snoop"
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: "Generating: kernel_system_acl_internal_snoop_altera_avalon_st_adapter_171_ysahfrq"
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: "Generating: kernel_system_acl_internal_snoop_channel_adapter_171_mmdj5ii"
2019.04.01.13:55:35 Info: kernel_system_acl_internal_snoop: Done "kernel_system_acl_internal_snoop" with 3 modules, 3 files
2019.04.01.13:55:35 Info: qsys-generate succeeded.
2019.04.01.13:55:35 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:35 Info: 
2019.04.01.13:55:35 Info: kernel_system_clk_1x: All Generic Component instances match their respective ip files.
2019.04.01.13:55:35 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_clk_1x/kernel_system_clk_1x_generation.rpt
2019.04.01.13:55:35 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:35 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:35 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_clk_1x.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_clk_1x --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:35 Info: kernel_system_clk_1x: "Transforming system: kernel_system_clk_1x"
2019.04.01.13:55:35 Info: kernel_system_clk_1x: Running transform generation_view_transform
2019.04.01.13:55:35 Info: kernel_system_clk_1x: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: clk_1x: Running transform generation_view_transform
2019.04.01.13:55:35 Info: clk_1x: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: kernel_system_clk_1x: Running transform interconnect_transform_chooser
2019.04.01.13:55:35 Info: kernel_system_clk_1x: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:55:35 Info: kernel_system_clk_1x: "Naming system components in system: kernel_system_clk_1x"
2019.04.01.13:55:35 Info: kernel_system_clk_1x: "Processing generation queue"
2019.04.01.13:55:35 Info: kernel_system_clk_1x: "Generating: kernel_system_clk_1x"
2019.04.01.13:55:35 Info: kernel_system_clk_1x: Done "kernel_system_clk_1x" with 1 modules, 1 files
2019.04.01.13:55:35 Info: qsys-generate succeeded.
2019.04.01.13:55:35 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:35 Info: 
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: All Generic Component instances match their respective ip files.
2019.04.01.13:55:35 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_ddr4b/kernel_system_kernel_ddr4b_generation.rpt
2019.04.01.13:55:35 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:35 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:35 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_ddr4b.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_ddr4b --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: "Transforming system: kernel_system_kernel_ddr4b"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: Running transform generation_view_transform
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: kernel_ddr4b: Running transform generation_view_transform
2019.04.01.13:55:35 Info: kernel_ddr4b: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: Running transform interconnect_transform_chooser
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: "Naming system components in system: kernel_system_kernel_ddr4b"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: "Processing generation queue"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: "Generating: kernel_system_kernel_ddr4b"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4b: Done "kernel_system_kernel_ddr4b" with 2 modules, 2 files
2019.04.01.13:55:35 Info: qsys-generate succeeded.
2019.04.01.13:55:35 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:35 Info: 
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: All Generic Component instances match their respective ip files.
2019.04.01.13:55:35 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_ddr4a/kernel_system_kernel_ddr4a_generation.rpt
2019.04.01.13:55:35 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:35 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:35 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_ddr4a.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_kernel_ddr4a --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: "Transforming system: kernel_system_kernel_ddr4a"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: Running transform generation_view_transform
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: kernel_ddr4a: Running transform generation_view_transform
2019.04.01.13:55:35 Info: kernel_ddr4a: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: Running transform interconnect_transform_chooser
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: Running transform interconnect_transform_chooser took 0.008s
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: "Naming system components in system: kernel_system_kernel_ddr4a"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: "Processing generation queue"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: "Generating: kernel_system_kernel_ddr4a"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: "Generating: altera_avalon_mm_bridge"
2019.04.01.13:55:35 Info: kernel_system_kernel_ddr4a: Done "kernel_system_kernel_ddr4a" with 2 modules, 2 files
2019.04.01.13:55:35 Info: qsys-generate succeeded.
2019.04.01.13:55:35 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:35 Info: 
2019.04.01.13:55:35 Info: kernel_system_cra_ring_rom: All Generic Component instances match their respective ip files.
2019.04.01.13:55:35 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_cra_ring_rom/kernel_system_cra_ring_rom_generation.rpt
2019.04.01.13:55:35 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:35 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:35 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_cra_ring_rom.ip --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/ip/kernel_system/kernel_system_cra_ring_rom --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: "Transforming system: kernel_system_cra_ring_rom"
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: Running transform generation_view_transform
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:36 Info: cra_ring_rom: Running transform generation_view_transform
2019.04.01.13:55:36 Info: cra_ring_rom: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: Running transform interconnect_transform_chooser
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: Running transform interconnect_transform_chooser took 0.011s
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: "Naming system components in system: kernel_system_cra_ring_rom"
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: "Processing generation queue"
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: "Generating: kernel_system_cra_ring_rom"
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: "Generating: cra_ring_rom"
2019.04.01.13:55:36 Info: kernel_system_cra_ring_rom: Done "kernel_system_cra_ring_rom" with 2 modules, 2 files
2019.04.01.13:55:36 Info: qsys-generate succeeded.
2019.04.01.13:55:36 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:36 Info: 
2019.04.01.13:55:36 Info: Saving generation log to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/kernel_system/kernel_system_generation.rpt
2019.04.01.13:55:36 Info: Generated by version: 17.1.1 build 273
2019.04.01.13:55:36 Info: Starting: Create HDL design files for synthesis
2019.04.01.13:55:36 Info: qsys-generate /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/kernel_system.qsys --synthesis=VERILOG --output-directory=/home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/kernel_system --family="Arria 10" --part=10AX115N2F40E2LG
2019.04.01.13:55:36 Info: Loading build/kernel_system.qsys
2019.04.01.13:55:36 Info: Reading input file
2019.04.01.13:55:36 Info: Adding CLMiner_kernel_stable_system [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module CLMiner_kernel_stable_system
2019.04.01.13:55:36 Info: Adding acl_internal_snoop [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module acl_internal_snoop
2019.04.01.13:55:36 Info: Adding avs_ethash_calculate_dag_item_cra_cra_ring [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module avs_ethash_calculate_dag_item_cra_cra_ring
2019.04.01.13:55:36 Info: Adding avs_ethash_search_cra_cra_ring [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module avs_ethash_search_cra_cra_ring
2019.04.01.13:55:36 Info: Adding clk_1x [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module clk_1x
2019.04.01.13:55:36 Info: Adding clk_2x [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module clk_2x
2019.04.01.13:55:36 Info: Adding clk_snoop [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module clk_snoop
2019.04.01.13:55:36 Info: Adding cra_ring_rom [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module cra_ring_rom
2019.04.01.13:55:36 Info: Adding cra_root [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module cra_root
2019.04.01.13:55:36 Info: Adding kernel_cra [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module kernel_cra
2019.04.01.13:55:36 Info: Adding kernel_ddr4a [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module kernel_ddr4a
2019.04.01.13:55:36 Info: Adding kernel_ddr4b [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module kernel_ddr4b
2019.04.01.13:55:36 Info: Adding kernel_irq [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module kernel_irq
2019.04.01.13:55:36 Info: Adding reset [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module reset
2019.04.01.13:55:36 Info: Adding sys_description_rom [altera_generic_component 1.0]
2019.04.01.13:55:36 Info: Parameterizing module sys_description_rom
2019.04.01.13:55:36 Info: Building connections
2019.04.01.13:55:36 Info: Parameterizing connections
2019.04.01.13:55:36 Info: Validating
2019.04.01.13:55:36 Info: Done reading input file
2019.04.01.13:55:37 Warning: kernel_system.CLMiner_kernel_stable_system: Warnings found in IP parameterization.
2019.04.01.13:55:37 Warning: kernel_system.CLMiner_kernel_stable_system.cc_snoop: Interface must have an associated reset
2019.04.01.13:55:37 Warning: kernel_system.acl_internal_snoop: Warnings found in IP parameterization.
2019.04.01.13:55:37 Warning: kernel_system.CLMiner_kernel_stable_system.cc_snoop: CLMiner_kernel_stable_system.cc_snoop does not have an associated reset
2019.04.01.13:55:38 Info: kernel_system: "Transforming system: kernel_system"
2019.04.01.13:55:38 Info: kernel_system: Running transform generation_view_transform
2019.04.01.13:55:38 Info: kernel_system: Running transform generation_view_transform took 0.000s
2019.04.01.13:55:38 Info: kernel_system: Running transform interconnect_transform_chooser
2019.04.01.13:55:38 Info: Interconnect is inserted between master kernel_cra.m0 and slave cra_root.cra_slave because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2019.04.01.13:55:38 Info: Interconnect is inserted between master kernel_cra.m0 and slave cra_root.cra_slave because the master has address signal 30 bit wide, but the slave is 7 bit wide.
2019.04.01.13:55:38 Info: Interconnect is inserted between master kernel_cra.m0 and slave cra_root.cra_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2019.04.01.13:55:39 Info: kernel_system: Running transform interconnect_transform_chooser took 0.970s
2019.04.01.13:55:39 Info: mm_interconnect_0: Running transform interconnect_transform_chooser
2019.04.01.13:55:39 Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.034s
2019.04.01.13:55:39 Info: mm_interconnect_1: Running transform interconnect_transform_chooser
2019.04.01.13:55:39 Info: mm_interconnect_1: Running transform interconnect_transform_chooser took 0.035s
2019.04.01.13:55:39 Info: mm_interconnect_5: Running transform interconnect_transform_chooser
2019.04.01.13:55:39 Info: mm_interconnect_5: Running transform interconnect_transform_chooser took 0.036s
2019.04.01.13:55:39 Info: kernel_system: "Naming system components in system: kernel_system"
2019.04.01.13:55:39 Info: kernel_system: "Processing generation queue"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_CLMiner_kernel_stable_system"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_acl_internal_snoop"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_avs_ethash_search_cra_cra_ring"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_clk_1x"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_clk_2x"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_clk_snoop"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_cra_ring_rom"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_cra_root"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_kernel_cra"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_kernel_ddr4a"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_kernel_ddr4b"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_kernel_irq"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_reset"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_sys_description_rom"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_altera_mm_interconnect_171_qdy2eky"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_altera_mm_interconnect_171_izfgt6a"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_altera_mm_interconnect_171_dl5wpci"
2019.04.01.13:55:39 Info: kernel_system: "Generating: kernel_system_altera_irq_mapper_171_7ezhryi"
2019.04.01.13:55:39 Info: kernel_system: "Generating: altera_reset_controller"
2019.04.01.13:55:39 Info: kernel_system: "Generating: altera_merlin_master_translator"
2019.04.01.13:55:39 Info: kernel_system: "Generating: altera_merlin_slave_translator"
2019.04.01.13:55:39 Info: kernel_system: Done "kernel_system" with 23 modules, 10 files
2019.04.01.13:55:39 Info: qsys-generate succeeded.
2019.04.01.13:55:39 Info: Finished: Create HDL design files for synthesis
2019.04.01.13:55:50 Info: Searching kernel_system.qsys for referenced ip or qsys files
2019.04.01.13:55:50 Info: Starting library initialization
2019.04.01.13:55:53 Info: Finished initializing library
2019.04.01.13:55:55 Info: Searching kernel_system for referenced ip or qsys files
2019.04.01.13:55:55 Info: Device: 10AX115N2F40E2LG Device Family: Arria 10
2019.04.01.13:55:55 Info: 	Found kernel_system_CLMiner_kernel_stable_system.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_acl_internal_snoop.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_avs_ethash_search_cra_cra_ring.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_clk_1x.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_clk_2x.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_clk_snoop.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_cra_ring_rom.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_cra_root.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_kernel_cra.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_kernel_ddr4a.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_kernel_ddr4b.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_kernel_irq.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_reset.ip
2019.04.01.13:55:55 Info: 	Found kernel_system_sys_description_rom.ip
2019.04.01.13:55:56 Info: Searching kernel_system_avs_ethash_search_cra_cra_ring for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_kernel_cra for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_clk_snoop for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_sys_description_rom for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_reset for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_clk_1x for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_acl_internal_snoop for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_clk_2x for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_CLMiner_kernel_stable_system for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_cra_ring_rom for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_cra_root for referenced ip or qsys files
2019.04.01.13:55:56 Info: Searching kernel_system_kernel_irq for referenced ip or qsys files
2019.04.01.13:55:57 Info: Searching kernel_system_kernel_ddr4a for referenced ip or qsys files
2019.04.01.13:55:57 Info: Searching kernel_system_kernel_ddr4b for referenced ip or qsys files
2019.04.01.13:55:57 Info: Search complete
2019.04.01.13:55:57 Info: Creating archive for /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/kernel_system.qsys
2019.04.01.13:55:57 Info: Consolidating ip files and their references.
2019.04.01.13:55:57 Info: Done consolidating ip files and references.
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_cra_root.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_kernel_ddr4a.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_avs_ethash_search_cra_cra_ring.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_reset.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_avs_ethash_calculate_dag_item_cra_cra_ring.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_sys_description_rom.ip
2019.04.01.13:55:57 Info: 	Adding kernel_system.qsys
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_CLMiner_kernel_stable_system.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_clk_1x.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_kernel_ddr4b.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_kernel_cra.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_cra_ring_rom.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_clk_snoop.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_kernel_irq.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_acl_internal_snoop.ip
2019.04.01.13:55:57 Info: 	Adding ip/kernel_system_clk_2x.ip
2019.04.01.13:55:57 Info: 	Adding .qsys_top_level
2019.04.01.13:55:57 Info: Archiving complete. Result is stored here: /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/kernel_system.zip
2019.04.01.13:55:57 Info: Adding all files to /home/abelardojara/workspace_remote/ethminer_fpga/libethash-ocl/builds/CLMiner_kernel_stable/build/dcp revision afu_opencl_kernel.
2019.04.01.13:55:57 Info: Done adding files.
------------------------------------------------
ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

    while executing
"execute_module -dont_export_assignments -tool syn"
    (procedure "synthesize_persona_impl" line 14)
    invoked from within
"synthesize_persona_impl $synth_rev"
    (procedure "compile_pr_revision" line 18)
    invoked from within
"compile_pr_revision $options(impl)"
    (procedure "main" line 110)
    invoked from within
"main"
    invoked from within
"if {($::quartus(nameofexecutable) == "quartus") || ($::quartus(nameofexecutable) == "quartus_pro") || ($::quartus(nameofexecutable) == "qpro")} {
	
	#..."
    (file "a10_partial_reconfig/flow.tcl" line 1039)
------------------------------------------------
