vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rw_96x8_sync/rw_96x8_sync.vhd
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/trabajo/trabajos/parte_1/parte_1.vhd
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rw_test/rw_test.vhd
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rw_test/db/rw_test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rw_test/db/altsyncram_nod1.tdf
design_name = rw_test
instance = comp, \HEX0[0]~output\, HEX0[0]~output, rw_test, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, rw_test, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, rw_test, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, rw_test, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, rw_test, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, rw_test, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, rw_test, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, rw_test, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, rw_test, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, rw_test, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, rw_test, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, rw_test, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, rw_test, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, rw_test, 1
instance = comp, \address[5]~input\, address[5]~input, rw_test, 1
instance = comp, \address[6]~input\, address[6]~input, rw_test, 1
instance = comp, \address[7]~input\, address[7]~input, rw_test, 1
instance = comp, \writ~input\, writ~input, rw_test, 1
instance = comp, \ram|RW~17\, ram|RW~17, rw_test, 1
instance = comp, \clock~input\, clock~input, rw_test, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, rw_test, 1
instance = comp, \ram|MEMORY~0\, ram|MEMORY~0, rw_test, 1
instance = comp, \data_in[0]~input\, data_in[0]~input, rw_test, 1
instance = comp, \address[0]~input\, address[0]~input, rw_test, 1
instance = comp, \address[1]~input\, address[1]~input, rw_test, 1
instance = comp, \address[2]~input\, address[2]~input, rw_test, 1
instance = comp, \address[3]~input\, address[3]~input, rw_test, 1
instance = comp, \address[4]~input\, address[4]~input, rw_test, 1
instance = comp, \data_in[1]~input\, data_in[1]~input, rw_test, 1
instance = comp, \data_in[2]~input\, data_in[2]~input, rw_test, 1
instance = comp, \data_in[3]~input\, data_in[3]~input, rw_test, 1
instance = comp, \data_in[4]~input\, data_in[4]~input, rw_test, 1
instance = comp, \data_in[5]~input\, data_in[5]~input, rw_test, 1
instance = comp, \data_in[6]~input\, data_in[6]~input, rw_test, 1
instance = comp, \data_in[7]~input\, data_in[7]~input, rw_test, 1
instance = comp, \ram|RW_rtl_0|auto_generated|ram_block1a0\, ram|RW_rtl_0|auto_generated|ram_block1a0, rw_test, 1
instance = comp, \S0|Mux6~0\, S0|Mux6~0, rw_test, 1
instance = comp, \S0|Mux5~0\, S0|Mux5~0, rw_test, 1
instance = comp, \S0|Mux4~0\, S0|Mux4~0, rw_test, 1
instance = comp, \S0|Mux3~0\, S0|Mux3~0, rw_test, 1
instance = comp, \S0|Mux2~0\, S0|Mux2~0, rw_test, 1
instance = comp, \S0|Mux1~0\, S0|Mux1~0, rw_test, 1
instance = comp, \S0|Mux0~0\, S0|Mux0~0, rw_test, 1
instance = comp, \S1|Mux6~0\, S1|Mux6~0, rw_test, 1
instance = comp, \S1|Mux5~0\, S1|Mux5~0, rw_test, 1
instance = comp, \S1|Mux4~0\, S1|Mux4~0, rw_test, 1
instance = comp, \S1|Mux3~0\, S1|Mux3~0, rw_test, 1
instance = comp, \S1|Mux2~0\, S1|Mux2~0, rw_test, 1
instance = comp, \S1|Mux1~0\, S1|Mux1~0, rw_test, 1
instance = comp, \S1|Mux0~0\, S1|Mux0~0, rw_test, 1
