# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Add4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/Projects202107/Add4Project001/Add4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:14:49 on Sep 03,2021
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/Projects202107/Add4Project001/Add4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Add4
# -- Compiling architecture RTL of ADD4
# End time: 06:14:49 on Sep 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.add4(rtl)
# vsim work.add4(rtl) 
# Start time: 06:15:44 on Sep 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.add4(rtl)
vsim work.add4
# End time: 06:15:59 on Sep 03,2021, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
# vsim work.add4 
# Start time: 06:15:59 on Sep 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.add4(rtl)
add wave -position end  sim:/add4/Data1
add wave -position end  sim:/add4/Data2
add wave -position end  sim:/add4/Cin
add wave -position end  sim:/add4/Cout
add wave -position end  sim:/add4/Sum
add wave -position end  sim:/add4/Out5bit
force -freeze sim:/add4/Data1 UUUU 0
force -freeze sim:/add4/Data1 UUUU 0
force -freeze sim:/add4/Data1 4'h2 0
force -freeze sim:/add4/Data1 4'h2 0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/Projects202107/Add4Project001/simulation/modelsim/wave.do
force -freeze sim:/add4/Data2 4'h3 0
force -freeze sim:/add4/Data1 4'h2 0
force -freeze sim:/add4/Cin 1 0
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/Projects202107/Add4Project001/simulation/modelsim/wave.do
force -freeze sim:/add4/Data1 4'h0 0
force -freeze sim:/add4/Data2 4'hf 0
run
# End time: 06:29:38 on Sep 03,2021, Elapsed time: 0:13:39
# Errors: 0, Warnings: 0
