// Seed: 2166491155
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input wor id_3,
    output tri0 id_4
);
  id_6(); id_7(
      .id_0(id_0),
      .id_1(id_2++ <= (id_0)),
      .id_2(1),
      .id_3(1'b0),
      .id_4(1),
      .id_5(1),
      .id_6(id_8++),
      .id_7(id_8),
      .id_8(1)
  );
  assign id_2 = 1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1
);
  wire id_3;
  wire id_4;
  logic [7:0] id_5;
  id_6(
      .id_0(1),
      .id_1(1),
      .id_2((id_5[1])),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(id_5),
      .id_8(1),
      .id_9(id_0),
      .id_10(1)
  );
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
