#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d4455fcb10 .scope module, "tb_uart_debug" "tb_uart_debug" 2 3;
 .timescale -9 -12;
P_000001d4455c33d0 .param/l "CLKS_PER_BIT" 1 2 15, +C4<00000000000000000000000000000100>;
P_000001d4455c3408 .param/l "CLK_PERIOD" 1 2 16, +C4<00000000000000000000000000010100>;
v000001d4455f4690_0 .net "busy", 0 0, v000001d4455fce30_0;  1 drivers
v000001d4455f4730_0 .var "clk", 0 0;
v000001d445650c50_0 .net "o_baud_tick", 0 0, v000001d4455f42d0_0;  1 drivers
v000001d445651740_0 .var "rst_n", 0 0;
v000001d445650e80_0 .var "tx_data", 7 0;
v000001d445651240_0 .net "tx_serial", 0 0, v000001d4455f4550_0;  1 drivers
v000001d4456512e0_0 .var "tx_start", 0 0;
E_000001d4455e6c90 .event anyedge, v000001d4455fce30_0;
S_000001d4455fcca0 .scope module, "uut" "uart_tx_debug" 2 18, 3 1 0, S_000001d4455fcb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_serial";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "o_baud_tick";
P_000001d4455a8460 .param/l "CLKS_PER_BIT" 0 3 2, +C4<00000000000000000000000000000100>;
P_000001d4455a8498 .param/l "DATA" 1 3 16, C4<10>;
P_000001d4455a84d0 .param/l "IDLE" 1 3 14, C4<00>;
P_000001d4455a8508 .param/l "START" 1 3 15, C4<01>;
P_000001d4455a8540 .param/l "STOP" 1 3 17, C4<11>;
v000001d4455c2fa0_0 .var "bit_index", 2 0;
v000001d4455fce30_0 .var "busy", 0 0;
v000001d4455fced0_0 .net "clk", 0 0, v000001d4455f4730_0;  1 drivers
v000001d4455abe20_0 .var "clk_count", 12 0;
v000001d4455abec0_0 .var "data_temp", 7 0;
v000001d4455f42d0_0 .var "o_baud_tick", 0 0;
v000001d4455f4370_0 .net "rst_n", 0 0, v000001d445651740_0;  1 drivers
v000001d4455f4410_0 .var "state", 1 0;
v000001d4455f44b0_0 .net "tx_data", 7 0, v000001d445650e80_0;  1 drivers
v000001d4455f4550_0 .var "tx_serial", 0 0;
v000001d4455f45f0_0 .net "tx_start", 0 0, v000001d4456512e0_0;  1 drivers
E_000001d4455e78d0/0 .event negedge, v000001d4455f4370_0;
E_000001d4455e78d0/1 .event posedge, v000001d4455fced0_0;
E_000001d4455e78d0 .event/or E_000001d4455e78d0/0, E_000001d4455e78d0/1;
    .scope S_000001d4455fcca0;
T_0 ;
    %wait E_000001d4455e78d0;
    %load/vec4 v000001d4455f4370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d4455f4410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4455f4550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4455fce30_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001d4455abe20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d4455c2fa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d4455abec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4455f42d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4455f42d0_0, 0;
    %load/vec4 v000001d4455f4410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d4455f4410_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4455f4550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4455fce30_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001d4455abe20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d4455c2fa0_0, 0;
    %load/vec4 v000001d4455f45f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000001d4455f44b0_0;
    %assign/vec4 v000001d4455abec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4455fce30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4455f4410_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4455f4550_0, 0;
    %load/vec4 v000001d4455abe20_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v000001d4455abe20_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001d4455abe20_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001d4455abe20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4455f42d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d4455f4410_0, 0;
T_0.11 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001d4455abec0_0;
    %load/vec4 v000001d4455c2fa0_0;
    %part/u 1;
    %assign/vec4 v000001d4455f4550_0, 0;
    %load/vec4 v000001d4455abe20_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v000001d4455abe20_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001d4455abe20_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001d4455abe20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4455f42d0_0, 0;
    %load/vec4 v000001d4455c2fa0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.14, 5;
    %load/vec4 v000001d4455c2fa0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d4455c2fa0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d4455c2fa0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d4455f4410_0, 0;
T_0.15 ;
T_0.13 ;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4455f4550_0, 0;
    %load/vec4 v000001d4455abe20_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_0.16, 5;
    %load/vec4 v000001d4455abe20_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001d4455abe20_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001d4455abe20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4455f42d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4455fce30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d4455f4410_0, 0;
T_0.17 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d4455fcb10;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v000001d4455f4730_0;
    %inv;
    %store/vec4 v000001d4455f4730_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d4455fcb10;
T_2 ;
    %vpi_call 2 31 "$dumpfile", "uart_debug.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d4455fcb10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4455f4730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d445651740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4456512e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d445650e80_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d445651740_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v000001d445650e80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4456512e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4456512e0_0, 0, 1;
T_2.0 ;
    %load/vec4 v000001d4455f4690_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_000001d4455e6c90;
    %jmp T_2.0;
T_2.1 ;
    %delay 100000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_uart_tx.v";
    "./uart_tx_debug.v";
