$date
	Wed Oct 29 18:58:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module single_cycle_cpu_tb $end
$scope module uut $end
$var wire 1 ! EX_BranchTaken $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 32 $ WB_Result [31:0] $end
$var wire 32 % RF_RD2 [31:0] $end
$var wire 32 & RF_RD1 [31:0] $end
$var wire 32 ' PCPlus4 [31:0] $end
$var wire 32 ( PCNext [31:0] $end
$var wire 32 ) PC [31:0] $end
$var wire 32 * MEM_ReadData [31:0] $end
$var wire 32 + InstrIF [31:0] $end
$var wire 5 , ID_rs2 [4:0] $end
$var wire 5 - ID_rs1 [4:0] $end
$var wire 5 . ID_rd [4:0] $end
$var wire 7 / ID_opcode [6:0] $end
$var wire 1 0 ID_funct7_5 $end
$var wire 3 1 ID_funct3 [2:0] $end
$var wire 2 2 ID_ResultSrc [1:0] $end
$var wire 1 3 ID_RegWrite $end
$var wire 1 4 ID_MemWrite $end
$var wire 2 5 ID_ImmSrc [1:0] $end
$var wire 32 6 ID_ImmExt [31:0] $end
$var wire 1 7 ID_Branch $end
$var wire 1 8 ID_ALUSrc $end
$var wire 2 9 ID_ALUOp [1:0] $end
$var wire 1 : EX_Zero $end
$var wire 32 ; EX_SrcB [31:0] $end
$var wire 32 < EX_BranchTarget [31:0] $end
$var wire 32 = EX_ALUResult [31:0] $end
$var wire 3 > EX_ALUControl [2:0] $end
$var reg 32 ? EX_MEM_ALUResult [31:0] $end
$var reg 1 @ EX_MEM_BranchTaken $end
$var reg 32 A EX_MEM_BranchTarget [31:0] $end
$var reg 1 B EX_MEM_MemWrite $end
$var reg 1 C EX_MEM_RegWrite $end
$var reg 2 D EX_MEM_ResultSrc [1:0] $end
$var reg 32 E EX_MEM_WriteData [31:0] $end
$var reg 5 F EX_MEM_rd [4:0] $end
$var reg 2 G ID_EX_ALUOp [1:0] $end
$var reg 1 H ID_EX_ALUSrc $end
$var reg 1 I ID_EX_Branch $end
$var reg 32 J ID_EX_Imm [31:0] $end
$var reg 1 K ID_EX_MemWrite $end
$var reg 32 L ID_EX_PC [31:0] $end
$var reg 1 M ID_EX_RegWrite $end
$var reg 2 N ID_EX_ResultSrc [1:0] $end
$var reg 32 O ID_EX_SrcA [31:0] $end
$var reg 32 P ID_EX_SrcB [31:0] $end
$var reg 3 Q ID_EX_funct3 [2:0] $end
$var reg 1 R ID_EX_funct7_5 $end
$var reg 5 S ID_EX_rd [4:0] $end
$var reg 5 T ID_EX_rs1 [4:0] $end
$var reg 5 U ID_EX_rs2 [4:0] $end
$var reg 32 V IF_ID_Instr [31:0] $end
$var reg 32 W IF_ID_PC [31:0] $end
$var reg 32 X MEM_WB_ALUResult [31:0] $end
$var reg 32 Y MEM_WB_ReadData [31:0] $end
$var reg 1 Z MEM_WB_RegWrite $end
$var reg 2 [ MEM_WB_ResultSrc [1:0] $end
$var reg 5 \ MEM_WB_rd [4:0] $end
$scope module ad $end
$var wire 2 ] ALUOp [1:0] $end
$var wire 3 ^ funct3 [2:0] $end
$var wire 1 R funct7b5 $end
$var reg 3 _ ALUControl [2:0] $end
$upscope $end
$scope module alu_unit $end
$var wire 3 ` ALUControl [2:0] $end
$var wire 32 a SrcA [31:0] $end
$var wire 32 b SrcB [31:0] $end
$var reg 32 c ALUResult [31:0] $end
$var reg 1 : Zero $end
$upscope $end
$scope module dmem $end
$var wire 32 d A [31:0] $end
$var wire 1 B MemWrite $end
$var wire 32 e RD [31:0] $end
$var wire 32 f WD [31:0] $end
$var wire 1 " clk $end
$var integer 32 g i [31:0] $end
$upscope $end
$scope module imem $end
$var wire 32 h RD [31:0] $end
$var wire 32 i A [31:0] $end
$var integer 32 j i [31:0] $end
$upscope $end
$scope module immgen $end
$var wire 32 k ImmExt [31:0] $end
$var wire 25 l Instr [31:7] $end
$var wire 2 m ImmSrc [1:0] $end
$var reg 32 n ImmExtReg [31:0] $end
$upscope $end
$scope module md $end
$var wire 7 o op [6:0] $end
$var reg 2 p ALUOp [1:0] $end
$var reg 1 8 ALUSrc $end
$var reg 1 7 Branch $end
$var reg 2 q ImmSrc [1:0] $end
$var reg 1 r Jump $end
$var reg 1 4 MemWrite $end
$var reg 1 3 RegWrite $end
$var reg 2 s ResultSrc [1:0] $end
$upscope $end
$scope module pc_reg $end
$var wire 32 t PCNext [31:0] $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 32 u PC [31:0] $end
$var reg 32 v PCReg [31:0] $end
$upscope $end
$scope module rf $end
$var wire 5 w A1 [4:0] $end
$var wire 5 x A2 [4:0] $end
$var wire 5 y A3 [4:0] $end
$var wire 32 z WD3 [31:0] $end
$var wire 1 Z WE3 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 32 { RD2 [31:0] $end
$var wire 32 | RD1 [31:0] $end
$scope begin $unm_blk_33 $end
$var integer 32 } i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b100 t
b0 s
0r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b10000000000 j
b0 i
b101000000000001010010011 h
b10000000000000000 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
0Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
0R
b0 Q
b0 P
b0 O
b0 N
0M
b0 L
0K
b0 J
0I
0H
b0 G
b0 F
b0 E
b0 D
0C
0B
b0 A
0@
b0 ?
b0 >
b0 =
b0 <
b0 ;
1:
b0 9
08
07
b0 6
b0 5
04
03
b0 2
b0 1
00
b0 /
b0 .
b0 -
b0 ,
b101000000000001010010011 +
b0 *
b0 )
b100 (
b100 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#5
b100000 }
1"
#10
0"
0#
#15
b10 9
b10 p
18
13
b1010 6
b1010 k
b1010 n
b1100010011 +
b1100010011 h
b1000 (
b1000 t
b10011 /
b10011 o
b1010 ,
b1010 x
b101 .
b10100000000000101 l
b1000 '
b100 )
b100 i
b100 u
b100 v
b101000000000001010010011 V
1"
#20
0"
#25
0:
b1010 =
b1010 c
b0 6
b0 k
b0 n
b1010 ;
b1010 b
b0 ,
b0 x
b110 .
b110 l
b1110010011 +
b1110010011 h
b1100 (
b1100 t
b10 G
b10 ]
1M
1H
b101 S
b1010 U
b1010 <
b1010 J
b1100010011 V
b100 W
b1100 '
b1000 )
b1000 i
b1000 u
b1000 v
1"
#30
0"
#35
1:
b0 =
b0 c
b101000000000101000101001100011 +
b101000000000101000101001100011 h
b10000 (
b10000 t
b111 .
b111 l
b0 ;
b0 b
b10 *
b10 e
b10000 '
b1100 )
b1100 i
b1100 u
b1100 v
b1110010011 V
b1000 W
b110 S
b0 U
b0 J
b100 <
b100 L
b1010 A
1C
b101 F
b1010 ?
b1010 d
1"
#40
0"
#45
b1 9
b1 p
17
08
b10 5
b10 m
b10 q
03
b1010010100 6
b1010010100 k
b1010010100 n
b1010 $
b1010 z
b0 *
b0 e
b1100011 /
b1100011 o
b101 -
b101 w
b10100 .
b10100000000010100010100 l
b11100010001110000011 +
b11100010001110000011 h
b10100 (
b10100 t
1Z
b101 \
b101 y
b1010 X
b10 Y
b100 A
b110 F
b0 ?
b0 d
b111 S
b1000 <
b1000 L
b101000000000101000101001100011 V
b1100 W
b10100 '
b10000 )
b10000 i
b10000 u
b10000 v
1"
#50
0"
#55
b0 9
b0 p
07
b1 2
b1 s
18
b0 5
b0 m
b0 q
13
b0 6
b0 k
b0 n
b1110000110000001100110011 +
b1110000110000001100110011 h
b1010100000 (
b1010100000 t
b11 /
b11 o
b11100 -
b11100 w
b111 .
b10 1
b1110001000111 l
b1 >
b1 _
b1 `
1!
b0 $
b0 z
b0 &
b0 |
b11000 '
b10100 )
b10100 i
b10100 u
b10100 v
b11100010001110000011 V
b10000 W
b1 G
b1 ]
1I
0M
0H
b10100 S
b101 T
b1010010100 J
b1010100000 <
b1100 L
b1000 A
b111 F
b110 \
b110 y
b0 X
b0 Y
1"
#60
0"
#65
b10 9
b10 p
b0 2
b0 s
08
bx 5
bx m
bx q
bx 6
bx k
bx n
0!
b0 >
b0 _
b0 `
b1010100100 (
b1010100100 t
b110011 /
b110011 o
b110 -
b110 w
b11100 ,
b11100 x
b110 .
b0 1
b111000011000000110 l
b0 +
b0 h
b111 \
b111 y
b1010100000 A
1@
0C
b10100 F
b1 N
b0 G
b0 ]
0I
1M
1H
b10 Q
b10 ^
b111 S
b11100 T
b0 J
b10000 <
b10000 L
b1110000110000001100110011 V
b10100 W
b1010100100 '
b1010100000 )
b1010100000 i
b1010100000 u
b1010100000 v
1"
#70
0"
#75
b0 6
b0 k
b0 n
b0 9
b0 p
b0 5
b0 m
b0 q
03
b1010101000 (
b1010101000 t
b0 /
b0 o
b0 -
b0 w
b0 ,
b0 x
b0 .
b0 l
b1010101000 '
b1010100100 )
b1010100100 i
b1010100100 u
b1010100100 v
b0 V
b1010100000 W
b0 N
b10 G
b10 ]
0H
b0 Q
b0 ^
b110 S
b11100 U
b110 T
bx J
bx <
b10100 L
b10000 A
0@
b1 D
1C
b111 F
0Z
b10100 \
b10100 y
1"
#80
0"
#85
b1010101100 (
b1010101100 t
b1 [
1Z
b111 \
b111 y
bx A
b0 D
b110 F
b0 G
b0 ]
0M
b0 S
b0 U
b0 T
b1010100000 <
b0 J
b1010100000 L
b1010100100 W
b1010101100 '
b1010101000 )
b1010101000 i
b1010101000 u
b1010101000 v
1"
#90
0"
#95
b1010110000 (
b1010110000 t
b1010110000 '
b1010101100 )
b1010101100 i
b1010101100 u
b1010101100 v
b1010101000 W
b1010100100 <
b1010100100 L
b1010100000 A
0C
b0 F
b0 [
b110 \
b110 y
1"
#100
0"
#105
b1010110100 (
b1010110100 t
0Z
b0 \
b0 y
b1010100100 A
b1010101000 <
b1010101000 L
b1010101100 W
b1010110100 '
b1010110000 )
b1010110000 i
b1010110000 u
b1010110000 v
1"
#110
0"
#115
b1010111000 (
b1010111000 t
b1010111000 '
b1010110100 )
b1010110100 i
b1010110100 u
b1010110100 v
b1010110000 W
b1010101100 <
b1010101100 L
b1010101000 A
1"
#120
0"
#125
b1010111100 (
b1010111100 t
b1010101100 A
b1010110000 <
b1010110000 L
b1010110100 W
b1010111100 '
b1010111000 )
b1010111000 i
b1010111000 u
b1010111000 v
1"
#130
0"
#135
b1011000000 (
b1011000000 t
b1011000000 '
b1010111100 )
b1010111100 i
b1010111100 u
b1010111100 v
b1010111000 W
b1010110100 <
b1010110100 L
b1010110000 A
1"
#140
0"
#145
b1011000100 (
b1011000100 t
b1010110100 A
b1010111000 <
b1010111000 L
b1010111100 W
b1011000100 '
b1011000000 )
b1011000000 i
b1011000000 u
b1011000000 v
1"
#150
0"
#155
b1011001000 (
b1011001000 t
b1011001000 '
b1011000100 )
b1011000100 i
b1011000100 u
b1011000100 v
b1011000000 W
b1010111100 <
b1010111100 L
b1010111000 A
1"
#160
0"
#165
b1011001100 (
b1011001100 t
b1010111100 A
b1011000000 <
b1011000000 L
b1011000100 W
b1011001100 '
b1011001000 )
b1011001000 i
b1011001000 u
b1011001000 v
1"
#170
0"
#175
b1011010000 (
b1011010000 t
b1011010000 '
b1011001100 )
b1011001100 i
b1011001100 u
b1011001100 v
b1011001000 W
b1011000100 <
b1011000100 L
b1011000000 A
1"
#180
0"
#185
b1011010100 (
b1011010100 t
b1011000100 A
b1011001000 <
b1011001000 L
b1011001100 W
b1011010100 '
b1011010000 )
b1011010000 i
b1011010000 u
b1011010000 v
1"
#190
0"
#195
b1011011000 (
b1011011000 t
b1011011000 '
b1011010100 )
b1011010100 i
b1011010100 u
b1011010100 v
b1011010000 W
b1011001100 <
b1011001100 L
b1011001000 A
1"
#200
0"
#205
b1011011100 (
b1011011100 t
b1011001100 A
b1011010000 <
b1011010000 L
b1011010100 W
b1011011100 '
b1011011000 )
b1011011000 i
b1011011000 u
b1011011000 v
1"
#210
0"
#215
b1011100000 (
b1011100000 t
b1011100000 '
b1011011100 )
b1011011100 i
b1011011100 u
b1011011100 v
b1011011000 W
b1011010100 <
b1011010100 L
b1011010000 A
1"
#220
0"
#225
b1011100100 (
b1011100100 t
b1011010100 A
b1011011000 <
b1011011000 L
b1011011100 W
b1011100100 '
b1011100000 )
b1011100000 i
b1011100000 u
b1011100000 v
1"
#230
0"
#235
b1011101000 (
b1011101000 t
b1011101000 '
b1011100100 )
b1011100100 i
b1011100100 u
b1011100100 v
b1011100000 W
b1011011100 <
b1011011100 L
b1011011000 A
1"
#240
0"
#245
b1011101100 (
b1011101100 t
b1011011100 A
b1011100000 <
b1011100000 L
b1011100100 W
b1011101100 '
b1011101000 )
b1011101000 i
b1011101000 u
b1011101000 v
1"
#250
0"
#255
b1011110000 (
b1011110000 t
b1011110000 '
b1011101100 )
b1011101100 i
b1011101100 u
b1011101100 v
b1011101000 W
b1011100100 <
b1011100100 L
b1011100000 A
1"
#260
0"
#265
b1011110100 (
b1011110100 t
b1011100100 A
b1011101000 <
b1011101000 L
b1011101100 W
b1011110100 '
b1011110000 )
b1011110000 i
b1011110000 u
b1011110000 v
1"
#270
0"
#275
b1011111000 (
b1011111000 t
b1011111000 '
b1011110100 )
b1011110100 i
b1011110100 u
b1011110100 v
b1011110000 W
b1011101100 <
b1011101100 L
b1011101000 A
1"
#280
0"
#285
b1011111100 (
b1011111100 t
b1011101100 A
b1011110000 <
b1011110000 L
b1011110100 W
b1011111100 '
b1011111000 )
b1011111000 i
b1011111000 u
b1011111000 v
1"
#290
0"
#295
b1100000000 (
b1100000000 t
b1100000000 '
b1011111100 )
b1011111100 i
b1011111100 u
b1011111100 v
b1011111000 W
b1011110100 <
b1011110100 L
b1011110000 A
1"
#300
0"
#305
b1100000100 (
b1100000100 t
b1011110100 A
b1011111000 <
b1011111000 L
b1011111100 W
b1100000100 '
b1100000000 )
b1100000000 i
b1100000000 u
b1100000000 v
1"
#310
0"
#315
b1100001000 (
b1100001000 t
b1100001000 '
b1100000100 )
b1100000100 i
b1100000100 u
b1100000100 v
b1100000000 W
b1011111100 <
b1011111100 L
b1011111000 A
1"
#320
0"
#325
b1100001100 (
b1100001100 t
b1011111100 A
b1100000000 <
b1100000000 L
b1100000100 W
b1100001100 '
b1100001000 )
b1100001000 i
b1100001000 u
b1100001000 v
1"
#330
0"
#335
b1100010000 (
b1100010000 t
b1100010000 '
b1100001100 )
b1100001100 i
b1100001100 u
b1100001100 v
b1100001000 W
b1100000100 <
b1100000100 L
b1100000000 A
1"
#340
0"
#345
b1100010100 (
b1100010100 t
b1100000100 A
b1100001000 <
b1100001000 L
b1100001100 W
b1100010100 '
b1100010000 )
b1100010000 i
b1100010000 u
b1100010000 v
1"
#350
0"
#355
b1100011000 (
b1100011000 t
b1100011000 '
b1100010100 )
b1100010100 i
b1100010100 u
b1100010100 v
b1100010000 W
b1100001100 <
b1100001100 L
b1100001000 A
1"
#360
0"
#365
b1100011100 (
b1100011100 t
b1100001100 A
b1100010000 <
b1100010000 L
b1100010100 W
b1100011100 '
b1100011000 )
b1100011000 i
b1100011000 u
b1100011000 v
1"
#370
0"
#375
b1100100000 (
b1100100000 t
b1100100000 '
b1100011100 )
b1100011100 i
b1100011100 u
b1100011100 v
b1100011000 W
b1100010100 <
b1100010100 L
b1100010000 A
1"
#380
0"
#385
b1100100100 (
b1100100100 t
b1100010100 A
b1100011000 <
b1100011000 L
b1100011100 W
b1100100100 '
b1100100000 )
b1100100000 i
b1100100000 u
b1100100000 v
1"
#390
0"
#395
b1100101000 (
b1100101000 t
b1100101000 '
b1100100100 )
b1100100100 i
b1100100100 u
b1100100100 v
b1100100000 W
b1100011100 <
b1100011100 L
b1100011000 A
1"
#400
0"
#405
b1100101100 (
b1100101100 t
b1100011100 A
b1100100000 <
b1100100000 L
b1100100100 W
b1100101100 '
b1100101000 )
b1100101000 i
b1100101000 u
b1100101000 v
1"
#410
0"
#415
b1100110000 (
b1100110000 t
b1100110000 '
b1100101100 )
b1100101100 i
b1100101100 u
b1100101100 v
b1100101000 W
b1100100100 <
b1100100100 L
b1100100000 A
1"
#420
0"
#425
b1100110100 (
b1100110100 t
b1100100100 A
b1100101000 <
b1100101000 L
b1100101100 W
b1100110100 '
b1100110000 )
b1100110000 i
b1100110000 u
b1100110000 v
1"
#430
0"
#435
b1100111000 (
b1100111000 t
b1100111000 '
b1100110100 )
b1100110100 i
b1100110100 u
b1100110100 v
b1100110000 W
b1100101100 <
b1100101100 L
b1100101000 A
1"
#440
0"
#445
b1100111100 (
b1100111100 t
b1100101100 A
b1100110000 <
b1100110000 L
b1100110100 W
b1100111100 '
b1100111000 )
b1100111000 i
b1100111000 u
b1100111000 v
1"
#450
0"
#455
b1101000000 (
b1101000000 t
b1101000000 '
b1100111100 )
b1100111100 i
b1100111100 u
b1100111100 v
b1100111000 W
b1100110100 <
b1100110100 L
b1100110000 A
1"
#460
0"
#465
b1101000100 (
b1101000100 t
b1100110100 A
b1100111000 <
b1100111000 L
b1100111100 W
b1101000100 '
b1101000000 )
b1101000000 i
b1101000000 u
b1101000000 v
1"
#470
0"
#475
b1101001000 (
b1101001000 t
b1101001000 '
b1101000100 )
b1101000100 i
b1101000100 u
b1101000100 v
b1101000000 W
b1100111100 <
b1100111100 L
b1100111000 A
1"
#480
0"
#485
b1101001100 (
b1101001100 t
b1100111100 A
b1101000000 <
b1101000000 L
b1101000100 W
b1101001100 '
b1101001000 )
b1101001000 i
b1101001000 u
b1101001000 v
1"
#490
0"
#495
b1101010000 (
b1101010000 t
b1101010000 '
b1101001100 )
b1101001100 i
b1101001100 u
b1101001100 v
b1101001000 W
b1101000100 <
b1101000100 L
b1101000000 A
1"
#500
0"
#505
b1101010100 (
b1101010100 t
b1101000100 A
b1101001000 <
b1101001000 L
b1101001100 W
b1101010100 '
b1101010000 )
b1101010000 i
b1101010000 u
b1101010000 v
1"
#510
0"
