//  Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug  8 04:05:44 PDT 2013
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 7 stuart@SHDL-1 Service Pack 1 6.01.7601 x86
//  
//  Start time Tue Oct 01 21:01:12 2013

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               19      180      10.56%
Global Buffers                    0       4         0.00%
LUTs                              24      1536      1.56%
CLB Slices                        12      768       1.56%
Dffs or Latches                   0       1536      0.00%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

*******************************************************************

Library: work    Cell: rotate_left_rfactor_times    View: INTERFACE

*******************************************************************

  Cell    Library  References     Total Area

 IBUF    xcv    11 x
 LUT3    xcv    24 x      1     24 LUTs
 OBUF    xcv     8 x

 Number of ports :                      19
 Number of nets :                       54
 Number of instances :                  43
 Number of references to this view :     0

Total accumulated area : 
 Number of LUTs :                       24
 Number of gates :                      24
 Number of accumulated instances :      43


*****************************
 IO Register Mapping Report
*****************************
Design: work.rotate_left_rfactor_times.INTERFACE

+----------------+-----------+----------+----------+----------+
| Port           | Direction |   INFF   |  OUTFF   |  TRIFF   |
+----------------+-----------+----------+----------+----------+
| data_in(7)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(6)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(5)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(4)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(3)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(2)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(1)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_in(0)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| rfactor(2)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| rfactor(1)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| rfactor(0)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(7)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(6)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(5)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(4)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(3)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(2)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(1)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
| data_out(0)    | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
Total registers mapped: 0
