// Seed: 1061357250
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  wire id_13;
  ;
  wire id_14;
  assign id_11 = id_4[-(-1)];
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd11
) (
    input wor _id_0,
    input uwire _id_1
    , id_12,
    output uwire _id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9,
    input wire id_10
);
  string ['b0 ==  -1 : id_1] id_13;
  logic id_14[id_2 : 1] = 1;
  assign id_8 = id_10;
  wire id_15;
  ;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_12,
      id_15,
      id_14,
      id_14,
      id_15,
      id_14,
      id_14,
      id_15,
      id_15
  );
  assign id_12[id_0] = id_9;
  assign id_13 = "";
endmodule
