#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 16 18:36:33 2020
# Process ID: 14405
# Current directory: /home/timmy/Git/Digital-Logic-Design/Verilog_Digital_Logic_Design_Practice/CH3/full_adder_one/full_adder_one.runs/synth_1
# Command line: vivado -log full_add_one.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_add_one.tcl
# Log file: /home/timmy/Git/Digital-Logic-Design/Verilog_Digital_Logic_Design_Practice/CH3/full_adder_one/full_adder_one.runs/synth_1/full_add_one.vds
# Journal file: /home/timmy/Git/Digital-Logic-Design/Verilog_Digital_Logic_Design_Practice/CH3/full_adder_one/full_adder_one.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source full_add_one.tcl -notrace
