// Seed: 1994867188
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input wand id_5
    , id_7
);
  logic id_8, id_9;
  assign id_8[1] = id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input uwire id_6,
    input uwire id_7
    , id_20,
    input wand id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wire id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wand id_14,
    input uwire id_15,
    input supply1 id_16,
    input supply1 id_17,
    output wand id_18
);
  assign id_9 = -1;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_6,
      id_6
  );
endmodule
