<session jtag_chain="USB-Blaster [1-2]" jtag_device="@1: 10CL120(Y|Z)/EP3C120/.. (0x020F70DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="11"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="16368"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2021/12/15 23:41:35  #0">
      <clock name="lb_system:u0|clk_clk" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="1" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[10]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[11]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[12]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[13]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[14]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[15]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[16]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[17]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[18]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[19]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[20]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[21]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[22]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[23]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[24]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[25]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[26]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[27]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[28]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[29]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[2]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[30]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[31]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[3]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[4]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[5]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[6]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[7]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[8]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[9]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_read" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_readDataValid" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_waitRequestn" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_write" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[10]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[11]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[12]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[13]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[14]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[15]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[16]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[17]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[18]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[19]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[20]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[21]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[22]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[23]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[24]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[25]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[26]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[27]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[28]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[29]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[2]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[30]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[31]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[3]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[4]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[5]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[6]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[7]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[8]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[9]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_read" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readDataValid" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[10]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[11]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[12]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[13]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[14]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[15]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[16]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[17]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[18]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[19]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[20]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[21]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[22]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[23]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[24]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[25]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[26]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[27]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[28]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[29]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[2]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[30]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[31]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[3]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[4]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[5]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[6]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[7]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[8]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[9]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_waitRequestn" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|reset" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect2" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken2" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|freeze" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[10]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[11]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[12]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[13]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[14]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[15]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[16]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[17]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[18]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[19]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[20]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[21]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[22]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[23]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[24]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[25]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[26]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[27]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[28]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[29]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[2]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[30]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[31]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[3]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[4]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[5]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[6]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[7]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[8]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[9]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_read" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_readDataValid" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_waitRequestn" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_write" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[10]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[11]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[12]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[13]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[14]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[15]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[16]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[17]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[18]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[19]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[20]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[21]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[22]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[23]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[24]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[25]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[26]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[27]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[28]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[29]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[2]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[30]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[31]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[3]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[4]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[5]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[6]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[7]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[8]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[9]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_read" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readDataValid" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[10]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[11]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[12]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[13]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[14]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[15]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[16]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[17]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[18]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[19]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[20]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[21]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[22]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[23]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[24]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[25]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[26]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[27]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[28]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[29]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[2]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[30]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[31]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[3]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[4]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[5]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[6]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[7]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[8]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[9]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_waitRequestn" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|reset" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect2" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken2" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|freeze" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[10]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[11]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[12]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[13]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[14]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[15]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[16]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[17]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[18]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[19]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[20]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[21]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[22]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[23]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[24]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[25]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[26]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[27]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[28]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[29]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[2]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[30]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[31]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[3]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[4]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[5]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[6]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[7]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[8]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[9]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_read" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_readDataValid" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_waitRequestn" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_write" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[10]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[11]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[12]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[13]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[14]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[15]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[16]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[17]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[18]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[19]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[20]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[21]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[22]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[23]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[24]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[25]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[26]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[27]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[28]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[29]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[2]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[30]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[31]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[3]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[4]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[5]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[6]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[7]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[8]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[9]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_read" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readDataValid" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[10]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[11]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[12]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[13]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[14]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[15]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[16]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[17]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[18]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[19]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[20]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[21]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[22]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[23]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[24]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[25]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[26]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[27]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[28]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[29]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[2]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[30]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[31]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[3]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[4]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[5]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[6]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[7]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[8]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[9]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[0]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[1]" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_waitRequestn" tap_mode="classic"/>
          <wire name="lb_system:u0|VexRiscvCpu:vexriscv|reset" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect2" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken2" tap_mode="classic"/>
          <wire name="lb_system:u0|lb_system_onchip_ram:onchip_ram|freeze" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readDataValid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
          <node data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_read" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
          <node data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_waitRequestn" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          <node data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="lb_system:u0|VexRiscvCpu:vexriscv|reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[31..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <node data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <node data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <node data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <node data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <node data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <node data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <node data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <node data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <node data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <node data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <node data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <node data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <node data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <node data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
            <node data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <node data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <node data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <node data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <node data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <node data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <node data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <node data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <node data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <node data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <node data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <node data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <node data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <node data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <node data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <node data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <node data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <node data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <node data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
            <node data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <node data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <node data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <node data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <node data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <node data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <node data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <node data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <node data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
            <node data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <node data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <node data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[1..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
            <node data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </node>
          <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_write" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
          <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_read" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
          <node data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|freeze" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
          <node data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
          <node data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
          <node data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
          <node data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
          <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_readDataValid" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
          <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_waitRequestn" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readDataValid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
          <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_read" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
          <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_waitRequestn" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="lb_system:u0|VexRiscvCpu:vexriscv|reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[31..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[1..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_write" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
          <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_read" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
          <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|freeze" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
          <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
          <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
          <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
          <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
          <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_readDataValid" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
          <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_waitRequestn" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readDataValid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
          <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_read" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
          <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_waitRequestn" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="lb_system:u0|VexRiscvCpu:vexriscv|reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[31..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_address[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_readData[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[1..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|iBusAvalon_response[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_address[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_write" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
          <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_read" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
          <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|freeze" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
          <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
          <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|clken2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
          <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
          <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="lb_system:u0|lb_system_onchip_ram:onchip_ram|chipselect" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
          <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_readDataValid" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
          <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="lb_system:u0|VexRiscvCpu:vexriscv|dBusAvalon_waitRequestn" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="964AE778" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2021/12/15 23:41:35  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'lb_system:u0|VexRiscvCpu:vexriscv|reset' == falling edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: Trig @ 2021/12/15 23:43:45 (0:0:0.1 elapsed) #1" power_up_mode="false" sample_depth="128" trigger_position="16">000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000100110000000000000000000000000000000000000000110000000000000000000001011010011000101010100000000000000000111000000110000000000000000000000000000000000010000110000000000000000000001011010011000101010100000000000000000111001000110000000000000000000000000000000000010000000000000000000000000000000001011000101010100000000000000000111001010110000000000000000000000000000000000010000000000000000000000010000000001011000101010100000000000000000111001010110000000000000000000000000000000000010000000000000000000000010000000000110000000000100100100001000011000001000110000000000000000000000000000000000010000000000000000000000000010000001110000000000100000000000000100000001010110000000000000000000000000000000000010000000000000000000000010010000001010000000000100000000000000100000001010110000000000000000000000010000000000010000000000000000000000010010000000110000000000100000000000000100000001000110000000000000000000000000000000000010000000000000000000000010000100001110000000000100000000000000100000001010110000000000000000000000000000000000010000000000000000000000000010100001010000000000100000000000000100000001010110000000000000000000000000000000000010000000000000000000000000010100000110000101000000001000000100000100001000110000000000000000000000000000000000010000000000000000000000000010100000110000101000000000100000100000110001000110000000000000000000000000000000000010000000000000000000000010010100001010000101000000000100000100000110001010110000000000000000000000000000000000010000000000000000000000010010100000010000101000000000100000100000110001000110000000000000000000000000000000000010000000000000000000000000001100001110000101000000001100000100000101001010110000000000000000000000000000000000010000000000000000000000000001100000010000101000000001100000100000101001000110000000000000000000000000000000000010000000000000000000000010001100001110000101000000000010000100000111001010110000000000000000000000000000000000010000000000000000000000010001100000010000101000000000010000100000111001000110000000000000000000000000000000000010000000000000000000000000011100001111000101000000001010000100000100001010110000000000000000000000000000000000010000000000000000000000000011100000011000101000000001010000100000100001000110000000000000000000000000000000000010000000000000000000000010011100001111000101000000000110000100000110001010110000000000000000000000000000000000010000000000000000000000010011100000011000101000000000110000100000110001000110000000000000000000000000000000000010000000000000000000000000000010001111000101000000001110000100000101001010110000000000000000000000000000000000010000000000000000000000000000010000011000101000000001110000100000101001000110000000000000000000000000000000000010000000000000000000000010000010001111000101000000000001000100000111001010110000000000000000000000000000000000010000000000000000000000010000010000011000101000000000001000100000111001000110000000000000000000000000000000000010000000000000000000000000010010001110100101000000001001000100000100001010110000000000000000000000000000000000010000000000000000000000000010010000010100101000000001001000100000100001000110000000000000000000000000000000000010000000000000000000000010010010001110100101000000000101000100000110001010110000000000000000000000000000000000010000000000000000000000010010010000010100101000000000101000100000110001000110000000000000000000000000000000000010000000000000000000000000001010001110100101000000001101000100000101001010110000000000000000000000000000000000010000000000000000000000000001010000010100101000000001101000100000101001000110000000000000000000000000000000000010000000000000000000000010001010001110100101000000000011000100000111001010110000000000000000000000000000000000010000000000000000000000010001010000010100101000000000011000100000111001000110000000000000000000000000000000000010000000000000000000000000011010001111100101000000001011000100000100001010110000000000000000000000000000000000010000000000000000000000000011010000011100101000000001011000100000100001000110000000000000000000000000000000000010000000000000000000000010011010001111100101000000000111000100000110001010110000000000000000000000000000000000010000000000000000000000010011010000011100101000000000111000100000110001000110000000000000000000000000000000000010000000000000000000000000000110001111100101000000001111000100000101001010110000000000000000000000000000000000010000000000000000000000000000110000011100101000000001111000100000101001000110000000000000000000000000000000000010000000000000000000000010000110001111100101110010011000100010000111001010110000000000000000000000000000000000010000000000000000000000000010110001011100101110010011000100010000111001010110000000000000000000000000000000000010000000000000000000000000010110000100000001100010011000000010000000001000110000000000000000000000000000000000010000000000000000000000010010110001111100011110010001010000010011001001010110000000000000000000000000000000000010000000000000000000000000001110001011100011110010001010000010011001001010110000100100000000000000000000110000010000000000000000000000000001110000100000001100010001010000000000000001000110001000100000000000000000010010100010000000000000000000000010001110001111100001110010011010001110011011001010110000000110000011001110000110110000010000000000000000000000000011110001011100001110010011010001110011011001010110000000100000000000000000010110000010000000000000000000000000011110000100000001100010011010000010000000001000110000000100000000000000000000110100010000000000000000000000010011110001111011001000000000110001100010110001010110000001110100011011110000001110000010000000000000000000000010011110000011011001000000000110001100010110001000110000001100000000000000000001110000010000000000000000000000000000001001110101001110010001000100111010000001010110000001100000000000000010010011110010000000000000000000000010000001001010101001110010001000100111010000001010110000000000000000000000000000000000010000000000000000000000010000001000100000001100010001000000000000000001000110000000000000000000000010011110000010000000000000000000000010001001001111011001000000001010000100010010001010110000000000000000000000000011001000010000000000000000000000000011001001011011001000000001010000100010010001010110000000000000000000000000000000000010000000000000000000000000011001000111111010000010001000001110111111001000110000000000000000000000000011001000010000000000000000000000010011001001111011101010111010000000000011000001010110000000000000000000000000011001000010000000000000000000000000000101001011011101010111010000000000011000001010110000000100000000000000000000110100011000000000000000000000000000101000111000001010001111111110010100010001001110011110111110111111111111101001100010000000000000000000000000000101000100000010000100000000000000000100001000110011110111110111111111111101001100010000000000000000000000010000101001000000010000100000000000000000100001010110000000100000000000000010000110100010000000000000000000000010000101000000000010000100000000000000000100001000110000000000000000000000000000101000010000000000000000000000010001001001100000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001001000000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001000111111010000010001000001110111111001000110000000000000000000000000000000000010000000000000000000000010011001001111011101010111010000000000011000001010110000000000000000000000000000000000010000000000000000000000000000101001011011101010111010000000000011000001010110000000100000000000000010000110100011000000000000000000000000000101000111000001010001111111110010100010001001110011110111110111111111101111001100010000000000000000000000000000101000100000010000100000000000000000100001000110011110111110111111111101111001100010000000000000000000000010000101001000000010000100000000000000000100001010110000000100000000000000000010110100010000000000000000000000010000101000000000010000100000000000000000100001000110000000000000000000000000000101000010000000000000000000000010001001001100000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001001000000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001000111111010000010001000001110111111001000110000000000000000000000000000000000010000000000000000000000010011001001111011101010111010000000000011000001010110000000000000000000000000000000000010000000000000000000000000000101001011011101010111010000000000011000001010110000000100000000000000000010110100011000000000000000000000000000101000111000001010001111111110010100010001001110011110111110111111111111111001100010000000000000000000000000000101000100000010000100000000000000000100001000110011110111110111111111111111001100010000000000000000000000010000101001000000010000100000000000000000100001010110000000100000000000000010010110100010000000000000000000000010000101000000000010000100000000000000000100001000110000000000000000000000000000101000010000000000000000000000010001001001100000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001001000000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001000111111010000010001000001110111111001000110000000000000000000000000000000000010000000000000000000000010011001001111011101010111010000000000011000001010110000000000000000000000000000000000010000000000000000000000000000101001011011101010111010000000000011000001010110000000100000000000000010010110100011000000000000000000000000000101000111000001010001111111110010100010001001110011110111110111111111101100101100010000000000000000000000000000101000100000010000100000000000000000100001000110011110111110111111111101100101100010000000000000000000000010000101001000000010000100000000000000000100001010110000000100000000000000000001110100010000000000000000000000010000101000000000010000100000000000000000100001000110000000000000000000000000000101000010000000000000000000000010001001001100000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001001000000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001000111111010000010001000001110111111001000110000000000000000000000000000000000010000000000000000000000010011001001111011101010111010000000000011000001010110000000000000000000000000000000000010000000000000000000000000000101001011011101010111010000000000011000001010110000000100000000000000000001110100011000000000000000000000000000101000111000001010001111111110010100010001001110011110111110111111111111100101100010000000000000000000000000000101000100000010000100000000000000000100001000110011110111110111111111111100101100010000000000000000000000010000101001000000010000100000000000000000100001010110000000100000000000000010001110100010000000000000000000000010000101000000000010000100000000000000000100001000110000000000000000000000000000101000010000000000000000000000010001001001100000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001001000000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001000111111010000010001000001110111111001000110000000000000000000000000000000000010000000000000000000000010011001001111011101010111010000000000011000001010110000000000000000000000000000000000010000000000000000000000000000101001011011101010111010000000000011000001010110000000100000000000000010001110100011000000000000000000000000000101000111000001010001111111110010100010001001110011110111110111111111101110101100010000000000000000000000000000101000100000010000100000000000000000100001000110011110111110111111111101110101100010000000000000000000000010000101001000000010000100000000000000000100001010110000000100000000000000000011110100010000000000000000000000010000101000000000010000100000000000000000100001000110000000000000000000000000000101000010000000000000000000000010001001001100000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001001000000000000000000000000000000000001010110000000000000000000000000011001000010000000000000000000000000011001000111111010000010001000001110111111001000110000000000000000000000000000000000010000000000000000000000010011001001111011101010111010000000000011000001010110</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="column width" size="23" value="34,34,643,74,68,78,95,96,98,98,88,88,264,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,1023"/>
    <multi attribute="jtag widget size" size="2" value="367,157"/>
  </global_info>
</session>
