
GPS_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091bc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  08009360  08009360  00019360  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009650  08009650  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009650  08009650  00019650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009658  08009658  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009658  08009658  00019658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800965c  0800965c  0001965c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009660  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a34  200001e0  08009840  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c14  08009840  00024c14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d4f  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002fa7  00000000  00000000  00037f5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012e0  00000000  00000000  0003af08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001178  00000000  00000000  0003c1e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00005e77  00000000  00000000  0003d360  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f212  00000000  00000000  000431d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009701e  00000000  00000000  000523e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e9407  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bc4  00000000  00000000  000e9484  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009344 	.word	0x08009344

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08009344 	.word	0x08009344

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b972 	b.w	8000f94 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14b      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4615      	mov	r5, r2
 8000cda:	d967      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0720 	rsb	r7, r2, #32
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	fa20 f707 	lsr.w	r7, r0, r7
 8000cee:	4095      	lsls	r5, r2
 8000cf0:	ea47 0803 	orr.w	r8, r7, r3
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d00:	fa1f fc85 	uxth.w	ip, r5
 8000d04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d1a:	f080 811b 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8118 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d24:	3f02      	subs	r7, #2
 8000d26:	442b      	add	r3, r5
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3c:	45a4      	cmp	ip, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	192c      	adds	r4, r5, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d46:	f080 8107 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	f240 8104 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d50:	3802      	subs	r0, #2
 8000d52:	442c      	add	r4, r5
 8000d54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d58:	eba4 040c 	sub.w	r4, r4, ip
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	b11e      	cbz	r6, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c6 4300 	strd	r4, r3, [r6]
 8000d68:	4639      	mov	r1, r7
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xbe>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80eb 	beq.w	8000f4e <__udivmoddi4+0x286>
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d7e:	4638      	mov	r0, r7
 8000d80:	4639      	mov	r1, r7
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f783 	clz	r7, r3
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	d147      	bne.n	8000e1e <__udivmoddi4+0x156>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd0>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80fa 	bhi.w	8000f8c <__udivmoddi4+0x2c4>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	4698      	mov	r8, r3
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000da6:	e9c6 4800 	strd	r4, r8, [r6]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xe8>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 808f 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000dba:	1b49      	subs	r1, r1, r5
 8000dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc0:	fa1f f885 	uxth.w	r8, r5
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dca:	0c23      	lsrs	r3, r4, #16
 8000dcc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x124>
 8000ddc:	18eb      	adds	r3, r5, r3
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	f200 80cd 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1a59      	subs	r1, r3, r1
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000df8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x14c>
 8000e04:	192c      	adds	r4, r5, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x14a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80b6 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e79f      	b.n	8000d5e <__udivmoddi4+0x96>
 8000e1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e22:	40bb      	lsls	r3, r7
 8000e24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e3c:	4325      	orrs	r5, r4
 8000e3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e42:	0c2c      	lsrs	r4, r5, #16
 8000e44:	fb08 3319 	mls	r3, r8, r9, r3
 8000e48:	fa1f fa8e 	uxth.w	sl, lr
 8000e4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e50:	fb09 f40a 	mul.w	r4, r9, sl
 8000e54:	429c      	cmp	r4, r3
 8000e56:	fa02 f207 	lsl.w	r2, r2, r7
 8000e5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1e 0303 	adds.w	r3, lr, r3
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e68:	f080 8087 	bcs.w	8000f7a <__udivmoddi4+0x2b2>
 8000e6c:	429c      	cmp	r4, r3
 8000e6e:	f240 8084 	bls.w	8000f7a <__udivmoddi4+0x2b2>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4473      	add	r3, lr
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	b2ad      	uxth	r5, r5
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e8c:	45a2      	cmp	sl, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1e 0404 	adds.w	r4, lr, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e98:	d26b      	bcs.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9a:	45a2      	cmp	sl, r4
 8000e9c:	d969      	bls.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4474      	add	r4, lr
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	eba4 040a 	sub.w	r4, r4, sl
 8000eae:	454c      	cmp	r4, r9
 8000eb0:	46c2      	mov	sl, r8
 8000eb2:	464b      	mov	r3, r9
 8000eb4:	d354      	bcc.n	8000f60 <__udivmoddi4+0x298>
 8000eb6:	d051      	beq.n	8000f5c <__udivmoddi4+0x294>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d069      	beq.n	8000f90 <__udivmoddi4+0x2c8>
 8000ebc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ec0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ec4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	40fc      	lsrs	r4, r7
 8000ecc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ed0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e747      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eee:	4338      	orrs	r0, r7
 8000ef0:	0c01      	lsrs	r1, r0, #16
 8000ef2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ef6:	fa1f f885 	uxth.w	r8, r5
 8000efa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb07 f308 	mul.w	r3, r7, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x256>
 8000f0e:	1869      	adds	r1, r5, r1
 8000f10:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f14:	d22f      	bcs.n	8000f76 <__udivmoddi4+0x2ae>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d92d      	bls.n	8000f76 <__udivmoddi4+0x2ae>
 8000f1a:	3f02      	subs	r7, #2
 8000f1c:	4429      	add	r1, r5
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	b281      	uxth	r1, r0
 8000f22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb00 f308 	mul.w	r3, r0, r8
 8000f32:	428b      	cmp	r3, r1
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x27e>
 8000f36:	1869      	adds	r1, r5, r1
 8000f38:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f3c:	d217      	bcs.n	8000f6e <__udivmoddi4+0x2a6>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d915      	bls.n	8000f6e <__udivmoddi4+0x2a6>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4429      	add	r1, r5
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f4c:	e73b      	b.n	8000dc6 <__udivmoddi4+0xfe>
 8000f4e:	4637      	mov	r7, r6
 8000f50:	4630      	mov	r0, r6
 8000f52:	e709      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f54:	4607      	mov	r7, r0
 8000f56:	e6e7      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f58:	4618      	mov	r0, r3
 8000f5a:	e6fb      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f5c:	4541      	cmp	r1, r8
 8000f5e:	d2ab      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f64:	eb69 020e 	sbc.w	r2, r9, lr
 8000f68:	3801      	subs	r0, #1
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	e7a4      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f6e:	4660      	mov	r0, ip
 8000f70:	e7e9      	b.n	8000f46 <__udivmoddi4+0x27e>
 8000f72:	4618      	mov	r0, r3
 8000f74:	e795      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f76:	4667      	mov	r7, ip
 8000f78:	e7d1      	b.n	8000f1e <__udivmoddi4+0x256>
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	e77c      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	442c      	add	r4, r5
 8000f82:	e747      	b.n	8000e14 <__udivmoddi4+0x14c>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	442b      	add	r3, r5
 8000f8a:	e72f      	b.n	8000dec <__udivmoddi4+0x124>
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xda>
 8000f90:	4637      	mov	r7, r6
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0xa0>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	; 0x28
 8000f9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9e:	f107 0314 	add.w	r3, r7, #20
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
 8000fac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	4b2d      	ldr	r3, [pc, #180]	; (8001068 <MX_GPIO_Init+0xd0>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	4a2c      	ldr	r2, [pc, #176]	; (8001068 <MX_GPIO_Init+0xd0>)
 8000fb8:	f043 0304 	orr.w	r3, r3, #4
 8000fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fbe:	4b2a      	ldr	r3, [pc, #168]	; (8001068 <MX_GPIO_Init+0xd0>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	f003 0304 	and.w	r3, r3, #4
 8000fc6:	613b      	str	r3, [r7, #16]
 8000fc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	4b26      	ldr	r3, [pc, #152]	; (8001068 <MX_GPIO_Init+0xd0>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	4a25      	ldr	r2, [pc, #148]	; (8001068 <MX_GPIO_Init+0xd0>)
 8000fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fda:	4b23      	ldr	r3, [pc, #140]	; (8001068 <MX_GPIO_Init+0xd0>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	4b1f      	ldr	r3, [pc, #124]	; (8001068 <MX_GPIO_Init+0xd0>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	4a1e      	ldr	r2, [pc, #120]	; (8001068 <MX_GPIO_Init+0xd0>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff6:	4b1c      	ldr	r3, [pc, #112]	; (8001068 <MX_GPIO_Init+0xd0>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	4b18      	ldr	r3, [pc, #96]	; (8001068 <MX_GPIO_Init+0xd0>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	4a17      	ldr	r2, [pc, #92]	; (8001068 <MX_GPIO_Init+0xd0>)
 800100c:	f043 0302 	orr.w	r3, r3, #2
 8001010:	6313      	str	r3, [r2, #48]	; 0x30
 8001012:	4b15      	ldr	r3, [pc, #84]	; (8001068 <MX_GPIO_Init+0xd0>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800101e:	2200      	movs	r2, #0
 8001020:	2120      	movs	r1, #32
 8001022:	4812      	ldr	r0, [pc, #72]	; (800106c <MX_GPIO_Init+0xd4>)
 8001024:	f000 fd76 	bl	8001b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001028:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800102c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <MX_GPIO_Init+0xd8>)
 8001030:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001036:	f107 0314 	add.w	r3, r7, #20
 800103a:	4619      	mov	r1, r3
 800103c:	480d      	ldr	r0, [pc, #52]	; (8001074 <MX_GPIO_Init+0xdc>)
 800103e:	f000 fbe7 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001042:	2320      	movs	r3, #32
 8001044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104e:	2300      	movs	r3, #0
 8001050:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001052:	f107 0314 	add.w	r3, r7, #20
 8001056:	4619      	mov	r1, r3
 8001058:	4804      	ldr	r0, [pc, #16]	; (800106c <MX_GPIO_Init+0xd4>)
 800105a:	f000 fbd9 	bl	8001810 <HAL_GPIO_Init>

}
 800105e:	bf00      	nop
 8001060:	3728      	adds	r7, #40	; 0x28
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800
 800106c:	40020000 	.word	0x40020000
 8001070:	10210000 	.word	0x10210000
 8001074:	40020800 	.word	0x40020800

08001078 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af02      	add	r7, sp, #8
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800107e:	f000 faa3 	bl	80015c8 <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 8001082:	f000 f827 	bl	80010d4 <_Z18SystemClock_Configv>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001086:	f7ff ff87 	bl	8000f98 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800108a:	f000 f9cd 	bl	8001428 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800108e:	f000 f9a1 	bl	80013d4 <MX_USART1_UART_Init>

  xTaskCreate(blink, "Blink", configMINIMAL_STACK_SIZE, NULL, 0, NULL);
 8001092:	2300      	movs	r3, #0
 8001094:	9301      	str	r3, [sp, #4]
 8001096:	2300      	movs	r3, #0
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2300      	movs	r3, #0
 800109c:	2280      	movs	r2, #128	; 0x80
 800109e:	4903      	ldr	r1, [pc, #12]	; (80010ac <main+0x34>)
 80010a0:	4803      	ldr	r0, [pc, #12]	; (80010b0 <main+0x38>)
 80010a2:	f002 fdfd 	bl	8003ca0 <xTaskCreate>
  //xTaskCreate(gps, "GPS", configMINIMAL_STACK_SIZE, NULL, 0, NULL);

  vTaskStartScheduler();
 80010a6:	f002 ff73 	bl	8003f90 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010aa:	e7fe      	b.n	80010aa <main+0x32>
 80010ac:	08009360 	.word	0x08009360
 80010b0:	080010b5 	.word	0x080010b5

080010b4 <_Z5blinkPv>:
  }

}

void blink(void *argument)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80010bc:	2120      	movs	r1, #32
 80010be:	4804      	ldr	r0, [pc, #16]	; (80010d0 <_Z5blinkPv+0x1c>)
 80010c0:	f000 fd41 	bl	8001b46 <HAL_GPIO_TogglePin>
    vTaskDelay(500);
 80010c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010c8:	f002 ff2e 	bl	8003f28 <vTaskDelay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80010cc:	e7f6      	b.n	80010bc <_Z5blinkPv+0x8>
 80010ce:	bf00      	nop
 80010d0:	40020000 	.word	0x40020000

080010d4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b094      	sub	sp, #80	; 0x50
 80010d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010da:	f107 0320 	add.w	r3, r7, #32
 80010de:	2230      	movs	r2, #48	; 0x30
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f004 fbff 	bl	80058e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e8:	f107 030c 	add.w	r3, r7, #12
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f8:	2300      	movs	r3, #0
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	4b2e      	ldr	r3, [pc, #184]	; (80011b8 <_Z18SystemClock_Configv+0xe4>)
 80010fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001100:	4a2d      	ldr	r2, [pc, #180]	; (80011b8 <_Z18SystemClock_Configv+0xe4>)
 8001102:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001106:	6413      	str	r3, [r2, #64]	; 0x40
 8001108:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <_Z18SystemClock_Configv+0xe4>)
 800110a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001110:	60bb      	str	r3, [r7, #8]
 8001112:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001114:	2300      	movs	r3, #0
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	4b28      	ldr	r3, [pc, #160]	; (80011bc <_Z18SystemClock_Configv+0xe8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001120:	4a26      	ldr	r2, [pc, #152]	; (80011bc <_Z18SystemClock_Configv+0xe8>)
 8001122:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	4b24      	ldr	r3, [pc, #144]	; (80011bc <_Z18SystemClock_Configv+0xe8>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001134:	2302      	movs	r3, #2
 8001136:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001138:	2301      	movs	r3, #1
 800113a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800113c:	2310      	movs	r3, #16
 800113e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001140:	2302      	movs	r3, #2
 8001142:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001144:	2300      	movs	r3, #0
 8001146:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001148:	2310      	movs	r3, #16
 800114a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800114c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001150:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001152:	2304      	movs	r3, #4
 8001154:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001156:	2307      	movs	r3, #7
 8001158:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115a:	f107 0320 	add.w	r3, r7, #32
 800115e:	4618      	mov	r0, r3
 8001160:	f000 fd0c 	bl	8001b7c <HAL_RCC_OscConfig>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	bf14      	ite	ne
 800116a:	2301      	movne	r3, #1
 800116c:	2300      	moveq	r3, #0
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <_Z18SystemClock_Configv+0xa4>
  {
    Error_Handler();
 8001174:	f000 f836 	bl	80011e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001178:	230f      	movs	r3, #15
 800117a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800117c:	2302      	movs	r3, #2
 800117e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001184:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001188:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	2102      	movs	r1, #2
 8001194:	4618      	mov	r0, r3
 8001196:	f000 ff61 	bl	800205c <HAL_RCC_ClockConfig>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	bf14      	ite	ne
 80011a0:	2301      	movne	r3, #1
 80011a2:	2300      	moveq	r3, #0
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 80011aa:	f000 f81b 	bl	80011e4 <Error_Handler>
  }
}
 80011ae:	bf00      	nop
 80011b0:	3750      	adds	r7, #80	; 0x50
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40023800 	.word	0x40023800
 80011bc:	40007000 	.word	0x40007000

080011c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a04      	ldr	r2, [pc, #16]	; (80011e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d101      	bne.n	80011d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011d2:	f000 fa1b 	bl	800160c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40014800 	.word	0x40014800

080011e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
	...

080011f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	4b10      	ldr	r3, [pc, #64]	; (8001240 <HAL_MspInit+0x4c>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	4a0f      	ldr	r2, [pc, #60]	; (8001240 <HAL_MspInit+0x4c>)
 8001204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001208:	6453      	str	r3, [r2, #68]	; 0x44
 800120a:	4b0d      	ldr	r3, [pc, #52]	; (8001240 <HAL_MspInit+0x4c>)
 800120c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	603b      	str	r3, [r7, #0]
 800121a:	4b09      	ldr	r3, [pc, #36]	; (8001240 <HAL_MspInit+0x4c>)
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	4a08      	ldr	r2, [pc, #32]	; (8001240 <HAL_MspInit+0x4c>)
 8001220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001224:	6413      	str	r3, [r2, #64]	; 0x40
 8001226:	4b06      	ldr	r3, [pc, #24]	; (8001240 <HAL_MspInit+0x4c>)
 8001228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800122e:	603b      	str	r3, [r7, #0]
 8001230:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40023800 	.word	0x40023800

08001244 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b08c      	sub	sp, #48	; 0x30
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0);
 8001254:	2200      	movs	r2, #0
 8001256:	6879      	ldr	r1, [r7, #4]
 8001258:	201a      	movs	r0, #26
 800125a:	f000 faaf 	bl	80017bc <HAL_NVIC_SetPriority>

  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800125e:	201a      	movs	r0, #26
 8001260:	f000 fac8 	bl	80017f4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	4b1e      	ldr	r3, [pc, #120]	; (80012e4 <HAL_InitTick+0xa0>)
 800126a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126c:	4a1d      	ldr	r2, [pc, #116]	; (80012e4 <HAL_InitTick+0xa0>)
 800126e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001272:	6453      	str	r3, [r2, #68]	; 0x44
 8001274:	4b1b      	ldr	r3, [pc, #108]	; (80012e4 <HAL_InitTick+0xa0>)
 8001276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001278:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001280:	f107 0210 	add.w	r2, r7, #16
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	4611      	mov	r1, r2
 800128a:	4618      	mov	r0, r3
 800128c:	f001 f8d8 	bl	8002440 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001290:	f001 f8c2 	bl	8002418 <HAL_RCC_GetPCLK2Freq>
 8001294:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001298:	4a13      	ldr	r2, [pc, #76]	; (80012e8 <HAL_InitTick+0xa4>)
 800129a:	fba2 2303 	umull	r2, r3, r2, r3
 800129e:	0c9b      	lsrs	r3, r3, #18
 80012a0:	3b01      	subs	r3, #1
 80012a2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 80012a4:	4b11      	ldr	r3, [pc, #68]	; (80012ec <HAL_InitTick+0xa8>)
 80012a6:	4a12      	ldr	r2, [pc, #72]	; (80012f0 <HAL_InitTick+0xac>)
 80012a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000 / 1000) - 1;
 80012aa:	4b10      	ldr	r3, [pc, #64]	; (80012ec <HAL_InitTick+0xa8>)
 80012ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012b0:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 80012b2:	4a0e      	ldr	r2, [pc, #56]	; (80012ec <HAL_InitTick+0xa8>)
 80012b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012b6:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <HAL_InitTick+0xa8>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012be:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <HAL_InitTick+0xa8>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 80012c4:	4809      	ldr	r0, [pc, #36]	; (80012ec <HAL_InitTick+0xa8>)
 80012c6:	f001 f8ed 	bl	80024a4 <HAL_TIM_Base_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d104      	bne.n	80012da <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 80012d0:	4806      	ldr	r0, [pc, #24]	; (80012ec <HAL_InitTick+0xa8>)
 80012d2:	f001 f91c 	bl	800250e <HAL_TIM_Base_Start_IT>
 80012d6:	4603      	mov	r3, r0
 80012d8:	e000      	b.n	80012dc <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3730      	adds	r7, #48	; 0x30
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40023800 	.word	0x40023800
 80012e8:	431bde83 	.word	0x431bde83
 80012ec:	20004b0c 	.word	0x20004b0c
 80012f0:	40014800 	.word	0x40014800

080012f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001306:	e7fe      	b.n	8001306 <HardFault_Handler+0x4>

08001308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800130c:	e7fe      	b.n	800130c <MemManage_Handler+0x4>

0800130e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001312:	e7fe      	b.n	8001312 <BusFault_Handler+0x4>

08001314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001318:	e7fe      	b.n	8001318 <UsageFault_Handler+0x4>

0800131a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800132c:	4802      	ldr	r0, [pc, #8]	; (8001338 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800132e:	f001 f912 	bl	8002556 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20004b0c 	.word	0x20004b0c

0800133c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001344:	4a14      	ldr	r2, [pc, #80]	; (8001398 <_sbrk+0x5c>)
 8001346:	4b15      	ldr	r3, [pc, #84]	; (800139c <_sbrk+0x60>)
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001350:	4b13      	ldr	r3, [pc, #76]	; (80013a0 <_sbrk+0x64>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d102      	bne.n	800135e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <_sbrk+0x64>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <_sbrk+0x68>)
 800135c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <_sbrk+0x64>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4413      	add	r3, r2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	429a      	cmp	r2, r3
 800136a:	d207      	bcs.n	800137c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800136c:	f004 fa7e 	bl	800586c <__errno>
 8001370:	4602      	mov	r2, r0
 8001372:	230c      	movs	r3, #12
 8001374:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001376:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800137a:	e009      	b.n	8001390 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800137c:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <_sbrk+0x64>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001382:	4b07      	ldr	r3, [pc, #28]	; (80013a0 <_sbrk+0x64>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	4a05      	ldr	r2, [pc, #20]	; (80013a0 <_sbrk+0x64>)
 800138c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800138e:	68fb      	ldr	r3, [r7, #12]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3718      	adds	r7, #24
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20018000 	.word	0x20018000
 800139c:	00000400 	.word	0x00000400
 80013a0:	200001fc 	.word	0x200001fc
 80013a4:	20004c18 	.word	0x20004c18

080013a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013ac:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <SystemInit+0x28>)
 80013ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013b2:	4a07      	ldr	r2, [pc, #28]	; (80013d0 <SystemInit+0x28>)
 80013b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013bc:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <SystemInit+0x28>)
 80013be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013c2:	609a      	str	r2, [r3, #8]
#endif
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80013d8:	4b11      	ldr	r3, [pc, #68]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013da:	4a12      	ldr	r2, [pc, #72]	; (8001424 <MX_USART1_UART_Init+0x50>)
 80013dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80013de:	4b10      	ldr	r3, [pc, #64]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013e0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80013e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013e6:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013f2:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013f8:	4b09      	ldr	r3, [pc, #36]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 80013fa:	220c      	movs	r2, #12
 80013fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013fe:	4b08      	ldr	r3, [pc, #32]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 8001400:	2200      	movs	r2, #0
 8001402:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001404:	4b06      	ldr	r3, [pc, #24]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 8001406:	2200      	movs	r2, #0
 8001408:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800140a:	4805      	ldr	r0, [pc, #20]	; (8001420 <MX_USART1_UART_Init+0x4c>)
 800140c:	f001 fa68 	bl	80028e0 <HAL_UART_Init>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001416:	f7ff fee5 	bl	80011e4 <Error_Handler>
  }

}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20004b4c 	.word	0x20004b4c
 8001424:	40011000 	.word	0x40011000

08001428 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800142c:	4b11      	ldr	r3, [pc, #68]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 800142e:	4a12      	ldr	r2, [pc, #72]	; (8001478 <MX_USART2_UART_Init+0x50>)
 8001430:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001432:	4b10      	ldr	r3, [pc, #64]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001434:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001438:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800143a:	4b0e      	ldr	r3, [pc, #56]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001440:	4b0c      	ldr	r3, [pc, #48]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001446:	4b0b      	ldr	r3, [pc, #44]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800144c:	4b09      	ldr	r3, [pc, #36]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 800144e:	220c      	movs	r2, #12
 8001450:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001452:	4b08      	ldr	r3, [pc, #32]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001454:	2200      	movs	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001458:	4b06      	ldr	r3, [pc, #24]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 800145a:	2200      	movs	r2, #0
 800145c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800145e:	4805      	ldr	r0, [pc, #20]	; (8001474 <MX_USART2_UART_Init+0x4c>)
 8001460:	f001 fa3e 	bl	80028e0 <HAL_UART_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800146a:	f7ff febb 	bl	80011e4 <Error_Handler>
  }

}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20004b8c 	.word	0x20004b8c
 8001478:	40004400 	.word	0x40004400

0800147c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08c      	sub	sp, #48	; 0x30
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 031c 	add.w	r3, r7, #28
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a32      	ldr	r2, [pc, #200]	; (8001564 <HAL_UART_MspInit+0xe8>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d12d      	bne.n	80014fa <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	61bb      	str	r3, [r7, #24]
 80014a2:	4b31      	ldr	r3, [pc, #196]	; (8001568 <HAL_UART_MspInit+0xec>)
 80014a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a6:	4a30      	ldr	r2, [pc, #192]	; (8001568 <HAL_UART_MspInit+0xec>)
 80014a8:	f043 0310 	orr.w	r3, r3, #16
 80014ac:	6453      	str	r3, [r2, #68]	; 0x44
 80014ae:	4b2e      	ldr	r3, [pc, #184]	; (8001568 <HAL_UART_MspInit+0xec>)
 80014b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b2:	f003 0310 	and.w	r3, r3, #16
 80014b6:	61bb      	str	r3, [r7, #24]
 80014b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <HAL_UART_MspInit+0xec>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a29      	ldr	r2, [pc, #164]	; (8001568 <HAL_UART_MspInit+0xec>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b27      	ldr	r3, [pc, #156]	; (8001568 <HAL_UART_MspInit+0xec>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	617b      	str	r3, [r7, #20]
 80014d4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80014d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80014da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014dc:	2302      	movs	r3, #2
 80014de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e4:	2303      	movs	r3, #3
 80014e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014e8:	2307      	movs	r3, #7
 80014ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ec:	f107 031c 	add.w	r3, r7, #28
 80014f0:	4619      	mov	r1, r3
 80014f2:	481e      	ldr	r0, [pc, #120]	; (800156c <HAL_UART_MspInit+0xf0>)
 80014f4:	f000 f98c 	bl	8001810 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014f8:	e030      	b.n	800155c <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a1c      	ldr	r2, [pc, #112]	; (8001570 <HAL_UART_MspInit+0xf4>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d12b      	bne.n	800155c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001504:	2300      	movs	r3, #0
 8001506:	613b      	str	r3, [r7, #16]
 8001508:	4b17      	ldr	r3, [pc, #92]	; (8001568 <HAL_UART_MspInit+0xec>)
 800150a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150c:	4a16      	ldr	r2, [pc, #88]	; (8001568 <HAL_UART_MspInit+0xec>)
 800150e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001512:	6413      	str	r3, [r2, #64]	; 0x40
 8001514:	4b14      	ldr	r3, [pc, #80]	; (8001568 <HAL_UART_MspInit+0xec>)
 8001516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001520:	2300      	movs	r3, #0
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	4b10      	ldr	r3, [pc, #64]	; (8001568 <HAL_UART_MspInit+0xec>)
 8001526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001528:	4a0f      	ldr	r2, [pc, #60]	; (8001568 <HAL_UART_MspInit+0xec>)
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6313      	str	r3, [r2, #48]	; 0x30
 8001530:	4b0d      	ldr	r3, [pc, #52]	; (8001568 <HAL_UART_MspInit+0xec>)
 8001532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800153c:	230c      	movs	r3, #12
 800153e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	2302      	movs	r3, #2
 8001542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001548:	2300      	movs	r3, #0
 800154a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800154c:	2307      	movs	r3, #7
 800154e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	4619      	mov	r1, r3
 8001556:	4805      	ldr	r0, [pc, #20]	; (800156c <HAL_UART_MspInit+0xf0>)
 8001558:	f000 f95a 	bl	8001810 <HAL_GPIO_Init>
}
 800155c:	bf00      	nop
 800155e:	3730      	adds	r7, #48	; 0x30
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40011000 	.word	0x40011000
 8001568:	40023800 	.word	0x40023800
 800156c:	40020000 	.word	0x40020000
 8001570:	40004400 	.word	0x40004400

08001574 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001574:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015ac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001578:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800157a:	e003      	b.n	8001584 <LoopCopyDataInit>

0800157c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800157e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001580:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001582:	3104      	adds	r1, #4

08001584 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001584:	480b      	ldr	r0, [pc, #44]	; (80015b4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001586:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001588:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800158a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800158c:	d3f6      	bcc.n	800157c <CopyDataInit>
  ldr  r2, =_sbss
 800158e:	4a0b      	ldr	r2, [pc, #44]	; (80015bc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001590:	e002      	b.n	8001598 <LoopFillZerobss>

08001592 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001592:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001594:	f842 3b04 	str.w	r3, [r2], #4

08001598 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001598:	4b09      	ldr	r3, [pc, #36]	; (80015c0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800159a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800159c:	d3f9      	bcc.n	8001592 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800159e:	f7ff ff03 	bl	80013a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015a2:	f004 f969 	bl	8005878 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015a6:	f7ff fd67 	bl	8001078 <main>
  bx  lr    
 80015aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80015ac:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80015b0:	08009660 	.word	0x08009660
  ldr  r0, =_sdata
 80015b4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80015b8:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 80015bc:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80015c0:	20004c14 	.word	0x20004c14

080015c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015c4:	e7fe      	b.n	80015c4 <ADC_IRQHandler>
	...

080015c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015cc:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <HAL_Init+0x40>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a0d      	ldr	r2, [pc, #52]	; (8001608 <HAL_Init+0x40>)
 80015d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015d8:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <HAL_Init+0x40>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <HAL_Init+0x40>)
 80015de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <HAL_Init+0x40>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a07      	ldr	r2, [pc, #28]	; (8001608 <HAL_Init+0x40>)
 80015ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015f0:	2003      	movs	r0, #3
 80015f2:	f000 f8d8 	bl	80017a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015f6:	2000      	movs	r0, #0
 80015f8:	f7ff fe24 	bl	8001244 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015fc:	f7ff fdfa 	bl	80011f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40023c00 	.word	0x40023c00

0800160c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <HAL_IncTick+0x20>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	461a      	mov	r2, r3
 8001616:	4b06      	ldr	r3, [pc, #24]	; (8001630 <HAL_IncTick+0x24>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4413      	add	r3, r2
 800161c:	4a04      	ldr	r2, [pc, #16]	; (8001630 <HAL_IncTick+0x24>)
 800161e:	6013      	str	r3, [r2, #0]
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000008 	.word	0x20000008
 8001630:	20004bcc 	.word	0x20004bcc

08001634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  return uwTick;
 8001638:	4b03      	ldr	r3, [pc, #12]	; (8001648 <HAL_GetTick+0x14>)
 800163a:	681b      	ldr	r3, [r3, #0]
}
 800163c:	4618      	mov	r0, r3
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	20004bcc 	.word	0x20004bcc

0800164c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <__NVIC_SetPriorityGrouping+0x44>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001662:	68ba      	ldr	r2, [r7, #8]
 8001664:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001668:	4013      	ands	r3, r2
 800166a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001674:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800167c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800167e:	4a04      	ldr	r2, [pc, #16]	; (8001690 <__NVIC_SetPriorityGrouping+0x44>)
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	60d3      	str	r3, [r2, #12]
}
 8001684:	bf00      	nop
 8001686:	3714      	adds	r7, #20
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001698:	4b04      	ldr	r3, [pc, #16]	; (80016ac <__NVIC_GetPriorityGrouping+0x18>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	0a1b      	lsrs	r3, r3, #8
 800169e:	f003 0307 	and.w	r3, r3, #7
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	db0b      	blt.n	80016da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	f003 021f 	and.w	r2, r3, #31
 80016c8:	4907      	ldr	r1, [pc, #28]	; (80016e8 <__NVIC_EnableIRQ+0x38>)
 80016ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ce:	095b      	lsrs	r3, r3, #5
 80016d0:	2001      	movs	r0, #1
 80016d2:	fa00 f202 	lsl.w	r2, r0, r2
 80016d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	e000e100 	.word	0xe000e100

080016ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	6039      	str	r1, [r7, #0]
 80016f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	db0a      	blt.n	8001716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	b2da      	uxtb	r2, r3
 8001704:	490c      	ldr	r1, [pc, #48]	; (8001738 <__NVIC_SetPriority+0x4c>)
 8001706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170a:	0112      	lsls	r2, r2, #4
 800170c:	b2d2      	uxtb	r2, r2
 800170e:	440b      	add	r3, r1
 8001710:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001714:	e00a      	b.n	800172c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	b2da      	uxtb	r2, r3
 800171a:	4908      	ldr	r1, [pc, #32]	; (800173c <__NVIC_SetPriority+0x50>)
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	f003 030f 	and.w	r3, r3, #15
 8001722:	3b04      	subs	r3, #4
 8001724:	0112      	lsls	r2, r2, #4
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	440b      	add	r3, r1
 800172a:	761a      	strb	r2, [r3, #24]
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000e100 	.word	0xe000e100
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001740:	b480      	push	{r7}
 8001742:	b089      	sub	sp, #36	; 0x24
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	f1c3 0307 	rsb	r3, r3, #7
 800175a:	2b04      	cmp	r3, #4
 800175c:	bf28      	it	cs
 800175e:	2304      	movcs	r3, #4
 8001760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	3304      	adds	r3, #4
 8001766:	2b06      	cmp	r3, #6
 8001768:	d902      	bls.n	8001770 <NVIC_EncodePriority+0x30>
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3b03      	subs	r3, #3
 800176e:	e000      	b.n	8001772 <NVIC_EncodePriority+0x32>
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	43da      	mvns	r2, r3
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	401a      	ands	r2, r3
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001788:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	fa01 f303 	lsl.w	r3, r1, r3
 8001792:	43d9      	mvns	r1, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001798:	4313      	orrs	r3, r2
         );
}
 800179a:	4618      	mov	r0, r3
 800179c:	3724      	adds	r7, #36	; 0x24
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b082      	sub	sp, #8
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff ff4c 	bl	800164c <__NVIC_SetPriorityGrouping>
}
 80017b4:	bf00      	nop
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
 80017c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017ca:	2300      	movs	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017ce:	f7ff ff61 	bl	8001694 <__NVIC_GetPriorityGrouping>
 80017d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	68b9      	ldr	r1, [r7, #8]
 80017d8:	6978      	ldr	r0, [r7, #20]
 80017da:	f7ff ffb1 	bl	8001740 <NVIC_EncodePriority>
 80017de:	4602      	mov	r2, r0
 80017e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017e4:	4611      	mov	r1, r2
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff ff80 	bl	80016ec <__NVIC_SetPriority>
}
 80017ec:	bf00      	nop
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff ff54 	bl	80016b0 <__NVIC_EnableIRQ>
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001810:	b480      	push	{r7}
 8001812:	b089      	sub	sp, #36	; 0x24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001822:	2300      	movs	r3, #0
 8001824:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
 800182a:	e159      	b.n	8001ae0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800182c:	2201      	movs	r2, #1
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	697a      	ldr	r2, [r7, #20]
 800183c:	4013      	ands	r3, r2
 800183e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	429a      	cmp	r2, r3
 8001846:	f040 8148 	bne.w	8001ada <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2b01      	cmp	r3, #1
 8001850:	d00b      	beq.n	800186a <HAL_GPIO_Init+0x5a>
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2b02      	cmp	r3, #2
 8001858:	d007      	beq.n	800186a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800185e:	2b11      	cmp	r3, #17
 8001860:	d003      	beq.n	800186a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	2b12      	cmp	r3, #18
 8001868:	d130      	bne.n	80018cc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	2203      	movs	r2, #3
 8001876:	fa02 f303 	lsl.w	r3, r2, r3
 800187a:	43db      	mvns	r3, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4013      	ands	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	68da      	ldr	r2, [r3, #12]
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4313      	orrs	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018a0:	2201      	movs	r2, #1
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	4013      	ands	r3, r2
 80018ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	091b      	lsrs	r3, r3, #4
 80018b6:	f003 0201 	and.w	r2, r3, #1
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	2203      	movs	r2, #3
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	43db      	mvns	r3, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4013      	ands	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	005b      	lsls	r3, r3, #1
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	2b02      	cmp	r3, #2
 8001902:	d003      	beq.n	800190c <HAL_GPIO_Init+0xfc>
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	2b12      	cmp	r3, #18
 800190a:	d123      	bne.n	8001954 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	08da      	lsrs	r2, r3, #3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3208      	adds	r2, #8
 8001914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001918:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	f003 0307 	and.w	r3, r3, #7
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	220f      	movs	r2, #15
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4013      	ands	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	691a      	ldr	r2, [r3, #16]
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	08da      	lsrs	r2, r3, #3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3208      	adds	r2, #8
 800194e:	69b9      	ldr	r1, [r7, #24]
 8001950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	2203      	movs	r2, #3
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 0203 	and.w	r2, r3, #3
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	4313      	orrs	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001990:	2b00      	cmp	r3, #0
 8001992:	f000 80a2 	beq.w	8001ada <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	4b56      	ldr	r3, [pc, #344]	; (8001af4 <HAL_GPIO_Init+0x2e4>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	4a55      	ldr	r2, [pc, #340]	; (8001af4 <HAL_GPIO_Init+0x2e4>)
 80019a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a4:	6453      	str	r3, [r2, #68]	; 0x44
 80019a6:	4b53      	ldr	r3, [pc, #332]	; (8001af4 <HAL_GPIO_Init+0x2e4>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019b2:	4a51      	ldr	r2, [pc, #324]	; (8001af8 <HAL_GPIO_Init+0x2e8>)
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	089b      	lsrs	r3, r3, #2
 80019b8:	3302      	adds	r3, #2
 80019ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f003 0303 	and.w	r3, r3, #3
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	220f      	movs	r2, #15
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43db      	mvns	r3, r3
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	4013      	ands	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a48      	ldr	r2, [pc, #288]	; (8001afc <HAL_GPIO_Init+0x2ec>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d019      	beq.n	8001a12 <HAL_GPIO_Init+0x202>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a47      	ldr	r2, [pc, #284]	; (8001b00 <HAL_GPIO_Init+0x2f0>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_GPIO_Init+0x1fe>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a46      	ldr	r2, [pc, #280]	; (8001b04 <HAL_GPIO_Init+0x2f4>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d00d      	beq.n	8001a0a <HAL_GPIO_Init+0x1fa>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a45      	ldr	r2, [pc, #276]	; (8001b08 <HAL_GPIO_Init+0x2f8>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d007      	beq.n	8001a06 <HAL_GPIO_Init+0x1f6>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a44      	ldr	r2, [pc, #272]	; (8001b0c <HAL_GPIO_Init+0x2fc>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d101      	bne.n	8001a02 <HAL_GPIO_Init+0x1f2>
 80019fe:	2304      	movs	r3, #4
 8001a00:	e008      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a02:	2307      	movs	r3, #7
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a06:	2303      	movs	r3, #3
 8001a08:	e004      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	e002      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a12:	2300      	movs	r3, #0
 8001a14:	69fa      	ldr	r2, [r7, #28]
 8001a16:	f002 0203 	and.w	r2, r2, #3
 8001a1a:	0092      	lsls	r2, r2, #2
 8001a1c:	4093      	lsls	r3, r2
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a24:	4934      	ldr	r1, [pc, #208]	; (8001af8 <HAL_GPIO_Init+0x2e8>)
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	089b      	lsrs	r3, r3, #2
 8001a2a:	3302      	adds	r3, #2
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a32:	4b37      	ldr	r3, [pc, #220]	; (8001b10 <HAL_GPIO_Init+0x300>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	43db      	mvns	r3, r3
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a56:	4a2e      	ldr	r2, [pc, #184]	; (8001b10 <HAL_GPIO_Init+0x300>)
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a5c:	4b2c      	ldr	r3, [pc, #176]	; (8001b10 <HAL_GPIO_Init+0x300>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	43db      	mvns	r3, r3
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d003      	beq.n	8001a80 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a80:	4a23      	ldr	r2, [pc, #140]	; (8001b10 <HAL_GPIO_Init+0x300>)
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a86:	4b22      	ldr	r3, [pc, #136]	; (8001b10 <HAL_GPIO_Init+0x300>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	4013      	ands	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d003      	beq.n	8001aaa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001aa2:	69ba      	ldr	r2, [r7, #24]
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001aaa:	4a19      	ldr	r2, [pc, #100]	; (8001b10 <HAL_GPIO_Init+0x300>)
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ab0:	4b17      	ldr	r3, [pc, #92]	; (8001b10 <HAL_GPIO_Init+0x300>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	4013      	ands	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d003      	beq.n	8001ad4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ad4:	4a0e      	ldr	r2, [pc, #56]	; (8001b10 <HAL_GPIO_Init+0x300>)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3301      	adds	r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	2b0f      	cmp	r3, #15
 8001ae4:	f67f aea2 	bls.w	800182c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ae8:	bf00      	nop
 8001aea:	3724      	adds	r7, #36	; 0x24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40013800 	.word	0x40013800
 8001afc:	40020000 	.word	0x40020000
 8001b00:	40020400 	.word	0x40020400
 8001b04:	40020800 	.word	0x40020800
 8001b08:	40020c00 	.word	0x40020c00
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40013c00 	.word	0x40013c00

08001b14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	807b      	strh	r3, [r7, #2]
 8001b20:	4613      	mov	r3, r2
 8001b22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b24:	787b      	ldrb	r3, [r7, #1]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b2a:	887a      	ldrh	r2, [r7, #2]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b30:	e003      	b.n	8001b3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b32:	887b      	ldrh	r3, [r7, #2]
 8001b34:	041a      	lsls	r2, r3, #16
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	619a      	str	r2, [r3, #24]
}
 8001b3a:	bf00      	nop
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
 8001b4e:	460b      	mov	r3, r1
 8001b50:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	695a      	ldr	r2, [r3, #20]
 8001b56:	887b      	ldrh	r3, [r7, #2]
 8001b58:	401a      	ands	r2, r3
 8001b5a:	887b      	ldrh	r3, [r7, #2]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d104      	bne.n	8001b6a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001b60:	887b      	ldrh	r3, [r7, #2]
 8001b62:	041a      	lsls	r2, r3, #16
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001b68:	e002      	b.n	8001b70 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001b6a:	887a      	ldrh	r2, [r7, #2]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	619a      	str	r2, [r3, #24]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e25b      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d075      	beq.n	8001c86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b9a:	4ba3      	ldr	r3, [pc, #652]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f003 030c 	and.w	r3, r3, #12
 8001ba2:	2b04      	cmp	r3, #4
 8001ba4:	d00c      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ba6:	4ba0      	ldr	r3, [pc, #640]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bae:	2b08      	cmp	r3, #8
 8001bb0:	d112      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bb2:	4b9d      	ldr	r3, [pc, #628]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bbe:	d10b      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc0:	4b99      	ldr	r3, [pc, #612]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d05b      	beq.n	8001c84 <HAL_RCC_OscConfig+0x108>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d157      	bne.n	8001c84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e236      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be0:	d106      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x74>
 8001be2:	4b91      	ldr	r3, [pc, #580]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a90      	ldr	r2, [pc, #576]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001be8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	e01d      	b.n	8001c2c <HAL_RCC_OscConfig+0xb0>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bf8:	d10c      	bne.n	8001c14 <HAL_RCC_OscConfig+0x98>
 8001bfa:	4b8b      	ldr	r3, [pc, #556]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a8a      	ldr	r2, [pc, #552]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	4b88      	ldr	r3, [pc, #544]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a87      	ldr	r2, [pc, #540]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c10:	6013      	str	r3, [r2, #0]
 8001c12:	e00b      	b.n	8001c2c <HAL_RCC_OscConfig+0xb0>
 8001c14:	4b84      	ldr	r3, [pc, #528]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a83      	ldr	r2, [pc, #524]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	4b81      	ldr	r3, [pc, #516]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a80      	ldr	r2, [pc, #512]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d013      	beq.n	8001c5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7ff fcfe 	bl	8001634 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c3c:	f7ff fcfa 	bl	8001634 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b64      	cmp	r3, #100	; 0x64
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e1fb      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4e:	4b76      	ldr	r3, [pc, #472]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d0f0      	beq.n	8001c3c <HAL_RCC_OscConfig+0xc0>
 8001c5a:	e014      	b.n	8001c86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5c:	f7ff fcea 	bl	8001634 <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c64:	f7ff fce6 	bl	8001634 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b64      	cmp	r3, #100	; 0x64
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e1e7      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c76:	4b6c      	ldr	r3, [pc, #432]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1f0      	bne.n	8001c64 <HAL_RCC_OscConfig+0xe8>
 8001c82:	e000      	b.n	8001c86 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d063      	beq.n	8001d5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c92:	4b65      	ldr	r3, [pc, #404]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00b      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c9e:	4b62      	ldr	r3, [pc, #392]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ca6:	2b08      	cmp	r3, #8
 8001ca8:	d11c      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001caa:	4b5f      	ldr	r3, [pc, #380]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d116      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb6:	4b5c      	ldr	r3, [pc, #368]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0302 	and.w	r3, r3, #2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d005      	beq.n	8001cce <HAL_RCC_OscConfig+0x152>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d001      	beq.n	8001cce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e1bb      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cce:	4b56      	ldr	r3, [pc, #344]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	4952      	ldr	r1, [pc, #328]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ce2:	e03a      	b.n	8001d5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d020      	beq.n	8001d2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cec:	4b4f      	ldr	r3, [pc, #316]	; (8001e2c <HAL_RCC_OscConfig+0x2b0>)
 8001cee:	2201      	movs	r2, #1
 8001cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf2:	f7ff fc9f 	bl	8001634 <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cfa:	f7ff fc9b 	bl	8001634 <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e19c      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0c:	4b46      	ldr	r3, [pc, #280]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0f0      	beq.n	8001cfa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d18:	4b43      	ldr	r3, [pc, #268]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	691b      	ldr	r3, [r3, #16]
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	4940      	ldr	r1, [pc, #256]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	600b      	str	r3, [r1, #0]
 8001d2c:	e015      	b.n	8001d5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d2e:	4b3f      	ldr	r3, [pc, #252]	; (8001e2c <HAL_RCC_OscConfig+0x2b0>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d34:	f7ff fc7e 	bl	8001634 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d3c:	f7ff fc7a 	bl	8001634 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e17b      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4e:	4b36      	ldr	r3, [pc, #216]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1f0      	bne.n	8001d3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0308 	and.w	r3, r3, #8
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d030      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d016      	beq.n	8001d9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d6e:	4b30      	ldr	r3, [pc, #192]	; (8001e30 <HAL_RCC_OscConfig+0x2b4>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d74:	f7ff fc5e 	bl	8001634 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d7c:	f7ff fc5a 	bl	8001634 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e15b      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8e:	4b26      	ldr	r3, [pc, #152]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d0f0      	beq.n	8001d7c <HAL_RCC_OscConfig+0x200>
 8001d9a:	e015      	b.n	8001dc8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d9c:	4b24      	ldr	r3, [pc, #144]	; (8001e30 <HAL_RCC_OscConfig+0x2b4>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da2:	f7ff fc47 	bl	8001634 <HAL_GetTick>
 8001da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da8:	e008      	b.n	8001dbc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001daa:	f7ff fc43 	bl	8001634 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e144      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dbc:	4b1a      	ldr	r3, [pc, #104]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1f0      	bne.n	8001daa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 80a0 	beq.w	8001f16 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dda:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d10f      	bne.n	8001e06 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
 8001dea:	4b0f      	ldr	r3, [pc, #60]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	4a0e      	ldr	r2, [pc, #56]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df4:	6413      	str	r3, [r2, #64]	; 0x40
 8001df6:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e02:	2301      	movs	r3, #1
 8001e04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e06:	4b0b      	ldr	r3, [pc, #44]	; (8001e34 <HAL_RCC_OscConfig+0x2b8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d121      	bne.n	8001e56 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e12:	4b08      	ldr	r3, [pc, #32]	; (8001e34 <HAL_RCC_OscConfig+0x2b8>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a07      	ldr	r2, [pc, #28]	; (8001e34 <HAL_RCC_OscConfig+0x2b8>)
 8001e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff fc09 	bl	8001634 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e24:	e011      	b.n	8001e4a <HAL_RCC_OscConfig+0x2ce>
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	42470000 	.word	0x42470000
 8001e30:	42470e80 	.word	0x42470e80
 8001e34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e38:	f7ff fbfc 	bl	8001634 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e0fd      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4a:	4b81      	ldr	r3, [pc, #516]	; (8002050 <HAL_RCC_OscConfig+0x4d4>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d0f0      	beq.n	8001e38 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d106      	bne.n	8001e6c <HAL_RCC_OscConfig+0x2f0>
 8001e5e:	4b7d      	ldr	r3, [pc, #500]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e62:	4a7c      	ldr	r2, [pc, #496]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6713      	str	r3, [r2, #112]	; 0x70
 8001e6a:	e01c      	b.n	8001ea6 <HAL_RCC_OscConfig+0x32a>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	2b05      	cmp	r3, #5
 8001e72:	d10c      	bne.n	8001e8e <HAL_RCC_OscConfig+0x312>
 8001e74:	4b77      	ldr	r3, [pc, #476]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e78:	4a76      	ldr	r2, [pc, #472]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001e7a:	f043 0304 	orr.w	r3, r3, #4
 8001e7e:	6713      	str	r3, [r2, #112]	; 0x70
 8001e80:	4b74      	ldr	r3, [pc, #464]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e84:	4a73      	ldr	r2, [pc, #460]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e8c:	e00b      	b.n	8001ea6 <HAL_RCC_OscConfig+0x32a>
 8001e8e:	4b71      	ldr	r3, [pc, #452]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e92:	4a70      	ldr	r2, [pc, #448]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001e94:	f023 0301 	bic.w	r3, r3, #1
 8001e98:	6713      	str	r3, [r2, #112]	; 0x70
 8001e9a:	4b6e      	ldr	r3, [pc, #440]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9e:	4a6d      	ldr	r2, [pc, #436]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001ea0:	f023 0304 	bic.w	r3, r3, #4
 8001ea4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d015      	beq.n	8001eda <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eae:	f7ff fbc1 	bl	8001634 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb4:	e00a      	b.n	8001ecc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001eb6:	f7ff fbbd 	bl	8001634 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e0bc      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ecc:	4b61      	ldr	r3, [pc, #388]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0ee      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x33a>
 8001ed8:	e014      	b.n	8001f04 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eda:	f7ff fbab 	bl	8001634 <HAL_GetTick>
 8001ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee0:	e00a      	b.n	8001ef8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ee2:	f7ff fba7 	bl	8001634 <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e0a6      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef8:	4b56      	ldr	r3, [pc, #344]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1ee      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f04:	7dfb      	ldrb	r3, [r7, #23]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d105      	bne.n	8001f16 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0a:	4b52      	ldr	r3, [pc, #328]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	4a51      	ldr	r2, [pc, #324]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001f10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	699b      	ldr	r3, [r3, #24]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 8092 	beq.w	8002044 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f20:	4b4c      	ldr	r3, [pc, #304]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f003 030c 	and.w	r3, r3, #12
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d05c      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d141      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f34:	4b48      	ldr	r3, [pc, #288]	; (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3a:	f7ff fb7b 	bl	8001634 <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f42:	f7ff fb77 	bl	8001634 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e078      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f54:	4b3f      	ldr	r3, [pc, #252]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f0      	bne.n	8001f42 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	69da      	ldr	r2, [r3, #28]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a1b      	ldr	r3, [r3, #32]
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6e:	019b      	lsls	r3, r3, #6
 8001f70:	431a      	orrs	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f76:	085b      	lsrs	r3, r3, #1
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	041b      	lsls	r3, r3, #16
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f82:	061b      	lsls	r3, r3, #24
 8001f84:	4933      	ldr	r1, [pc, #204]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f8a:	4b33      	ldr	r3, [pc, #204]	; (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7ff fb50 	bl	8001634 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f98:	f7ff fb4c 	bl	8001634 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e04d      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001faa:	4b2a      	ldr	r3, [pc, #168]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0f0      	beq.n	8001f98 <HAL_RCC_OscConfig+0x41c>
 8001fb6:	e045      	b.n	8002044 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb8:	4b27      	ldr	r3, [pc, #156]	; (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbe:	f7ff fb39 	bl	8001634 <HAL_GetTick>
 8001fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc4:	e008      	b.n	8001fd8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc6:	f7ff fb35 	bl	8001634 <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d901      	bls.n	8001fd8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e036      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd8:	4b1e      	ldr	r3, [pc, #120]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1f0      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x44a>
 8001fe4:	e02e      	b.n	8002044 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d101      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e029      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ff2:	4b18      	ldr	r3, [pc, #96]	; (8002054 <HAL_RCC_OscConfig+0x4d8>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	69db      	ldr	r3, [r3, #28]
 8002002:	429a      	cmp	r2, r3
 8002004:	d11c      	bne.n	8002040 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002010:	429a      	cmp	r2, r3
 8002012:	d115      	bne.n	8002040 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800201a:	4013      	ands	r3, r2
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002020:	4293      	cmp	r3, r2
 8002022:	d10d      	bne.n	8002040 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800202e:	429a      	cmp	r2, r3
 8002030:	d106      	bne.n	8002040 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800203c:	429a      	cmp	r2, r3
 800203e:	d001      	beq.n	8002044 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e000      	b.n	8002046 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3718      	adds	r7, #24
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40007000 	.word	0x40007000
 8002054:	40023800 	.word	0x40023800
 8002058:	42470060 	.word	0x42470060

0800205c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d101      	bne.n	8002070 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e0cc      	b.n	800220a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002070:	4b68      	ldr	r3, [pc, #416]	; (8002214 <HAL_RCC_ClockConfig+0x1b8>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 030f 	and.w	r3, r3, #15
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	d90c      	bls.n	8002098 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207e:	4b65      	ldr	r3, [pc, #404]	; (8002214 <HAL_RCC_ClockConfig+0x1b8>)
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	b2d2      	uxtb	r2, r2
 8002084:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002086:	4b63      	ldr	r3, [pc, #396]	; (8002214 <HAL_RCC_ClockConfig+0x1b8>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	429a      	cmp	r2, r3
 8002092:	d001      	beq.n	8002098 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e0b8      	b.n	800220a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d020      	beq.n	80020e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d005      	beq.n	80020bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020b0:	4b59      	ldr	r3, [pc, #356]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	4a58      	ldr	r2, [pc, #352]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80020b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0308 	and.w	r3, r3, #8
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d005      	beq.n	80020d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020c8:	4b53      	ldr	r3, [pc, #332]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	4a52      	ldr	r2, [pc, #328]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80020ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020d4:	4b50      	ldr	r3, [pc, #320]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	494d      	ldr	r1, [pc, #308]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80020e2:	4313      	orrs	r3, r2
 80020e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d044      	beq.n	800217c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d107      	bne.n	800210a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020fa:	4b47      	ldr	r3, [pc, #284]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d119      	bne.n	800213a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e07f      	b.n	800220a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b02      	cmp	r3, #2
 8002110:	d003      	beq.n	800211a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002116:	2b03      	cmp	r3, #3
 8002118:	d107      	bne.n	800212a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211a:	4b3f      	ldr	r3, [pc, #252]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d109      	bne.n	800213a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e06f      	b.n	800220a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212a:	4b3b      	ldr	r3, [pc, #236]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e067      	b.n	800220a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800213a:	4b37      	ldr	r3, [pc, #220]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f023 0203 	bic.w	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	4934      	ldr	r1, [pc, #208]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 8002148:	4313      	orrs	r3, r2
 800214a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800214c:	f7ff fa72 	bl	8001634 <HAL_GetTick>
 8002150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002152:	e00a      	b.n	800216a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002154:	f7ff fa6e 	bl	8001634 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002162:	4293      	cmp	r3, r2
 8002164:	d901      	bls.n	800216a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e04f      	b.n	800220a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216a:	4b2b      	ldr	r3, [pc, #172]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 020c 	and.w	r2, r3, #12
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	429a      	cmp	r2, r3
 800217a:	d1eb      	bne.n	8002154 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800217c:	4b25      	ldr	r3, [pc, #148]	; (8002214 <HAL_RCC_ClockConfig+0x1b8>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 030f 	and.w	r3, r3, #15
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d20c      	bcs.n	80021a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800218a:	4b22      	ldr	r3, [pc, #136]	; (8002214 <HAL_RCC_ClockConfig+0x1b8>)
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002192:	4b20      	ldr	r3, [pc, #128]	; (8002214 <HAL_RCC_ClockConfig+0x1b8>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 030f 	and.w	r3, r3, #15
 800219a:	683a      	ldr	r2, [r7, #0]
 800219c:	429a      	cmp	r2, r3
 800219e:	d001      	beq.n	80021a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e032      	b.n	800220a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d008      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021b0:	4b19      	ldr	r3, [pc, #100]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	4916      	ldr	r1, [pc, #88]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0308 	and.w	r3, r3, #8
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d009      	beq.n	80021e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021ce:	4b12      	ldr	r3, [pc, #72]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	490e      	ldr	r1, [pc, #56]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021e2:	f000 f821 	bl	8002228 <HAL_RCC_GetSysClockFreq>
 80021e6:	4601      	mov	r1, r0
 80021e8:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <HAL_RCC_ClockConfig+0x1bc>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	091b      	lsrs	r3, r3, #4
 80021ee:	f003 030f 	and.w	r3, r3, #15
 80021f2:	4a0a      	ldr	r2, [pc, #40]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 80021f4:	5cd3      	ldrb	r3, [r2, r3]
 80021f6:	fa21 f303 	lsr.w	r3, r1, r3
 80021fa:	4a09      	ldr	r2, [pc, #36]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80021fe:	4b09      	ldr	r3, [pc, #36]	; (8002224 <HAL_RCC_ClockConfig+0x1c8>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff f81e 	bl	8001244 <HAL_InitTick>

  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40023c00 	.word	0x40023c00
 8002218:	40023800 	.word	0x40023800
 800221c:	08009380 	.word	0x08009380
 8002220:	20000000 	.word	0x20000000
 8002224:	20000004 	.word	0x20000004

08002228 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800222e:	2300      	movs	r3, #0
 8002230:	607b      	str	r3, [r7, #4]
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	2300      	movs	r3, #0
 8002238:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800223a:	2300      	movs	r3, #0
 800223c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800223e:	4b63      	ldr	r3, [pc, #396]	; (80023cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f003 030c 	and.w	r3, r3, #12
 8002246:	2b04      	cmp	r3, #4
 8002248:	d007      	beq.n	800225a <HAL_RCC_GetSysClockFreq+0x32>
 800224a:	2b08      	cmp	r3, #8
 800224c:	d008      	beq.n	8002260 <HAL_RCC_GetSysClockFreq+0x38>
 800224e:	2b00      	cmp	r3, #0
 8002250:	f040 80b4 	bne.w	80023bc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002254:	4b5e      	ldr	r3, [pc, #376]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002256:	60bb      	str	r3, [r7, #8]
       break;
 8002258:	e0b3      	b.n	80023c2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800225a:	4b5e      	ldr	r3, [pc, #376]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800225c:	60bb      	str	r3, [r7, #8]
      break;
 800225e:	e0b0      	b.n	80023c2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002260:	4b5a      	ldr	r3, [pc, #360]	; (80023cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002268:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800226a:	4b58      	ldr	r3, [pc, #352]	; (80023cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d04a      	beq.n	800230c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002276:	4b55      	ldr	r3, [pc, #340]	; (80023cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	099b      	lsrs	r3, r3, #6
 800227c:	f04f 0400 	mov.w	r4, #0
 8002280:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002284:	f04f 0200 	mov.w	r2, #0
 8002288:	ea03 0501 	and.w	r5, r3, r1
 800228c:	ea04 0602 	and.w	r6, r4, r2
 8002290:	4629      	mov	r1, r5
 8002292:	4632      	mov	r2, r6
 8002294:	f04f 0300 	mov.w	r3, #0
 8002298:	f04f 0400 	mov.w	r4, #0
 800229c:	0154      	lsls	r4, r2, #5
 800229e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80022a2:	014b      	lsls	r3, r1, #5
 80022a4:	4619      	mov	r1, r3
 80022a6:	4622      	mov	r2, r4
 80022a8:	1b49      	subs	r1, r1, r5
 80022aa:	eb62 0206 	sbc.w	r2, r2, r6
 80022ae:	f04f 0300 	mov.w	r3, #0
 80022b2:	f04f 0400 	mov.w	r4, #0
 80022b6:	0194      	lsls	r4, r2, #6
 80022b8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80022bc:	018b      	lsls	r3, r1, #6
 80022be:	1a5b      	subs	r3, r3, r1
 80022c0:	eb64 0402 	sbc.w	r4, r4, r2
 80022c4:	f04f 0100 	mov.w	r1, #0
 80022c8:	f04f 0200 	mov.w	r2, #0
 80022cc:	00e2      	lsls	r2, r4, #3
 80022ce:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80022d2:	00d9      	lsls	r1, r3, #3
 80022d4:	460b      	mov	r3, r1
 80022d6:	4614      	mov	r4, r2
 80022d8:	195b      	adds	r3, r3, r5
 80022da:	eb44 0406 	adc.w	r4, r4, r6
 80022de:	f04f 0100 	mov.w	r1, #0
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	0262      	lsls	r2, r4, #9
 80022e8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80022ec:	0259      	lsls	r1, r3, #9
 80022ee:	460b      	mov	r3, r1
 80022f0:	4614      	mov	r4, r2
 80022f2:	4618      	mov	r0, r3
 80022f4:	4621      	mov	r1, r4
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f04f 0400 	mov.w	r4, #0
 80022fc:	461a      	mov	r2, r3
 80022fe:	4623      	mov	r3, r4
 8002300:	f7fe fcca 	bl	8000c98 <__aeabi_uldivmod>
 8002304:	4603      	mov	r3, r0
 8002306:	460c      	mov	r4, r1
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	e049      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800230c:	4b2f      	ldr	r3, [pc, #188]	; (80023cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	099b      	lsrs	r3, r3, #6
 8002312:	f04f 0400 	mov.w	r4, #0
 8002316:	f240 11ff 	movw	r1, #511	; 0x1ff
 800231a:	f04f 0200 	mov.w	r2, #0
 800231e:	ea03 0501 	and.w	r5, r3, r1
 8002322:	ea04 0602 	and.w	r6, r4, r2
 8002326:	4629      	mov	r1, r5
 8002328:	4632      	mov	r2, r6
 800232a:	f04f 0300 	mov.w	r3, #0
 800232e:	f04f 0400 	mov.w	r4, #0
 8002332:	0154      	lsls	r4, r2, #5
 8002334:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002338:	014b      	lsls	r3, r1, #5
 800233a:	4619      	mov	r1, r3
 800233c:	4622      	mov	r2, r4
 800233e:	1b49      	subs	r1, r1, r5
 8002340:	eb62 0206 	sbc.w	r2, r2, r6
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	f04f 0400 	mov.w	r4, #0
 800234c:	0194      	lsls	r4, r2, #6
 800234e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002352:	018b      	lsls	r3, r1, #6
 8002354:	1a5b      	subs	r3, r3, r1
 8002356:	eb64 0402 	sbc.w	r4, r4, r2
 800235a:	f04f 0100 	mov.w	r1, #0
 800235e:	f04f 0200 	mov.w	r2, #0
 8002362:	00e2      	lsls	r2, r4, #3
 8002364:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002368:	00d9      	lsls	r1, r3, #3
 800236a:	460b      	mov	r3, r1
 800236c:	4614      	mov	r4, r2
 800236e:	195b      	adds	r3, r3, r5
 8002370:	eb44 0406 	adc.w	r4, r4, r6
 8002374:	f04f 0100 	mov.w	r1, #0
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	02a2      	lsls	r2, r4, #10
 800237e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002382:	0299      	lsls	r1, r3, #10
 8002384:	460b      	mov	r3, r1
 8002386:	4614      	mov	r4, r2
 8002388:	4618      	mov	r0, r3
 800238a:	4621      	mov	r1, r4
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f04f 0400 	mov.w	r4, #0
 8002392:	461a      	mov	r2, r3
 8002394:	4623      	mov	r3, r4
 8002396:	f7fe fc7f 	bl	8000c98 <__aeabi_uldivmod>
 800239a:	4603      	mov	r3, r0
 800239c:	460c      	mov	r4, r1
 800239e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80023a0:	4b0a      	ldr	r3, [pc, #40]	; (80023cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	0c1b      	lsrs	r3, r3, #16
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	3301      	adds	r3, #1
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b8:	60bb      	str	r3, [r7, #8]
      break;
 80023ba:	e002      	b.n	80023c2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023bc:	4b04      	ldr	r3, [pc, #16]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80023be:	60bb      	str	r3, [r7, #8]
      break;
 80023c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023c2:	68bb      	ldr	r3, [r7, #8]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3714      	adds	r7, #20
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023cc:	40023800 	.word	0x40023800
 80023d0:	00f42400 	.word	0x00f42400
 80023d4:	007a1200 	.word	0x007a1200

080023d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023dc:	4b03      	ldr	r3, [pc, #12]	; (80023ec <HAL_RCC_GetHCLKFreq+0x14>)
 80023de:	681b      	ldr	r3, [r3, #0]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	20000000 	.word	0x20000000

080023f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023f4:	f7ff fff0 	bl	80023d8 <HAL_RCC_GetHCLKFreq>
 80023f8:	4601      	mov	r1, r0
 80023fa:	4b05      	ldr	r3, [pc, #20]	; (8002410 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	0a9b      	lsrs	r3, r3, #10
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	4a03      	ldr	r2, [pc, #12]	; (8002414 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002406:	5cd3      	ldrb	r3, [r2, r3]
 8002408:	fa21 f303 	lsr.w	r3, r1, r3
}
 800240c:	4618      	mov	r0, r3
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40023800 	.word	0x40023800
 8002414:	08009390 	.word	0x08009390

08002418 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800241c:	f7ff ffdc 	bl	80023d8 <HAL_RCC_GetHCLKFreq>
 8002420:	4601      	mov	r1, r0
 8002422:	4b05      	ldr	r3, [pc, #20]	; (8002438 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	0b5b      	lsrs	r3, r3, #13
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	4a03      	ldr	r2, [pc, #12]	; (800243c <HAL_RCC_GetPCLK2Freq+0x24>)
 800242e:	5cd3      	ldrb	r3, [r2, r3]
 8002430:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002434:	4618      	mov	r0, r3
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40023800 	.word	0x40023800
 800243c:	08009390 	.word	0x08009390

08002440 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	220f      	movs	r2, #15
 800244e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002450:	4b12      	ldr	r3, [pc, #72]	; (800249c <HAL_RCC_GetClockConfig+0x5c>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f003 0203 	and.w	r2, r3, #3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800245c:	4b0f      	ldr	r3, [pc, #60]	; (800249c <HAL_RCC_GetClockConfig+0x5c>)
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002468:	4b0c      	ldr	r3, [pc, #48]	; (800249c <HAL_RCC_GetClockConfig+0x5c>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002474:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_RCC_GetClockConfig+0x5c>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	08db      	lsrs	r3, r3, #3
 800247a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002482:	4b07      	ldr	r3, [pc, #28]	; (80024a0 <HAL_RCC_GetClockConfig+0x60>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 020f 	and.w	r2, r3, #15
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	601a      	str	r2, [r3, #0]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40023800 	.word	0x40023800
 80024a0:	40023c00 	.word	0x40023c00

080024a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e01d      	b.n	80024f2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d106      	bne.n	80024d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f815 	bl	80024fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3304      	adds	r3, #4
 80024e0:	4619      	mov	r1, r3
 80024e2:	4610      	mov	r0, r2
 80024e4:	f000 f968 	bl	80027b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800250e:	b480      	push	{r7}
 8002510:	b085      	sub	sp, #20
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f042 0201 	orr.w	r2, r2, #1
 8002524:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 0307 	and.w	r3, r3, #7
 8002530:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2b06      	cmp	r3, #6
 8002536:	d007      	beq.n	8002548 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f042 0201 	orr.w	r2, r2, #1
 8002546:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3714      	adds	r7, #20
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002556:	b580      	push	{r7, lr}
 8002558:	b082      	sub	sp, #8
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	f003 0302 	and.w	r3, r3, #2
 8002568:	2b02      	cmp	r3, #2
 800256a:	d122      	bne.n	80025b2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b02      	cmp	r3, #2
 8002578:	d11b      	bne.n	80025b2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f06f 0202 	mvn.w	r2, #2
 8002582:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	f003 0303 	and.w	r3, r3, #3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d003      	beq.n	80025a0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 f8ee 	bl	800277a <HAL_TIM_IC_CaptureCallback>
 800259e:	e005      	b.n	80025ac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f000 f8e0 	bl	8002766 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f000 f8f1 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	f003 0304 	and.w	r3, r3, #4
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d122      	bne.n	8002606 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	2b04      	cmp	r3, #4
 80025cc:	d11b      	bne.n	8002606 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f06f 0204 	mvn.w	r2, #4
 80025d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2202      	movs	r2, #2
 80025dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f000 f8c4 	bl	800277a <HAL_TIM_IC_CaptureCallback>
 80025f2:	e005      	b.n	8002600 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f000 f8b6 	bl	8002766 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 f8c7 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	f003 0308 	and.w	r3, r3, #8
 8002610:	2b08      	cmp	r3, #8
 8002612:	d122      	bne.n	800265a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	2b08      	cmp	r3, #8
 8002620:	d11b      	bne.n	800265a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f06f 0208 	mvn.w	r2, #8
 800262a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2204      	movs	r2, #4
 8002630:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	69db      	ldr	r3, [r3, #28]
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	2b00      	cmp	r3, #0
 800263e:	d003      	beq.n	8002648 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 f89a 	bl	800277a <HAL_TIM_IC_CaptureCallback>
 8002646:	e005      	b.n	8002654 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 f88c 	bl	8002766 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 f89d 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	f003 0310 	and.w	r3, r3, #16
 8002664:	2b10      	cmp	r3, #16
 8002666:	d122      	bne.n	80026ae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	f003 0310 	and.w	r3, r3, #16
 8002672:	2b10      	cmp	r3, #16
 8002674:	d11b      	bne.n	80026ae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f06f 0210 	mvn.w	r2, #16
 800267e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2208      	movs	r2, #8
 8002684:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	69db      	ldr	r3, [r3, #28]
 800268c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002690:	2b00      	cmp	r3, #0
 8002692:	d003      	beq.n	800269c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 f870 	bl	800277a <HAL_TIM_IC_CaptureCallback>
 800269a:	e005      	b.n	80026a8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f000 f862 	bl	8002766 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f000 f873 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d10e      	bne.n	80026da <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d107      	bne.n	80026da <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f06f 0201 	mvn.w	r2, #1
 80026d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7fe fd73 	bl	80011c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026e4:	2b80      	cmp	r3, #128	; 0x80
 80026e6:	d10e      	bne.n	8002706 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026f2:	2b80      	cmp	r3, #128	; 0x80
 80026f4:	d107      	bne.n	8002706 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80026fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 f8e3 	bl	80028cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002710:	2b40      	cmp	r3, #64	; 0x40
 8002712:	d10e      	bne.n	8002732 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800271e:	2b40      	cmp	r3, #64	; 0x40
 8002720:	d107      	bne.n	8002732 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800272a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f000 f838 	bl	80027a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	2b20      	cmp	r3, #32
 800273e:	d10e      	bne.n	800275e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	f003 0320 	and.w	r3, r3, #32
 800274a:	2b20      	cmp	r3, #32
 800274c:	d107      	bne.n	800275e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f06f 0220 	mvn.w	r2, #32
 8002756:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 f8ad 	bl	80028b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800275e:	bf00      	nop
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002766:	b480      	push	{r7}
 8002768:	b083      	sub	sp, #12
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr

080027a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
	...

080027b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a34      	ldr	r2, [pc, #208]	; (800289c <TIM_Base_SetConfig+0xe4>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d00f      	beq.n	80027f0 <TIM_Base_SetConfig+0x38>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d6:	d00b      	beq.n	80027f0 <TIM_Base_SetConfig+0x38>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a31      	ldr	r2, [pc, #196]	; (80028a0 <TIM_Base_SetConfig+0xe8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d007      	beq.n	80027f0 <TIM_Base_SetConfig+0x38>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a30      	ldr	r2, [pc, #192]	; (80028a4 <TIM_Base_SetConfig+0xec>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d003      	beq.n	80027f0 <TIM_Base_SetConfig+0x38>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a2f      	ldr	r2, [pc, #188]	; (80028a8 <TIM_Base_SetConfig+0xf0>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d108      	bne.n	8002802 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a25      	ldr	r2, [pc, #148]	; (800289c <TIM_Base_SetConfig+0xe4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d01b      	beq.n	8002842 <TIM_Base_SetConfig+0x8a>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002810:	d017      	beq.n	8002842 <TIM_Base_SetConfig+0x8a>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a22      	ldr	r2, [pc, #136]	; (80028a0 <TIM_Base_SetConfig+0xe8>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d013      	beq.n	8002842 <TIM_Base_SetConfig+0x8a>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a21      	ldr	r2, [pc, #132]	; (80028a4 <TIM_Base_SetConfig+0xec>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d00f      	beq.n	8002842 <TIM_Base_SetConfig+0x8a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a20      	ldr	r2, [pc, #128]	; (80028a8 <TIM_Base_SetConfig+0xf0>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d00b      	beq.n	8002842 <TIM_Base_SetConfig+0x8a>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a1f      	ldr	r2, [pc, #124]	; (80028ac <TIM_Base_SetConfig+0xf4>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d007      	beq.n	8002842 <TIM_Base_SetConfig+0x8a>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a1e      	ldr	r2, [pc, #120]	; (80028b0 <TIM_Base_SetConfig+0xf8>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d003      	beq.n	8002842 <TIM_Base_SetConfig+0x8a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a1d      	ldr	r2, [pc, #116]	; (80028b4 <TIM_Base_SetConfig+0xfc>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d108      	bne.n	8002854 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	4313      	orrs	r3, r2
 8002852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	4313      	orrs	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	689a      	ldr	r2, [r3, #8]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a08      	ldr	r2, [pc, #32]	; (800289c <TIM_Base_SetConfig+0xe4>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d103      	bne.n	8002888 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	691a      	ldr	r2, [r3, #16]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	615a      	str	r2, [r3, #20]
}
 800288e:	bf00      	nop
 8002890:	3714      	adds	r7, #20
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	40010000 	.word	0x40010000
 80028a0:	40000400 	.word	0x40000400
 80028a4:	40000800 	.word	0x40000800
 80028a8:	40000c00 	.word	0x40000c00
 80028ac:	40014000 	.word	0x40014000
 80028b0:	40014400 	.word	0x40014400
 80028b4:	40014800 	.word	0x40014800

080028b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028c0:	bf00      	nop
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028d4:	bf00      	nop
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e03f      	b.n	8002972 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d106      	bne.n	800290c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7fe fdb8 	bl	800147c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2224      	movs	r2, #36	; 0x24
 8002910:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68da      	ldr	r2, [r3, #12]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002922:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f829 	bl	800297c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	691a      	ldr	r2, [r3, #16]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002938:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	695a      	ldr	r2, [r3, #20]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002948:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68da      	ldr	r2, [r3, #12]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002958:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2220      	movs	r2, #32
 8002964:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2220      	movs	r2, #32
 800296c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800297c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002980:	b085      	sub	sp, #20
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	68da      	ldr	r2, [r3, #12]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	691b      	ldr	r3, [r3, #16]
 80029a4:	431a      	orrs	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80029be:	f023 030c 	bic.w	r3, r3, #12
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6812      	ldr	r2, [r2, #0]
 80029c6:	68f9      	ldr	r1, [r7, #12]
 80029c8:	430b      	orrs	r3, r1
 80029ca:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	699a      	ldr	r2, [r3, #24]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029ea:	f040 818b 	bne.w	8002d04 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4ac1      	ldr	r2, [pc, #772]	; (8002cf8 <UART_SetConfig+0x37c>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d005      	beq.n	8002a04 <UART_SetConfig+0x88>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4abf      	ldr	r2, [pc, #764]	; (8002cfc <UART_SetConfig+0x380>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	f040 80bd 	bne.w	8002b7e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a04:	f7ff fd08 	bl	8002418 <HAL_RCC_GetPCLK2Freq>
 8002a08:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	461d      	mov	r5, r3
 8002a0e:	f04f 0600 	mov.w	r6, #0
 8002a12:	46a8      	mov	r8, r5
 8002a14:	46b1      	mov	r9, r6
 8002a16:	eb18 0308 	adds.w	r3, r8, r8
 8002a1a:	eb49 0409 	adc.w	r4, r9, r9
 8002a1e:	4698      	mov	r8, r3
 8002a20:	46a1      	mov	r9, r4
 8002a22:	eb18 0805 	adds.w	r8, r8, r5
 8002a26:	eb49 0906 	adc.w	r9, r9, r6
 8002a2a:	f04f 0100 	mov.w	r1, #0
 8002a2e:	f04f 0200 	mov.w	r2, #0
 8002a32:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002a36:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002a3a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002a3e:	4688      	mov	r8, r1
 8002a40:	4691      	mov	r9, r2
 8002a42:	eb18 0005 	adds.w	r0, r8, r5
 8002a46:	eb49 0106 	adc.w	r1, r9, r6
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	461d      	mov	r5, r3
 8002a50:	f04f 0600 	mov.w	r6, #0
 8002a54:	196b      	adds	r3, r5, r5
 8002a56:	eb46 0406 	adc.w	r4, r6, r6
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	4623      	mov	r3, r4
 8002a5e:	f7fe f91b 	bl	8000c98 <__aeabi_uldivmod>
 8002a62:	4603      	mov	r3, r0
 8002a64:	460c      	mov	r4, r1
 8002a66:	461a      	mov	r2, r3
 8002a68:	4ba5      	ldr	r3, [pc, #660]	; (8002d00 <UART_SetConfig+0x384>)
 8002a6a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a6e:	095b      	lsrs	r3, r3, #5
 8002a70:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	461d      	mov	r5, r3
 8002a78:	f04f 0600 	mov.w	r6, #0
 8002a7c:	46a9      	mov	r9, r5
 8002a7e:	46b2      	mov	sl, r6
 8002a80:	eb19 0309 	adds.w	r3, r9, r9
 8002a84:	eb4a 040a 	adc.w	r4, sl, sl
 8002a88:	4699      	mov	r9, r3
 8002a8a:	46a2      	mov	sl, r4
 8002a8c:	eb19 0905 	adds.w	r9, r9, r5
 8002a90:	eb4a 0a06 	adc.w	sl, sl, r6
 8002a94:	f04f 0100 	mov.w	r1, #0
 8002a98:	f04f 0200 	mov.w	r2, #0
 8002a9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002aa0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002aa4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002aa8:	4689      	mov	r9, r1
 8002aaa:	4692      	mov	sl, r2
 8002aac:	eb19 0005 	adds.w	r0, r9, r5
 8002ab0:	eb4a 0106 	adc.w	r1, sl, r6
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	461d      	mov	r5, r3
 8002aba:	f04f 0600 	mov.w	r6, #0
 8002abe:	196b      	adds	r3, r5, r5
 8002ac0:	eb46 0406 	adc.w	r4, r6, r6
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	4623      	mov	r3, r4
 8002ac8:	f7fe f8e6 	bl	8000c98 <__aeabi_uldivmod>
 8002acc:	4603      	mov	r3, r0
 8002ace:	460c      	mov	r4, r1
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	4b8b      	ldr	r3, [pc, #556]	; (8002d00 <UART_SetConfig+0x384>)
 8002ad4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ad8:	095b      	lsrs	r3, r3, #5
 8002ada:	2164      	movs	r1, #100	; 0x64
 8002adc:	fb01 f303 	mul.w	r3, r1, r3
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	3332      	adds	r3, #50	; 0x32
 8002ae6:	4a86      	ldr	r2, [pc, #536]	; (8002d00 <UART_SetConfig+0x384>)
 8002ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aec:	095b      	lsrs	r3, r3, #5
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002af4:	4498      	add	r8, r3
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	461d      	mov	r5, r3
 8002afa:	f04f 0600 	mov.w	r6, #0
 8002afe:	46a9      	mov	r9, r5
 8002b00:	46b2      	mov	sl, r6
 8002b02:	eb19 0309 	adds.w	r3, r9, r9
 8002b06:	eb4a 040a 	adc.w	r4, sl, sl
 8002b0a:	4699      	mov	r9, r3
 8002b0c:	46a2      	mov	sl, r4
 8002b0e:	eb19 0905 	adds.w	r9, r9, r5
 8002b12:	eb4a 0a06 	adc.w	sl, sl, r6
 8002b16:	f04f 0100 	mov.w	r1, #0
 8002b1a:	f04f 0200 	mov.w	r2, #0
 8002b1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b22:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002b26:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002b2a:	4689      	mov	r9, r1
 8002b2c:	4692      	mov	sl, r2
 8002b2e:	eb19 0005 	adds.w	r0, r9, r5
 8002b32:	eb4a 0106 	adc.w	r1, sl, r6
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	461d      	mov	r5, r3
 8002b3c:	f04f 0600 	mov.w	r6, #0
 8002b40:	196b      	adds	r3, r5, r5
 8002b42:	eb46 0406 	adc.w	r4, r6, r6
 8002b46:	461a      	mov	r2, r3
 8002b48:	4623      	mov	r3, r4
 8002b4a:	f7fe f8a5 	bl	8000c98 <__aeabi_uldivmod>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	460c      	mov	r4, r1
 8002b52:	461a      	mov	r2, r3
 8002b54:	4b6a      	ldr	r3, [pc, #424]	; (8002d00 <UART_SetConfig+0x384>)
 8002b56:	fba3 1302 	umull	r1, r3, r3, r2
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	2164      	movs	r1, #100	; 0x64
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	00db      	lsls	r3, r3, #3
 8002b66:	3332      	adds	r3, #50	; 0x32
 8002b68:	4a65      	ldr	r2, [pc, #404]	; (8002d00 <UART_SetConfig+0x384>)
 8002b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6e:	095b      	lsrs	r3, r3, #5
 8002b70:	f003 0207 	and.w	r2, r3, #7
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4442      	add	r2, r8
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	e26f      	b.n	800305e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b7e:	f7ff fc37 	bl	80023f0 <HAL_RCC_GetPCLK1Freq>
 8002b82:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	461d      	mov	r5, r3
 8002b88:	f04f 0600 	mov.w	r6, #0
 8002b8c:	46a8      	mov	r8, r5
 8002b8e:	46b1      	mov	r9, r6
 8002b90:	eb18 0308 	adds.w	r3, r8, r8
 8002b94:	eb49 0409 	adc.w	r4, r9, r9
 8002b98:	4698      	mov	r8, r3
 8002b9a:	46a1      	mov	r9, r4
 8002b9c:	eb18 0805 	adds.w	r8, r8, r5
 8002ba0:	eb49 0906 	adc.w	r9, r9, r6
 8002ba4:	f04f 0100 	mov.w	r1, #0
 8002ba8:	f04f 0200 	mov.w	r2, #0
 8002bac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002bb0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002bb4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002bb8:	4688      	mov	r8, r1
 8002bba:	4691      	mov	r9, r2
 8002bbc:	eb18 0005 	adds.w	r0, r8, r5
 8002bc0:	eb49 0106 	adc.w	r1, r9, r6
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	461d      	mov	r5, r3
 8002bca:	f04f 0600 	mov.w	r6, #0
 8002bce:	196b      	adds	r3, r5, r5
 8002bd0:	eb46 0406 	adc.w	r4, r6, r6
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	4623      	mov	r3, r4
 8002bd8:	f7fe f85e 	bl	8000c98 <__aeabi_uldivmod>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	460c      	mov	r4, r1
 8002be0:	461a      	mov	r2, r3
 8002be2:	4b47      	ldr	r3, [pc, #284]	; (8002d00 <UART_SetConfig+0x384>)
 8002be4:	fba3 2302 	umull	r2, r3, r3, r2
 8002be8:	095b      	lsrs	r3, r3, #5
 8002bea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	461d      	mov	r5, r3
 8002bf2:	f04f 0600 	mov.w	r6, #0
 8002bf6:	46a9      	mov	r9, r5
 8002bf8:	46b2      	mov	sl, r6
 8002bfa:	eb19 0309 	adds.w	r3, r9, r9
 8002bfe:	eb4a 040a 	adc.w	r4, sl, sl
 8002c02:	4699      	mov	r9, r3
 8002c04:	46a2      	mov	sl, r4
 8002c06:	eb19 0905 	adds.w	r9, r9, r5
 8002c0a:	eb4a 0a06 	adc.w	sl, sl, r6
 8002c0e:	f04f 0100 	mov.w	r1, #0
 8002c12:	f04f 0200 	mov.w	r2, #0
 8002c16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c22:	4689      	mov	r9, r1
 8002c24:	4692      	mov	sl, r2
 8002c26:	eb19 0005 	adds.w	r0, r9, r5
 8002c2a:	eb4a 0106 	adc.w	r1, sl, r6
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	461d      	mov	r5, r3
 8002c34:	f04f 0600 	mov.w	r6, #0
 8002c38:	196b      	adds	r3, r5, r5
 8002c3a:	eb46 0406 	adc.w	r4, r6, r6
 8002c3e:	461a      	mov	r2, r3
 8002c40:	4623      	mov	r3, r4
 8002c42:	f7fe f829 	bl	8000c98 <__aeabi_uldivmod>
 8002c46:	4603      	mov	r3, r0
 8002c48:	460c      	mov	r4, r1
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	4b2c      	ldr	r3, [pc, #176]	; (8002d00 <UART_SetConfig+0x384>)
 8002c4e:	fba3 1302 	umull	r1, r3, r3, r2
 8002c52:	095b      	lsrs	r3, r3, #5
 8002c54:	2164      	movs	r1, #100	; 0x64
 8002c56:	fb01 f303 	mul.w	r3, r1, r3
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	00db      	lsls	r3, r3, #3
 8002c5e:	3332      	adds	r3, #50	; 0x32
 8002c60:	4a27      	ldr	r2, [pc, #156]	; (8002d00 <UART_SetConfig+0x384>)
 8002c62:	fba2 2303 	umull	r2, r3, r2, r3
 8002c66:	095b      	lsrs	r3, r3, #5
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002c6e:	4498      	add	r8, r3
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	461d      	mov	r5, r3
 8002c74:	f04f 0600 	mov.w	r6, #0
 8002c78:	46a9      	mov	r9, r5
 8002c7a:	46b2      	mov	sl, r6
 8002c7c:	eb19 0309 	adds.w	r3, r9, r9
 8002c80:	eb4a 040a 	adc.w	r4, sl, sl
 8002c84:	4699      	mov	r9, r3
 8002c86:	46a2      	mov	sl, r4
 8002c88:	eb19 0905 	adds.w	r9, r9, r5
 8002c8c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002c90:	f04f 0100 	mov.w	r1, #0
 8002c94:	f04f 0200 	mov.w	r2, #0
 8002c98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c9c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ca0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002ca4:	4689      	mov	r9, r1
 8002ca6:	4692      	mov	sl, r2
 8002ca8:	eb19 0005 	adds.w	r0, r9, r5
 8002cac:	eb4a 0106 	adc.w	r1, sl, r6
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	461d      	mov	r5, r3
 8002cb6:	f04f 0600 	mov.w	r6, #0
 8002cba:	196b      	adds	r3, r5, r5
 8002cbc:	eb46 0406 	adc.w	r4, r6, r6
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4623      	mov	r3, r4
 8002cc4:	f7fd ffe8 	bl	8000c98 <__aeabi_uldivmod>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	460c      	mov	r4, r1
 8002ccc:	461a      	mov	r2, r3
 8002cce:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <UART_SetConfig+0x384>)
 8002cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8002cd4:	095b      	lsrs	r3, r3, #5
 8002cd6:	2164      	movs	r1, #100	; 0x64
 8002cd8:	fb01 f303 	mul.w	r3, r1, r3
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	00db      	lsls	r3, r3, #3
 8002ce0:	3332      	adds	r3, #50	; 0x32
 8002ce2:	4a07      	ldr	r2, [pc, #28]	; (8002d00 <UART_SetConfig+0x384>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	095b      	lsrs	r3, r3, #5
 8002cea:	f003 0207 	and.w	r2, r3, #7
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4442      	add	r2, r8
 8002cf4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002cf6:	e1b2      	b.n	800305e <UART_SetConfig+0x6e2>
 8002cf8:	40011000 	.word	0x40011000
 8002cfc:	40011400 	.word	0x40011400
 8002d00:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4ad7      	ldr	r2, [pc, #860]	; (8003068 <UART_SetConfig+0x6ec>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d005      	beq.n	8002d1a <UART_SetConfig+0x39e>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4ad6      	ldr	r2, [pc, #856]	; (800306c <UART_SetConfig+0x6f0>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	f040 80d1 	bne.w	8002ebc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d1a:	f7ff fb7d 	bl	8002418 <HAL_RCC_GetPCLK2Freq>
 8002d1e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	469a      	mov	sl, r3
 8002d24:	f04f 0b00 	mov.w	fp, #0
 8002d28:	46d0      	mov	r8, sl
 8002d2a:	46d9      	mov	r9, fp
 8002d2c:	eb18 0308 	adds.w	r3, r8, r8
 8002d30:	eb49 0409 	adc.w	r4, r9, r9
 8002d34:	4698      	mov	r8, r3
 8002d36:	46a1      	mov	r9, r4
 8002d38:	eb18 080a 	adds.w	r8, r8, sl
 8002d3c:	eb49 090b 	adc.w	r9, r9, fp
 8002d40:	f04f 0100 	mov.w	r1, #0
 8002d44:	f04f 0200 	mov.w	r2, #0
 8002d48:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d4c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d50:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d54:	4688      	mov	r8, r1
 8002d56:	4691      	mov	r9, r2
 8002d58:	eb1a 0508 	adds.w	r5, sl, r8
 8002d5c:	eb4b 0609 	adc.w	r6, fp, r9
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	4619      	mov	r1, r3
 8002d66:	f04f 0200 	mov.w	r2, #0
 8002d6a:	f04f 0300 	mov.w	r3, #0
 8002d6e:	f04f 0400 	mov.w	r4, #0
 8002d72:	0094      	lsls	r4, r2, #2
 8002d74:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002d78:	008b      	lsls	r3, r1, #2
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	4623      	mov	r3, r4
 8002d7e:	4628      	mov	r0, r5
 8002d80:	4631      	mov	r1, r6
 8002d82:	f7fd ff89 	bl	8000c98 <__aeabi_uldivmod>
 8002d86:	4603      	mov	r3, r0
 8002d88:	460c      	mov	r4, r1
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	4bb8      	ldr	r3, [pc, #736]	; (8003070 <UART_SetConfig+0x6f4>)
 8002d8e:	fba3 2302 	umull	r2, r3, r3, r2
 8002d92:	095b      	lsrs	r3, r3, #5
 8002d94:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	469b      	mov	fp, r3
 8002d9c:	f04f 0c00 	mov.w	ip, #0
 8002da0:	46d9      	mov	r9, fp
 8002da2:	46e2      	mov	sl, ip
 8002da4:	eb19 0309 	adds.w	r3, r9, r9
 8002da8:	eb4a 040a 	adc.w	r4, sl, sl
 8002dac:	4699      	mov	r9, r3
 8002dae:	46a2      	mov	sl, r4
 8002db0:	eb19 090b 	adds.w	r9, r9, fp
 8002db4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002db8:	f04f 0100 	mov.w	r1, #0
 8002dbc:	f04f 0200 	mov.w	r2, #0
 8002dc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002dc4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002dc8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002dcc:	4689      	mov	r9, r1
 8002dce:	4692      	mov	sl, r2
 8002dd0:	eb1b 0509 	adds.w	r5, fp, r9
 8002dd4:	eb4c 060a 	adc.w	r6, ip, sl
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	4619      	mov	r1, r3
 8002dde:	f04f 0200 	mov.w	r2, #0
 8002de2:	f04f 0300 	mov.w	r3, #0
 8002de6:	f04f 0400 	mov.w	r4, #0
 8002dea:	0094      	lsls	r4, r2, #2
 8002dec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002df0:	008b      	lsls	r3, r1, #2
 8002df2:	461a      	mov	r2, r3
 8002df4:	4623      	mov	r3, r4
 8002df6:	4628      	mov	r0, r5
 8002df8:	4631      	mov	r1, r6
 8002dfa:	f7fd ff4d 	bl	8000c98 <__aeabi_uldivmod>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	460c      	mov	r4, r1
 8002e02:	461a      	mov	r2, r3
 8002e04:	4b9a      	ldr	r3, [pc, #616]	; (8003070 <UART_SetConfig+0x6f4>)
 8002e06:	fba3 1302 	umull	r1, r3, r3, r2
 8002e0a:	095b      	lsrs	r3, r3, #5
 8002e0c:	2164      	movs	r1, #100	; 0x64
 8002e0e:	fb01 f303 	mul.w	r3, r1, r3
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	3332      	adds	r3, #50	; 0x32
 8002e18:	4a95      	ldr	r2, [pc, #596]	; (8003070 <UART_SetConfig+0x6f4>)
 8002e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1e:	095b      	lsrs	r3, r3, #5
 8002e20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e24:	4498      	add	r8, r3
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	469b      	mov	fp, r3
 8002e2a:	f04f 0c00 	mov.w	ip, #0
 8002e2e:	46d9      	mov	r9, fp
 8002e30:	46e2      	mov	sl, ip
 8002e32:	eb19 0309 	adds.w	r3, r9, r9
 8002e36:	eb4a 040a 	adc.w	r4, sl, sl
 8002e3a:	4699      	mov	r9, r3
 8002e3c:	46a2      	mov	sl, r4
 8002e3e:	eb19 090b 	adds.w	r9, r9, fp
 8002e42:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002e46:	f04f 0100 	mov.w	r1, #0
 8002e4a:	f04f 0200 	mov.w	r2, #0
 8002e4e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e52:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e56:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e5a:	4689      	mov	r9, r1
 8002e5c:	4692      	mov	sl, r2
 8002e5e:	eb1b 0509 	adds.w	r5, fp, r9
 8002e62:	eb4c 060a 	adc.w	r6, ip, sl
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	f04f 0200 	mov.w	r2, #0
 8002e70:	f04f 0300 	mov.w	r3, #0
 8002e74:	f04f 0400 	mov.w	r4, #0
 8002e78:	0094      	lsls	r4, r2, #2
 8002e7a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002e7e:	008b      	lsls	r3, r1, #2
 8002e80:	461a      	mov	r2, r3
 8002e82:	4623      	mov	r3, r4
 8002e84:	4628      	mov	r0, r5
 8002e86:	4631      	mov	r1, r6
 8002e88:	f7fd ff06 	bl	8000c98 <__aeabi_uldivmod>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	460c      	mov	r4, r1
 8002e90:	461a      	mov	r2, r3
 8002e92:	4b77      	ldr	r3, [pc, #476]	; (8003070 <UART_SetConfig+0x6f4>)
 8002e94:	fba3 1302 	umull	r1, r3, r3, r2
 8002e98:	095b      	lsrs	r3, r3, #5
 8002e9a:	2164      	movs	r1, #100	; 0x64
 8002e9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	011b      	lsls	r3, r3, #4
 8002ea4:	3332      	adds	r3, #50	; 0x32
 8002ea6:	4a72      	ldr	r2, [pc, #456]	; (8003070 <UART_SetConfig+0x6f4>)
 8002ea8:	fba2 2303 	umull	r2, r3, r2, r3
 8002eac:	095b      	lsrs	r3, r3, #5
 8002eae:	f003 020f 	and.w	r2, r3, #15
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4442      	add	r2, r8
 8002eb8:	609a      	str	r2, [r3, #8]
 8002eba:	e0d0      	b.n	800305e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ebc:	f7ff fa98 	bl	80023f0 <HAL_RCC_GetPCLK1Freq>
 8002ec0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	469a      	mov	sl, r3
 8002ec6:	f04f 0b00 	mov.w	fp, #0
 8002eca:	46d0      	mov	r8, sl
 8002ecc:	46d9      	mov	r9, fp
 8002ece:	eb18 0308 	adds.w	r3, r8, r8
 8002ed2:	eb49 0409 	adc.w	r4, r9, r9
 8002ed6:	4698      	mov	r8, r3
 8002ed8:	46a1      	mov	r9, r4
 8002eda:	eb18 080a 	adds.w	r8, r8, sl
 8002ede:	eb49 090b 	adc.w	r9, r9, fp
 8002ee2:	f04f 0100 	mov.w	r1, #0
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002eee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002ef2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002ef6:	4688      	mov	r8, r1
 8002ef8:	4691      	mov	r9, r2
 8002efa:	eb1a 0508 	adds.w	r5, sl, r8
 8002efe:	eb4b 0609 	adc.w	r6, fp, r9
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	4619      	mov	r1, r3
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	f04f 0300 	mov.w	r3, #0
 8002f10:	f04f 0400 	mov.w	r4, #0
 8002f14:	0094      	lsls	r4, r2, #2
 8002f16:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002f1a:	008b      	lsls	r3, r1, #2
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	4623      	mov	r3, r4
 8002f20:	4628      	mov	r0, r5
 8002f22:	4631      	mov	r1, r6
 8002f24:	f7fd feb8 	bl	8000c98 <__aeabi_uldivmod>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	460c      	mov	r4, r1
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	4b50      	ldr	r3, [pc, #320]	; (8003070 <UART_SetConfig+0x6f4>)
 8002f30:	fba3 2302 	umull	r2, r3, r3, r2
 8002f34:	095b      	lsrs	r3, r3, #5
 8002f36:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	469b      	mov	fp, r3
 8002f3e:	f04f 0c00 	mov.w	ip, #0
 8002f42:	46d9      	mov	r9, fp
 8002f44:	46e2      	mov	sl, ip
 8002f46:	eb19 0309 	adds.w	r3, r9, r9
 8002f4a:	eb4a 040a 	adc.w	r4, sl, sl
 8002f4e:	4699      	mov	r9, r3
 8002f50:	46a2      	mov	sl, r4
 8002f52:	eb19 090b 	adds.w	r9, r9, fp
 8002f56:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002f5a:	f04f 0100 	mov.w	r1, #0
 8002f5e:	f04f 0200 	mov.w	r2, #0
 8002f62:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f66:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f6a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f6e:	4689      	mov	r9, r1
 8002f70:	4692      	mov	sl, r2
 8002f72:	eb1b 0509 	adds.w	r5, fp, r9
 8002f76:	eb4c 060a 	adc.w	r6, ip, sl
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	4619      	mov	r1, r3
 8002f80:	f04f 0200 	mov.w	r2, #0
 8002f84:	f04f 0300 	mov.w	r3, #0
 8002f88:	f04f 0400 	mov.w	r4, #0
 8002f8c:	0094      	lsls	r4, r2, #2
 8002f8e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002f92:	008b      	lsls	r3, r1, #2
 8002f94:	461a      	mov	r2, r3
 8002f96:	4623      	mov	r3, r4
 8002f98:	4628      	mov	r0, r5
 8002f9a:	4631      	mov	r1, r6
 8002f9c:	f7fd fe7c 	bl	8000c98 <__aeabi_uldivmod>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	460c      	mov	r4, r1
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4b32      	ldr	r3, [pc, #200]	; (8003070 <UART_SetConfig+0x6f4>)
 8002fa8:	fba3 1302 	umull	r1, r3, r3, r2
 8002fac:	095b      	lsrs	r3, r3, #5
 8002fae:	2164      	movs	r1, #100	; 0x64
 8002fb0:	fb01 f303 	mul.w	r3, r1, r3
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	011b      	lsls	r3, r3, #4
 8002fb8:	3332      	adds	r3, #50	; 0x32
 8002fba:	4a2d      	ldr	r2, [pc, #180]	; (8003070 <UART_SetConfig+0x6f4>)
 8002fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc0:	095b      	lsrs	r3, r3, #5
 8002fc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fc6:	4498      	add	r8, r3
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	469b      	mov	fp, r3
 8002fcc:	f04f 0c00 	mov.w	ip, #0
 8002fd0:	46d9      	mov	r9, fp
 8002fd2:	46e2      	mov	sl, ip
 8002fd4:	eb19 0309 	adds.w	r3, r9, r9
 8002fd8:	eb4a 040a 	adc.w	r4, sl, sl
 8002fdc:	4699      	mov	r9, r3
 8002fde:	46a2      	mov	sl, r4
 8002fe0:	eb19 090b 	adds.w	r9, r9, fp
 8002fe4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002fe8:	f04f 0100 	mov.w	r1, #0
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ff4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ff8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002ffc:	4689      	mov	r9, r1
 8002ffe:	4692      	mov	sl, r2
 8003000:	eb1b 0509 	adds.w	r5, fp, r9
 8003004:	eb4c 060a 	adc.w	r6, ip, sl
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	4619      	mov	r1, r3
 800300e:	f04f 0200 	mov.w	r2, #0
 8003012:	f04f 0300 	mov.w	r3, #0
 8003016:	f04f 0400 	mov.w	r4, #0
 800301a:	0094      	lsls	r4, r2, #2
 800301c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003020:	008b      	lsls	r3, r1, #2
 8003022:	461a      	mov	r2, r3
 8003024:	4623      	mov	r3, r4
 8003026:	4628      	mov	r0, r5
 8003028:	4631      	mov	r1, r6
 800302a:	f7fd fe35 	bl	8000c98 <__aeabi_uldivmod>
 800302e:	4603      	mov	r3, r0
 8003030:	460c      	mov	r4, r1
 8003032:	461a      	mov	r2, r3
 8003034:	4b0e      	ldr	r3, [pc, #56]	; (8003070 <UART_SetConfig+0x6f4>)
 8003036:	fba3 1302 	umull	r1, r3, r3, r2
 800303a:	095b      	lsrs	r3, r3, #5
 800303c:	2164      	movs	r1, #100	; 0x64
 800303e:	fb01 f303 	mul.w	r3, r1, r3
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	3332      	adds	r3, #50	; 0x32
 8003048:	4a09      	ldr	r2, [pc, #36]	; (8003070 <UART_SetConfig+0x6f4>)
 800304a:	fba2 2303 	umull	r2, r3, r2, r3
 800304e:	095b      	lsrs	r3, r3, #5
 8003050:	f003 020f 	and.w	r2, r3, #15
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4442      	add	r2, r8
 800305a:	609a      	str	r2, [r3, #8]
}
 800305c:	e7ff      	b.n	800305e <UART_SetConfig+0x6e2>
 800305e:	bf00      	nop
 8003060:	3714      	adds	r7, #20
 8003062:	46bd      	mov	sp, r7
 8003064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003068:	40011000 	.word	0x40011000
 800306c:	40011400 	.word	0x40011400
 8003070:	51eb851f 	.word	0x51eb851f

08003074 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4a07      	ldr	r2, [pc, #28]	; (80030a0 <vApplicationGetIdleTaskMemory+0x2c>)
 8003084:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	4a06      	ldr	r2, [pc, #24]	; (80030a4 <vApplicationGetIdleTaskMemory+0x30>)
 800308a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2280      	movs	r2, #128	; 0x80
 8003090:	601a      	str	r2, [r3, #0]
}
 8003092:	bf00      	nop
 8003094:	3714      	adds	r7, #20
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	20000200 	.word	0x20000200
 80030a4:	2000025c 	.word	0x2000025c

080030a8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	4a07      	ldr	r2, [pc, #28]	; (80030d4 <vApplicationGetTimerTaskMemory+0x2c>)
 80030b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	4a06      	ldr	r2, [pc, #24]	; (80030d8 <vApplicationGetTimerTaskMemory+0x30>)
 80030be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030c6:	601a      	str	r2, [r3, #0]
}
 80030c8:	bf00      	nop
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	2000045c 	.word	0x2000045c
 80030d8:	200004b8 	.word	0x200004b8

080030dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f103 0208 	add.w	r2, r3, #8
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f103 0208 	add.w	r2, r3, #8
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f103 0208 	add.w	r2, r3, #8
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003136:	b480      	push	{r7}
 8003138:	b085      	sub	sp, #20
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
 800313e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	683a      	ldr	r2, [r7, #0]
 8003160:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	1c5a      	adds	r2, r3, #1
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	601a      	str	r2, [r3, #0]
}
 8003172:	bf00      	nop
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800317e:	b480      	push	{r7}
 8003180:	b085      	sub	sp, #20
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
 8003186:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003194:	d103      	bne.n	800319e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	60fb      	str	r3, [r7, #12]
 800319c:	e00c      	b.n	80031b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3308      	adds	r3, #8
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	e002      	b.n	80031ac <vListInsert+0x2e>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	60fb      	str	r3, [r7, #12]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d2f6      	bcs.n	80031a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	601a      	str	r2, [r3, #0]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80031f0:	b480      	push	{r7}
 80031f2:	b085      	sub	sp, #20
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6892      	ldr	r2, [r2, #8]
 8003206:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6852      	ldr	r2, [r2, #4]
 8003210:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	429a      	cmp	r2, r3
 800321a:	d103      	bne.n	8003224 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	1e5a      	subs	r2, r3, #1
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
}
 8003238:	4618      	mov	r0, r3
 800323a:	3714      	adds	r7, #20
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d109      	bne.n	800326c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800325c:	f383 8811 	msr	BASEPRI, r3
 8003260:	f3bf 8f6f 	isb	sy
 8003264:	f3bf 8f4f 	dsb	sy
 8003268:	60bb      	str	r3, [r7, #8]
 800326a:	e7fe      	b.n	800326a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800326c:	f002 f80e 	bl	800528c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003278:	68f9      	ldr	r1, [r7, #12]
 800327a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800327c:	fb01 f303 	mul.w	r3, r1, r3
 8003280:	441a      	add	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800329c:	3b01      	subs	r3, #1
 800329e:	68f9      	ldr	r1, [r7, #12]
 80032a0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80032a2:	fb01 f303 	mul.w	r3, r1, r3
 80032a6:	441a      	add	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	22ff      	movs	r2, #255	; 0xff
 80032b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	22ff      	movs	r2, #255	; 0xff
 80032b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d114      	bne.n	80032ec <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d01a      	beq.n	8003300 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	3310      	adds	r3, #16
 80032ce:	4618      	mov	r0, r3
 80032d0:	f001 f8de 	bl	8004490 <xTaskRemoveFromEventList>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d012      	beq.n	8003300 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80032da:	4b0d      	ldr	r3, [pc, #52]	; (8003310 <xQueueGenericReset+0xcc>)
 80032dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	f3bf 8f4f 	dsb	sy
 80032e6:	f3bf 8f6f 	isb	sy
 80032ea:	e009      	b.n	8003300 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	3310      	adds	r3, #16
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7ff fef3 	bl	80030dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	3324      	adds	r3, #36	; 0x24
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff feee 	bl	80030dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003300:	f001 fff2 	bl	80052e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003304:	2301      	movs	r3, #1
}
 8003306:	4618      	mov	r0, r3
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	e000ed04 	.word	0xe000ed04

08003314 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003314:	b580      	push	{r7, lr}
 8003316:	b08e      	sub	sp, #56	; 0x38
 8003318:	af02      	add	r7, sp, #8
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
 8003320:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <xQueueGenericCreateStatic+0x28>
 8003328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800332c:	f383 8811 	msr	BASEPRI, r3
 8003330:	f3bf 8f6f 	isb	sy
 8003334:	f3bf 8f4f 	dsb	sy
 8003338:	62bb      	str	r3, [r7, #40]	; 0x28
 800333a:	e7fe      	b.n	800333a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d109      	bne.n	8003356 <xQueueGenericCreateStatic+0x42>
 8003342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003346:	f383 8811 	msr	BASEPRI, r3
 800334a:	f3bf 8f6f 	isb	sy
 800334e:	f3bf 8f4f 	dsb	sy
 8003352:	627b      	str	r3, [r7, #36]	; 0x24
 8003354:	e7fe      	b.n	8003354 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d002      	beq.n	8003362 <xQueueGenericCreateStatic+0x4e>
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <xQueueGenericCreateStatic+0x52>
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <xQueueGenericCreateStatic+0x54>
 8003366:	2300      	movs	r3, #0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d109      	bne.n	8003380 <xQueueGenericCreateStatic+0x6c>
 800336c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003370:	f383 8811 	msr	BASEPRI, r3
 8003374:	f3bf 8f6f 	isb	sy
 8003378:	f3bf 8f4f 	dsb	sy
 800337c:	623b      	str	r3, [r7, #32]
 800337e:	e7fe      	b.n	800337e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d102      	bne.n	800338c <xQueueGenericCreateStatic+0x78>
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <xQueueGenericCreateStatic+0x7c>
 800338c:	2301      	movs	r3, #1
 800338e:	e000      	b.n	8003392 <xQueueGenericCreateStatic+0x7e>
 8003390:	2300      	movs	r3, #0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d109      	bne.n	80033aa <xQueueGenericCreateStatic+0x96>
 8003396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800339a:	f383 8811 	msr	BASEPRI, r3
 800339e:	f3bf 8f6f 	isb	sy
 80033a2:	f3bf 8f4f 	dsb	sy
 80033a6:	61fb      	str	r3, [r7, #28]
 80033a8:	e7fe      	b.n	80033a8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80033aa:	2350      	movs	r3, #80	; 0x50
 80033ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	2b50      	cmp	r3, #80	; 0x50
 80033b2:	d009      	beq.n	80033c8 <xQueueGenericCreateStatic+0xb4>
 80033b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b8:	f383 8811 	msr	BASEPRI, r3
 80033bc:	f3bf 8f6f 	isb	sy
 80033c0:	f3bf 8f4f 	dsb	sy
 80033c4:	61bb      	str	r3, [r7, #24]
 80033c6:	e7fe      	b.n	80033c6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80033c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80033ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00d      	beq.n	80033f0 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80033d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80033dc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80033e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	4613      	mov	r3, r2
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	68b9      	ldr	r1, [r7, #8]
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 f805 	bl	80033fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80033f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3730      	adds	r7, #48	; 0x30
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b084      	sub	sp, #16
 80033fe:	af00      	add	r7, sp, #0
 8003400:	60f8      	str	r0, [r7, #12]
 8003402:	60b9      	str	r1, [r7, #8]
 8003404:	607a      	str	r2, [r7, #4]
 8003406:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d103      	bne.n	8003416 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	e002      	b.n	800341c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003428:	2101      	movs	r1, #1
 800342a:	69b8      	ldr	r0, [r7, #24]
 800342c:	f7ff ff0a 	bl	8003244 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	78fa      	ldrb	r2, [r7, #3]
 8003434:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003438:	bf00      	nop
 800343a:	3710      	adds	r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b08e      	sub	sp, #56	; 0x38
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
 800344c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800344e:	2300      	movs	r3, #0
 8003450:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003458:	2b00      	cmp	r3, #0
 800345a:	d109      	bne.n	8003470 <xQueueGenericSend+0x30>
 800345c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003460:	f383 8811 	msr	BASEPRI, r3
 8003464:	f3bf 8f6f 	isb	sy
 8003468:	f3bf 8f4f 	dsb	sy
 800346c:	62bb      	str	r3, [r7, #40]	; 0x28
 800346e:	e7fe      	b.n	800346e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d103      	bne.n	800347e <xQueueGenericSend+0x3e>
 8003476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <xQueueGenericSend+0x42>
 800347e:	2301      	movs	r3, #1
 8003480:	e000      	b.n	8003484 <xQueueGenericSend+0x44>
 8003482:	2300      	movs	r3, #0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d109      	bne.n	800349c <xQueueGenericSend+0x5c>
 8003488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348c:	f383 8811 	msr	BASEPRI, r3
 8003490:	f3bf 8f6f 	isb	sy
 8003494:	f3bf 8f4f 	dsb	sy
 8003498:	627b      	str	r3, [r7, #36]	; 0x24
 800349a:	e7fe      	b.n	800349a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d103      	bne.n	80034aa <xQueueGenericSend+0x6a>
 80034a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d101      	bne.n	80034ae <xQueueGenericSend+0x6e>
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <xQueueGenericSend+0x70>
 80034ae:	2300      	movs	r3, #0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d109      	bne.n	80034c8 <xQueueGenericSend+0x88>
 80034b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034b8:	f383 8811 	msr	BASEPRI, r3
 80034bc:	f3bf 8f6f 	isb	sy
 80034c0:	f3bf 8f4f 	dsb	sy
 80034c4:	623b      	str	r3, [r7, #32]
 80034c6:	e7fe      	b.n	80034c6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80034c8:	f001 f998 	bl	80047fc <xTaskGetSchedulerState>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d102      	bne.n	80034d8 <xQueueGenericSend+0x98>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d101      	bne.n	80034dc <xQueueGenericSend+0x9c>
 80034d8:	2301      	movs	r3, #1
 80034da:	e000      	b.n	80034de <xQueueGenericSend+0x9e>
 80034dc:	2300      	movs	r3, #0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d109      	bne.n	80034f6 <xQueueGenericSend+0xb6>
 80034e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e6:	f383 8811 	msr	BASEPRI, r3
 80034ea:	f3bf 8f6f 	isb	sy
 80034ee:	f3bf 8f4f 	dsb	sy
 80034f2:	61fb      	str	r3, [r7, #28]
 80034f4:	e7fe      	b.n	80034f4 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80034f6:	f001 fec9 	bl	800528c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80034fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003502:	429a      	cmp	r2, r3
 8003504:	d302      	bcc.n	800350c <xQueueGenericSend+0xcc>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	2b02      	cmp	r3, #2
 800350a:	d129      	bne.n	8003560 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800350c:	683a      	ldr	r2, [r7, #0]
 800350e:	68b9      	ldr	r1, [r7, #8]
 8003510:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003512:	f000 f9ff 	bl	8003914 <prvCopyDataToQueue>
 8003516:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800351a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351c:	2b00      	cmp	r3, #0
 800351e:	d010      	beq.n	8003542 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003522:	3324      	adds	r3, #36	; 0x24
 8003524:	4618      	mov	r0, r3
 8003526:	f000 ffb3 	bl	8004490 <xTaskRemoveFromEventList>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d013      	beq.n	8003558 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003530:	4b3f      	ldr	r3, [pc, #252]	; (8003630 <xQueueGenericSend+0x1f0>)
 8003532:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	f3bf 8f4f 	dsb	sy
 800353c:	f3bf 8f6f 	isb	sy
 8003540:	e00a      	b.n	8003558 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003544:	2b00      	cmp	r3, #0
 8003546:	d007      	beq.n	8003558 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003548:	4b39      	ldr	r3, [pc, #228]	; (8003630 <xQueueGenericSend+0x1f0>)
 800354a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	f3bf 8f4f 	dsb	sy
 8003554:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003558:	f001 fec6 	bl	80052e8 <vPortExitCritical>
				return pdPASS;
 800355c:	2301      	movs	r3, #1
 800355e:	e063      	b.n	8003628 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d103      	bne.n	800356e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003566:	f001 febf 	bl	80052e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800356a:	2300      	movs	r3, #0
 800356c:	e05c      	b.n	8003628 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800356e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003570:	2b00      	cmp	r3, #0
 8003572:	d106      	bne.n	8003582 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003574:	f107 0314 	add.w	r3, r7, #20
 8003578:	4618      	mov	r0, r3
 800357a:	f000 ffeb 	bl	8004554 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800357e:	2301      	movs	r3, #1
 8003580:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003582:	f001 feb1 	bl	80052e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003586:	f000 fd67 	bl	8004058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800358a:	f001 fe7f 	bl	800528c <vPortEnterCritical>
 800358e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003590:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003594:	b25b      	sxtb	r3, r3
 8003596:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800359a:	d103      	bne.n	80035a4 <xQueueGenericSend+0x164>
 800359c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035aa:	b25b      	sxtb	r3, r3
 80035ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035b0:	d103      	bne.n	80035ba <xQueueGenericSend+0x17a>
 80035b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035ba:	f001 fe95 	bl	80052e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80035be:	1d3a      	adds	r2, r7, #4
 80035c0:	f107 0314 	add.w	r3, r7, #20
 80035c4:	4611      	mov	r1, r2
 80035c6:	4618      	mov	r0, r3
 80035c8:	f000 ffda 	bl	8004580 <xTaskCheckForTimeOut>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d124      	bne.n	800361c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80035d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035d4:	f000 fa96 	bl	8003b04 <prvIsQueueFull>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d018      	beq.n	8003610 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80035de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e0:	3310      	adds	r3, #16
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	4611      	mov	r1, r2
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 ff04 	bl	80043f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80035ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035ee:	f000 fa21 	bl	8003a34 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80035f2:	f000 fd3f 	bl	8004074 <xTaskResumeAll>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f47f af7c 	bne.w	80034f6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80035fe:	4b0c      	ldr	r3, [pc, #48]	; (8003630 <xQueueGenericSend+0x1f0>)
 8003600:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003604:	601a      	str	r2, [r3, #0]
 8003606:	f3bf 8f4f 	dsb	sy
 800360a:	f3bf 8f6f 	isb	sy
 800360e:	e772      	b.n	80034f6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003610:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003612:	f000 fa0f 	bl	8003a34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003616:	f000 fd2d 	bl	8004074 <xTaskResumeAll>
 800361a:	e76c      	b.n	80034f6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800361c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800361e:	f000 fa09 	bl	8003a34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003622:	f000 fd27 	bl	8004074 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003626:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003628:	4618      	mov	r0, r3
 800362a:	3738      	adds	r7, #56	; 0x38
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	e000ed04 	.word	0xe000ed04

08003634 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b08e      	sub	sp, #56	; 0x38
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
 8003640:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003648:	2b00      	cmp	r3, #0
 800364a:	d109      	bne.n	8003660 <xQueueGenericSendFromISR+0x2c>
 800364c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003650:	f383 8811 	msr	BASEPRI, r3
 8003654:	f3bf 8f6f 	isb	sy
 8003658:	f3bf 8f4f 	dsb	sy
 800365c:	627b      	str	r3, [r7, #36]	; 0x24
 800365e:	e7fe      	b.n	800365e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d103      	bne.n	800366e <xQueueGenericSendFromISR+0x3a>
 8003666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <xQueueGenericSendFromISR+0x3e>
 800366e:	2301      	movs	r3, #1
 8003670:	e000      	b.n	8003674 <xQueueGenericSendFromISR+0x40>
 8003672:	2300      	movs	r3, #0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d109      	bne.n	800368c <xQueueGenericSendFromISR+0x58>
 8003678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367c:	f383 8811 	msr	BASEPRI, r3
 8003680:	f3bf 8f6f 	isb	sy
 8003684:	f3bf 8f4f 	dsb	sy
 8003688:	623b      	str	r3, [r7, #32]
 800368a:	e7fe      	b.n	800368a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	2b02      	cmp	r3, #2
 8003690:	d103      	bne.n	800369a <xQueueGenericSendFromISR+0x66>
 8003692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003696:	2b01      	cmp	r3, #1
 8003698:	d101      	bne.n	800369e <xQueueGenericSendFromISR+0x6a>
 800369a:	2301      	movs	r3, #1
 800369c:	e000      	b.n	80036a0 <xQueueGenericSendFromISR+0x6c>
 800369e:	2300      	movs	r3, #0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d109      	bne.n	80036b8 <xQueueGenericSendFromISR+0x84>
 80036a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a8:	f383 8811 	msr	BASEPRI, r3
 80036ac:	f3bf 8f6f 	isb	sy
 80036b0:	f3bf 8f4f 	dsb	sy
 80036b4:	61fb      	str	r3, [r7, #28]
 80036b6:	e7fe      	b.n	80036b6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80036b8:	f001 fec4 	bl	8005444 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80036bc:	f3ef 8211 	mrs	r2, BASEPRI
 80036c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c4:	f383 8811 	msr	BASEPRI, r3
 80036c8:	f3bf 8f6f 	isb	sy
 80036cc:	f3bf 8f4f 	dsb	sy
 80036d0:	61ba      	str	r2, [r7, #24]
 80036d2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80036d4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80036d6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80036d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d302      	bcc.n	80036ea <xQueueGenericSendFromISR+0xb6>
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d12c      	bne.n	8003744 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80036ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80036f4:	683a      	ldr	r2, [r7, #0]
 80036f6:	68b9      	ldr	r1, [r7, #8]
 80036f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80036fa:	f000 f90b 	bl	8003914 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80036fe:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003702:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003706:	d112      	bne.n	800372e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	2b00      	cmp	r3, #0
 800370e:	d016      	beq.n	800373e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003712:	3324      	adds	r3, #36	; 0x24
 8003714:	4618      	mov	r0, r3
 8003716:	f000 febb 	bl	8004490 <xTaskRemoveFromEventList>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00e      	beq.n	800373e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00b      	beq.n	800373e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	e007      	b.n	800373e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800372e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003732:	3301      	adds	r3, #1
 8003734:	b2db      	uxtb	r3, r3
 8003736:	b25a      	sxtb	r2, r3
 8003738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800373e:	2301      	movs	r3, #1
 8003740:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003742:	e001      	b.n	8003748 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003744:	2300      	movs	r3, #0
 8003746:	637b      	str	r3, [r7, #52]	; 0x34
 8003748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003754:	4618      	mov	r0, r3
 8003756:	3738      	adds	r7, #56	; 0x38
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b08c      	sub	sp, #48	; 0x30
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003768:	2300      	movs	r3, #0
 800376a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003772:	2b00      	cmp	r3, #0
 8003774:	d109      	bne.n	800378a <xQueueReceive+0x2e>
	__asm volatile
 8003776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800377a:	f383 8811 	msr	BASEPRI, r3
 800377e:	f3bf 8f6f 	isb	sy
 8003782:	f3bf 8f4f 	dsb	sy
 8003786:	623b      	str	r3, [r7, #32]
 8003788:	e7fe      	b.n	8003788 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d103      	bne.n	8003798 <xQueueReceive+0x3c>
 8003790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <xQueueReceive+0x40>
 8003798:	2301      	movs	r3, #1
 800379a:	e000      	b.n	800379e <xQueueReceive+0x42>
 800379c:	2300      	movs	r3, #0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d109      	bne.n	80037b6 <xQueueReceive+0x5a>
 80037a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037a6:	f383 8811 	msr	BASEPRI, r3
 80037aa:	f3bf 8f6f 	isb	sy
 80037ae:	f3bf 8f4f 	dsb	sy
 80037b2:	61fb      	str	r3, [r7, #28]
 80037b4:	e7fe      	b.n	80037b4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80037b6:	f001 f821 	bl	80047fc <xTaskGetSchedulerState>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d102      	bne.n	80037c6 <xQueueReceive+0x6a>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <xQueueReceive+0x6e>
 80037c6:	2301      	movs	r3, #1
 80037c8:	e000      	b.n	80037cc <xQueueReceive+0x70>
 80037ca:	2300      	movs	r3, #0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d109      	bne.n	80037e4 <xQueueReceive+0x88>
 80037d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d4:	f383 8811 	msr	BASEPRI, r3
 80037d8:	f3bf 8f6f 	isb	sy
 80037dc:	f3bf 8f4f 	dsb	sy
 80037e0:	61bb      	str	r3, [r7, #24]
 80037e2:	e7fe      	b.n	80037e2 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80037e4:	f001 fd52 	bl	800528c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ec:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80037ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d01f      	beq.n	8003834 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80037f4:	68b9      	ldr	r1, [r7, #8]
 80037f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037f8:	f000 f8f6 	bl	80039e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80037fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fe:	1e5a      	subs	r2, r3, #1
 8003800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003802:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00f      	beq.n	800382c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800380c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380e:	3310      	adds	r3, #16
 8003810:	4618      	mov	r0, r3
 8003812:	f000 fe3d 	bl	8004490 <xTaskRemoveFromEventList>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d007      	beq.n	800382c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800381c:	4b3c      	ldr	r3, [pc, #240]	; (8003910 <xQueueReceive+0x1b4>)
 800381e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003822:	601a      	str	r2, [r3, #0]
 8003824:	f3bf 8f4f 	dsb	sy
 8003828:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800382c:	f001 fd5c 	bl	80052e8 <vPortExitCritical>
				return pdPASS;
 8003830:	2301      	movs	r3, #1
 8003832:	e069      	b.n	8003908 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d103      	bne.n	8003842 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800383a:	f001 fd55 	bl	80052e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800383e:	2300      	movs	r3, #0
 8003840:	e062      	b.n	8003908 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003844:	2b00      	cmp	r3, #0
 8003846:	d106      	bne.n	8003856 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003848:	f107 0310 	add.w	r3, r7, #16
 800384c:	4618      	mov	r0, r3
 800384e:	f000 fe81 	bl	8004554 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003852:	2301      	movs	r3, #1
 8003854:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003856:	f001 fd47 	bl	80052e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800385a:	f000 fbfd 	bl	8004058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800385e:	f001 fd15 	bl	800528c <vPortEnterCritical>
 8003862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003864:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003868:	b25b      	sxtb	r3, r3
 800386a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800386e:	d103      	bne.n	8003878 <xQueueReceive+0x11c>
 8003870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800387a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800387e:	b25b      	sxtb	r3, r3
 8003880:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003884:	d103      	bne.n	800388e <xQueueReceive+0x132>
 8003886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800388e:	f001 fd2b 	bl	80052e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003892:	1d3a      	adds	r2, r7, #4
 8003894:	f107 0310 	add.w	r3, r7, #16
 8003898:	4611      	mov	r1, r2
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fe70 	bl	8004580 <xTaskCheckForTimeOut>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d123      	bne.n	80038ee <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80038a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038a8:	f000 f916 	bl	8003ad8 <prvIsQueueEmpty>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d017      	beq.n	80038e2 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80038b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b4:	3324      	adds	r3, #36	; 0x24
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	4611      	mov	r1, r2
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 fd9a 	bl	80043f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80038c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038c2:	f000 f8b7 	bl	8003a34 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80038c6:	f000 fbd5 	bl	8004074 <xTaskResumeAll>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d189      	bne.n	80037e4 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80038d0:	4b0f      	ldr	r3, [pc, #60]	; (8003910 <xQueueReceive+0x1b4>)
 80038d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038d6:	601a      	str	r2, [r3, #0]
 80038d8:	f3bf 8f4f 	dsb	sy
 80038dc:	f3bf 8f6f 	isb	sy
 80038e0:	e780      	b.n	80037e4 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80038e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038e4:	f000 f8a6 	bl	8003a34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80038e8:	f000 fbc4 	bl	8004074 <xTaskResumeAll>
 80038ec:	e77a      	b.n	80037e4 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80038ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038f0:	f000 f8a0 	bl	8003a34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80038f4:	f000 fbbe 	bl	8004074 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80038f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038fa:	f000 f8ed 	bl	8003ad8 <prvIsQueueEmpty>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	f43f af6f 	beq.w	80037e4 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003906:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003908:	4618      	mov	r0, r3
 800390a:	3730      	adds	r7, #48	; 0x30
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	e000ed04 	.word	0xe000ed04

08003914 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003920:	2300      	movs	r3, #0
 8003922:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003928:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10d      	bne.n	800394e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d14d      	bne.n	80039d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	4618      	mov	r0, r3
 8003940:	f000 ff7a 	bl	8004838 <xTaskPriorityDisinherit>
 8003944:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	609a      	str	r2, [r3, #8]
 800394c:	e043      	b.n	80039d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d119      	bne.n	8003988 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6858      	ldr	r0, [r3, #4]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395c:	461a      	mov	r2, r3
 800395e:	68b9      	ldr	r1, [r7, #8]
 8003960:	f001 ffb6 	bl	80058d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	441a      	add	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	429a      	cmp	r2, r3
 800397c:	d32b      	bcc.n	80039d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	605a      	str	r2, [r3, #4]
 8003986:	e026      	b.n	80039d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	68d8      	ldr	r0, [r3, #12]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003990:	461a      	mov	r2, r3
 8003992:	68b9      	ldr	r1, [r7, #8]
 8003994:	f001 ff9c 	bl	80058d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	68da      	ldr	r2, [r3, #12]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a0:	425b      	negs	r3, r3
 80039a2:	441a      	add	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	68da      	ldr	r2, [r3, #12]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d207      	bcs.n	80039c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039bc:	425b      	negs	r3, r3
 80039be:	441a      	add	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d105      	bne.n	80039d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d002      	beq.n	80039d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	3b01      	subs	r3, #1
 80039d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1c5a      	adds	r2, r3, #1
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80039de:	697b      	ldr	r3, [r7, #20]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3718      	adds	r7, #24
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d018      	beq.n	8003a2c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68da      	ldr	r2, [r3, #12]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a02:	441a      	add	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	68da      	ldr	r2, [r3, #12]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d303      	bcc.n	8003a1c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	68d9      	ldr	r1, [r3, #12]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a24:	461a      	mov	r2, r3
 8003a26:	6838      	ldr	r0, [r7, #0]
 8003a28:	f001 ff52 	bl	80058d0 <memcpy>
	}
}
 8003a2c:	bf00      	nop
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003a3c:	f001 fc26 	bl	800528c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a46:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a48:	e011      	b.n	8003a6e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d012      	beq.n	8003a78 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	3324      	adds	r3, #36	; 0x24
 8003a56:	4618      	mov	r0, r3
 8003a58:	f000 fd1a 	bl	8004490 <xTaskRemoveFromEventList>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003a62:	f000 fded 	bl	8004640 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003a66:	7bfb      	ldrb	r3, [r7, #15]
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	dce9      	bgt.n	8003a4a <prvUnlockQueue+0x16>
 8003a76:	e000      	b.n	8003a7a <prvUnlockQueue+0x46>
					break;
 8003a78:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	22ff      	movs	r2, #255	; 0xff
 8003a7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003a82:	f001 fc31 	bl	80052e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003a86:	f001 fc01 	bl	800528c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a90:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a92:	e011      	b.n	8003ab8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d012      	beq.n	8003ac2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	3310      	adds	r3, #16
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 fcf5 	bl	8004490 <xTaskRemoveFromEventList>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003aac:	f000 fdc8 	bl	8004640 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003ab0:	7bbb      	ldrb	r3, [r7, #14]
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ab8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	dce9      	bgt.n	8003a94 <prvUnlockQueue+0x60>
 8003ac0:	e000      	b.n	8003ac4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003ac2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	22ff      	movs	r2, #255	; 0xff
 8003ac8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003acc:	f001 fc0c 	bl	80052e8 <vPortExitCritical>
}
 8003ad0:	bf00      	nop
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ae0:	f001 fbd4 	bl	800528c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d102      	bne.n	8003af2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003aec:	2301      	movs	r3, #1
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	e001      	b.n	8003af6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003af2:	2300      	movs	r3, #0
 8003af4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003af6:	f001 fbf7 	bl	80052e8 <vPortExitCritical>

	return xReturn;
 8003afa:	68fb      	ldr	r3, [r7, #12]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b0c:	f001 fbbe 	bl	800528c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d102      	bne.n	8003b22 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	60fb      	str	r3, [r7, #12]
 8003b20:	e001      	b.n	8003b26 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003b22:	2300      	movs	r3, #0
 8003b24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b26:	f001 fbdf 	bl	80052e8 <vPortExitCritical>

	return xReturn;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003b34:	b480      	push	{r7}
 8003b36:	b085      	sub	sp, #20
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60fb      	str	r3, [r7, #12]
 8003b42:	e014      	b.n	8003b6e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003b44:	4a0e      	ldr	r2, [pc, #56]	; (8003b80 <vQueueAddToRegistry+0x4c>)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d10b      	bne.n	8003b68 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003b50:	490b      	ldr	r1, [pc, #44]	; (8003b80 <vQueueAddToRegistry+0x4c>)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003b5a:	4a09      	ldr	r2, [pc, #36]	; (8003b80 <vQueueAddToRegistry+0x4c>)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	4413      	add	r3, r2
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003b66:	e005      	b.n	8003b74 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b07      	cmp	r3, #7
 8003b72:	d9e7      	bls.n	8003b44 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003b74:	bf00      	nop
 8003b76:	3714      	adds	r7, #20
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	20004bd0 	.word	0x20004bd0

08003b84 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b086      	sub	sp, #24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003b94:	f001 fb7a 	bl	800528c <vPortEnterCritical>
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b9e:	b25b      	sxtb	r3, r3
 8003ba0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ba4:	d103      	bne.n	8003bae <vQueueWaitForMessageRestricted+0x2a>
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003bb4:	b25b      	sxtb	r3, r3
 8003bb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bba:	d103      	bne.n	8003bc4 <vQueueWaitForMessageRestricted+0x40>
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003bc4:	f001 fb90 	bl	80052e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d106      	bne.n	8003bde <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	3324      	adds	r3, #36	; 0x24
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	68b9      	ldr	r1, [r7, #8]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f000 fc2f 	bl	800443c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003bde:	6978      	ldr	r0, [r7, #20]
 8003be0:	f7ff ff28 	bl	8003a34 <prvUnlockQueue>
	}
 8003be4:	bf00      	nop
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b08e      	sub	sp, #56	; 0x38
 8003bf0:	af04      	add	r7, sp, #16
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d109      	bne.n	8003c14 <xTaskCreateStatic+0x28>
 8003c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c04:	f383 8811 	msr	BASEPRI, r3
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	623b      	str	r3, [r7, #32]
 8003c12:	e7fe      	b.n	8003c12 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d109      	bne.n	8003c2e <xTaskCreateStatic+0x42>
 8003c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1e:	f383 8811 	msr	BASEPRI, r3
 8003c22:	f3bf 8f6f 	isb	sy
 8003c26:	f3bf 8f4f 	dsb	sy
 8003c2a:	61fb      	str	r3, [r7, #28]
 8003c2c:	e7fe      	b.n	8003c2c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003c2e:	235c      	movs	r3, #92	; 0x5c
 8003c30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	2b5c      	cmp	r3, #92	; 0x5c
 8003c36:	d009      	beq.n	8003c4c <xTaskCreateStatic+0x60>
 8003c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3c:	f383 8811 	msr	BASEPRI, r3
 8003c40:	f3bf 8f6f 	isb	sy
 8003c44:	f3bf 8f4f 	dsb	sy
 8003c48:	61bb      	str	r3, [r7, #24]
 8003c4a:	e7fe      	b.n	8003c4a <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003c4c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01e      	beq.n	8003c92 <xTaskCreateStatic+0xa6>
 8003c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d01b      	beq.n	8003c92 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c62:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	2202      	movs	r2, #2
 8003c68:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	9303      	str	r3, [sp, #12]
 8003c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c72:	9302      	str	r3, [sp, #8]
 8003c74:	f107 0314 	add.w	r3, r7, #20
 8003c78:	9301      	str	r3, [sp, #4]
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	68b9      	ldr	r1, [r7, #8]
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 f850 	bl	8003d2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c8a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c8c:	f000 f8dc 	bl	8003e48 <prvAddNewTaskToReadyList>
 8003c90:	e001      	b.n	8003c96 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8003c92:	2300      	movs	r3, #0
 8003c94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003c96:	697b      	ldr	r3, [r7, #20]
	}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3728      	adds	r7, #40	; 0x28
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b08c      	sub	sp, #48	; 0x30
 8003ca4:	af04      	add	r7, sp, #16
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	4613      	mov	r3, r2
 8003cae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003cb0:	88fb      	ldrh	r3, [r7, #6]
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f001 fc03 	bl	80054c0 <pvPortMalloc>
 8003cba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00e      	beq.n	8003ce0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003cc2:	205c      	movs	r0, #92	; 0x5c
 8003cc4:	f001 fbfc 	bl	80054c0 <pvPortMalloc>
 8003cc8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d003      	beq.n	8003cd8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	631a      	str	r2, [r3, #48]	; 0x30
 8003cd6:	e005      	b.n	8003ce4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003cd8:	6978      	ldr	r0, [r7, #20]
 8003cda:	f001 fcb3 	bl	8005644 <vPortFree>
 8003cde:	e001      	b.n	8003ce4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d017      	beq.n	8003d1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003cf2:	88fa      	ldrh	r2, [r7, #6]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	9303      	str	r3, [sp, #12]
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	9302      	str	r3, [sp, #8]
 8003cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cfe:	9301      	str	r3, [sp, #4]
 8003d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d02:	9300      	str	r3, [sp, #0]
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	68b9      	ldr	r1, [r7, #8]
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 f80e 	bl	8003d2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d0e:	69f8      	ldr	r0, [r7, #28]
 8003d10:	f000 f89a 	bl	8003e48 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003d14:	2301      	movs	r3, #1
 8003d16:	61bb      	str	r3, [r7, #24]
 8003d18:	e002      	b.n	8003d20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003d1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003d20:	69bb      	ldr	r3, [r7, #24]
	}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3720      	adds	r7, #32
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b088      	sub	sp, #32
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	60f8      	str	r0, [r7, #12]
 8003d32:	60b9      	str	r1, [r7, #8]
 8003d34:	607a      	str	r2, [r7, #4]
 8003d36:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d3a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	461a      	mov	r2, r3
 8003d42:	21a5      	movs	r1, #165	; 0xa5
 8003d44:	f001 fdcf 	bl	80058e6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d52:	3b01      	subs	r3, #1
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	4413      	add	r3, r2
 8003d58:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	f023 0307 	bic.w	r3, r3, #7
 8003d60:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	f003 0307 	and.w	r3, r3, #7
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d009      	beq.n	8003d80 <prvInitialiseNewTask+0x56>
 8003d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d70:	f383 8811 	msr	BASEPRI, r3
 8003d74:	f3bf 8f6f 	isb	sy
 8003d78:	f3bf 8f4f 	dsb	sy
 8003d7c:	617b      	str	r3, [r7, #20]
 8003d7e:	e7fe      	b.n	8003d7e <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d01f      	beq.n	8003dc6 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d86:	2300      	movs	r3, #0
 8003d88:	61fb      	str	r3, [r7, #28]
 8003d8a:	e012      	b.n	8003db2 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	4413      	add	r3, r2
 8003d92:	7819      	ldrb	r1, [r3, #0]
 8003d94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	4413      	add	r3, r2
 8003d9a:	3334      	adds	r3, #52	; 0x34
 8003d9c:	460a      	mov	r2, r1
 8003d9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003da0:	68ba      	ldr	r2, [r7, #8]
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	4413      	add	r3, r2
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d006      	beq.n	8003dba <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	3301      	adds	r3, #1
 8003db0:	61fb      	str	r3, [r7, #28]
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	2b0f      	cmp	r3, #15
 8003db6:	d9e9      	bls.n	8003d8c <prvInitialiseNewTask+0x62>
 8003db8:	e000      	b.n	8003dbc <prvInitialiseNewTask+0x92>
			{
				break;
 8003dba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dc4:	e003      	b.n	8003dce <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd0:	2b37      	cmp	r3, #55	; 0x37
 8003dd2:	d901      	bls.n	8003dd8 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003dd4:	2337      	movs	r3, #55	; 0x37
 8003dd6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ddc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003de2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de6:	2200      	movs	r2, #0
 8003de8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dec:	3304      	adds	r3, #4
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7ff f994 	bl	800311c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003df6:	3318      	adds	r3, #24
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7ff f98f 	bl	800311c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e06:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e12:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e16:	2200      	movs	r2, #0
 8003e18:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	68f9      	ldr	r1, [r7, #12]
 8003e26:	69b8      	ldr	r0, [r7, #24]
 8003e28:	f001 f90c 	bl	8005044 <pxPortInitialiseStack>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e30:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d002      	beq.n	8003e3e <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e3e:	bf00      	nop
 8003e40:	3720      	adds	r7, #32
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
	...

08003e48 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003e50:	f001 fa1c 	bl	800528c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003e54:	4b2d      	ldr	r3, [pc, #180]	; (8003f0c <prvAddNewTaskToReadyList+0xc4>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	4a2c      	ldr	r2, [pc, #176]	; (8003f0c <prvAddNewTaskToReadyList+0xc4>)
 8003e5c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003e5e:	4b2c      	ldr	r3, [pc, #176]	; (8003f10 <prvAddNewTaskToReadyList+0xc8>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d109      	bne.n	8003e7a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003e66:	4a2a      	ldr	r2, [pc, #168]	; (8003f10 <prvAddNewTaskToReadyList+0xc8>)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e6c:	4b27      	ldr	r3, [pc, #156]	; (8003f0c <prvAddNewTaskToReadyList+0xc4>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d110      	bne.n	8003e96 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003e74:	f000 fc08 	bl	8004688 <prvInitialiseTaskLists>
 8003e78:	e00d      	b.n	8003e96 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003e7a:	4b26      	ldr	r3, [pc, #152]	; (8003f14 <prvAddNewTaskToReadyList+0xcc>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d109      	bne.n	8003e96 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e82:	4b23      	ldr	r3, [pc, #140]	; (8003f10 <prvAddNewTaskToReadyList+0xc8>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d802      	bhi.n	8003e96 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003e90:	4a1f      	ldr	r2, [pc, #124]	; (8003f10 <prvAddNewTaskToReadyList+0xc8>)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003e96:	4b20      	ldr	r3, [pc, #128]	; (8003f18 <prvAddNewTaskToReadyList+0xd0>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	4a1e      	ldr	r2, [pc, #120]	; (8003f18 <prvAddNewTaskToReadyList+0xd0>)
 8003e9e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003ea0:	4b1d      	ldr	r3, [pc, #116]	; (8003f18 <prvAddNewTaskToReadyList+0xd0>)
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eac:	4b1b      	ldr	r3, [pc, #108]	; (8003f1c <prvAddNewTaskToReadyList+0xd4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d903      	bls.n	8003ebc <prvAddNewTaskToReadyList+0x74>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb8:	4a18      	ldr	r2, [pc, #96]	; (8003f1c <prvAddNewTaskToReadyList+0xd4>)
 8003eba:	6013      	str	r3, [r2, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	4a15      	ldr	r2, [pc, #84]	; (8003f20 <prvAddNewTaskToReadyList+0xd8>)
 8003eca:	441a      	add	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	3304      	adds	r3, #4
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	f7ff f92f 	bl	8003136 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003ed8:	f001 fa06 	bl	80052e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003edc:	4b0d      	ldr	r3, [pc, #52]	; (8003f14 <prvAddNewTaskToReadyList+0xcc>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00e      	beq.n	8003f02 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003ee4:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <prvAddNewTaskToReadyList+0xc8>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d207      	bcs.n	8003f02 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003ef2:	4b0c      	ldr	r3, [pc, #48]	; (8003f24 <prvAddNewTaskToReadyList+0xdc>)
 8003ef4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	f3bf 8f4f 	dsb	sy
 8003efe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f02:	bf00      	nop
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20000d8c 	.word	0x20000d8c
 8003f10:	200008b8 	.word	0x200008b8
 8003f14:	20000d98 	.word	0x20000d98
 8003f18:	20000da8 	.word	0x20000da8
 8003f1c:	20000d94 	.word	0x20000d94
 8003f20:	200008bc 	.word	0x200008bc
 8003f24:	e000ed04 	.word	0xe000ed04

08003f28 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003f30:	2300      	movs	r3, #0
 8003f32:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d016      	beq.n	8003f68 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003f3a:	4b13      	ldr	r3, [pc, #76]	; (8003f88 <vTaskDelay+0x60>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d009      	beq.n	8003f56 <vTaskDelay+0x2e>
 8003f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f46:	f383 8811 	msr	BASEPRI, r3
 8003f4a:	f3bf 8f6f 	isb	sy
 8003f4e:	f3bf 8f4f 	dsb	sy
 8003f52:	60bb      	str	r3, [r7, #8]
 8003f54:	e7fe      	b.n	8003f54 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003f56:	f000 f87f 	bl	8004058 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f000 fcd7 	bl	8004910 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003f62:	f000 f887 	bl	8004074 <xTaskResumeAll>
 8003f66:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d107      	bne.n	8003f7e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003f6e:	4b07      	ldr	r3, [pc, #28]	; (8003f8c <vTaskDelay+0x64>)
 8003f70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f74:	601a      	str	r2, [r3, #0]
 8003f76:	f3bf 8f4f 	dsb	sy
 8003f7a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003f7e:	bf00      	nop
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	20000db4 	.word	0x20000db4
 8003f8c:	e000ed04 	.word	0xe000ed04

08003f90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b08a      	sub	sp, #40	; 0x28
 8003f94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f96:	2300      	movs	r3, #0
 8003f98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f9e:	463a      	mov	r2, r7
 8003fa0:	1d39      	adds	r1, r7, #4
 8003fa2:	f107 0308 	add.w	r3, r7, #8
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7ff f864 	bl	8003074 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003fac:	6839      	ldr	r1, [r7, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68ba      	ldr	r2, [r7, #8]
 8003fb2:	9202      	str	r2, [sp, #8]
 8003fb4:	9301      	str	r3, [sp, #4]
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	2300      	movs	r3, #0
 8003fbc:	460a      	mov	r2, r1
 8003fbe:	4920      	ldr	r1, [pc, #128]	; (8004040 <vTaskStartScheduler+0xb0>)
 8003fc0:	4820      	ldr	r0, [pc, #128]	; (8004044 <vTaskStartScheduler+0xb4>)
 8003fc2:	f7ff fe13 	bl	8003bec <xTaskCreateStatic>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	4b1f      	ldr	r3, [pc, #124]	; (8004048 <vTaskStartScheduler+0xb8>)
 8003fca:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003fcc:	4b1e      	ldr	r3, [pc, #120]	; (8004048 <vTaskStartScheduler+0xb8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d002      	beq.n	8003fda <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	617b      	str	r3, [r7, #20]
 8003fd8:	e001      	b.n	8003fde <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d102      	bne.n	8003fea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003fe4:	f000 fce8 	bl	80049b8 <xTimerCreateTimerTask>
 8003fe8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d115      	bne.n	800401c <vTaskStartScheduler+0x8c>
 8003ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ff4:	f383 8811 	msr	BASEPRI, r3
 8003ff8:	f3bf 8f6f 	isb	sy
 8003ffc:	f3bf 8f4f 	dsb	sy
 8004000:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004002:	4b12      	ldr	r3, [pc, #72]	; (800404c <vTaskStartScheduler+0xbc>)
 8004004:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004008:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800400a:	4b11      	ldr	r3, [pc, #68]	; (8004050 <vTaskStartScheduler+0xc0>)
 800400c:	2201      	movs	r2, #1
 800400e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004010:	4b10      	ldr	r3, [pc, #64]	; (8004054 <vTaskStartScheduler+0xc4>)
 8004012:	2200      	movs	r2, #0
 8004014:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004016:	f001 f89b 	bl	8005150 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800401a:	e00d      	b.n	8004038 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004022:	d109      	bne.n	8004038 <vTaskStartScheduler+0xa8>
 8004024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004028:	f383 8811 	msr	BASEPRI, r3
 800402c:	f3bf 8f6f 	isb	sy
 8004030:	f3bf 8f4f 	dsb	sy
 8004034:	60fb      	str	r3, [r7, #12]
 8004036:	e7fe      	b.n	8004036 <vTaskStartScheduler+0xa6>
}
 8004038:	bf00      	nop
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	08009368 	.word	0x08009368
 8004044:	08004659 	.word	0x08004659
 8004048:	20000db0 	.word	0x20000db0
 800404c:	20000dac 	.word	0x20000dac
 8004050:	20000d98 	.word	0x20000d98
 8004054:	20000d90 	.word	0x20000d90

08004058 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800405c:	4b04      	ldr	r3, [pc, #16]	; (8004070 <vTaskSuspendAll+0x18>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	3301      	adds	r3, #1
 8004062:	4a03      	ldr	r2, [pc, #12]	; (8004070 <vTaskSuspendAll+0x18>)
 8004064:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004066:	bf00      	nop
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr
 8004070:	20000db4 	.word	0x20000db4

08004074 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b084      	sub	sp, #16
 8004078:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800407a:	2300      	movs	r3, #0
 800407c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800407e:	2300      	movs	r3, #0
 8004080:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004082:	4b41      	ldr	r3, [pc, #260]	; (8004188 <xTaskResumeAll+0x114>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d109      	bne.n	800409e <xTaskResumeAll+0x2a>
 800408a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800408e:	f383 8811 	msr	BASEPRI, r3
 8004092:	f3bf 8f6f 	isb	sy
 8004096:	f3bf 8f4f 	dsb	sy
 800409a:	603b      	str	r3, [r7, #0]
 800409c:	e7fe      	b.n	800409c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800409e:	f001 f8f5 	bl	800528c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80040a2:	4b39      	ldr	r3, [pc, #228]	; (8004188 <xTaskResumeAll+0x114>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	4a37      	ldr	r2, [pc, #220]	; (8004188 <xTaskResumeAll+0x114>)
 80040aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040ac:	4b36      	ldr	r3, [pc, #216]	; (8004188 <xTaskResumeAll+0x114>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d162      	bne.n	800417a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80040b4:	4b35      	ldr	r3, [pc, #212]	; (800418c <xTaskResumeAll+0x118>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d05e      	beq.n	800417a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040bc:	e02f      	b.n	800411e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040be:	4b34      	ldr	r3, [pc, #208]	; (8004190 <xTaskResumeAll+0x11c>)
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	3318      	adds	r3, #24
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7ff f890 	bl	80031f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	3304      	adds	r3, #4
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff f88b 	bl	80031f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040de:	4b2d      	ldr	r3, [pc, #180]	; (8004194 <xTaskResumeAll+0x120>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d903      	bls.n	80040ee <xTaskResumeAll+0x7a>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ea:	4a2a      	ldr	r2, [pc, #168]	; (8004194 <xTaskResumeAll+0x120>)
 80040ec:	6013      	str	r3, [r2, #0]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040f2:	4613      	mov	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4413      	add	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4a27      	ldr	r2, [pc, #156]	; (8004198 <xTaskResumeAll+0x124>)
 80040fc:	441a      	add	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	3304      	adds	r3, #4
 8004102:	4619      	mov	r1, r3
 8004104:	4610      	mov	r0, r2
 8004106:	f7ff f816 	bl	8003136 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800410e:	4b23      	ldr	r3, [pc, #140]	; (800419c <xTaskResumeAll+0x128>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004114:	429a      	cmp	r2, r3
 8004116:	d302      	bcc.n	800411e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004118:	4b21      	ldr	r3, [pc, #132]	; (80041a0 <xTaskResumeAll+0x12c>)
 800411a:	2201      	movs	r2, #1
 800411c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800411e:	4b1c      	ldr	r3, [pc, #112]	; (8004190 <xTaskResumeAll+0x11c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1cb      	bne.n	80040be <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800412c:	f000 fb46 	bl	80047bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004130:	4b1c      	ldr	r3, [pc, #112]	; (80041a4 <xTaskResumeAll+0x130>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d010      	beq.n	800415e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800413c:	f000 f846 	bl	80041cc <xTaskIncrementTick>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d002      	beq.n	800414c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004146:	4b16      	ldr	r3, [pc, #88]	; (80041a0 <xTaskResumeAll+0x12c>)
 8004148:	2201      	movs	r2, #1
 800414a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	3b01      	subs	r3, #1
 8004150:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1f1      	bne.n	800413c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004158:	4b12      	ldr	r3, [pc, #72]	; (80041a4 <xTaskResumeAll+0x130>)
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800415e:	4b10      	ldr	r3, [pc, #64]	; (80041a0 <xTaskResumeAll+0x12c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d009      	beq.n	800417a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004166:	2301      	movs	r3, #1
 8004168:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800416a:	4b0f      	ldr	r3, [pc, #60]	; (80041a8 <xTaskResumeAll+0x134>)
 800416c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	f3bf 8f4f 	dsb	sy
 8004176:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800417a:	f001 f8b5 	bl	80052e8 <vPortExitCritical>

	return xAlreadyYielded;
 800417e:	68bb      	ldr	r3, [r7, #8]
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	20000db4 	.word	0x20000db4
 800418c:	20000d8c 	.word	0x20000d8c
 8004190:	20000d4c 	.word	0x20000d4c
 8004194:	20000d94 	.word	0x20000d94
 8004198:	200008bc 	.word	0x200008bc
 800419c:	200008b8 	.word	0x200008b8
 80041a0:	20000da0 	.word	0x20000da0
 80041a4:	20000d9c 	.word	0x20000d9c
 80041a8:	e000ed04 	.word	0xe000ed04

080041ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80041b2:	4b05      	ldr	r3, [pc, #20]	; (80041c8 <xTaskGetTickCount+0x1c>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80041b8:	687b      	ldr	r3, [r7, #4]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	20000d90 	.word	0x20000d90

080041cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80041d2:	2300      	movs	r3, #0
 80041d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041d6:	4b4e      	ldr	r3, [pc, #312]	; (8004310 <xTaskIncrementTick+0x144>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f040 8088 	bne.w	80042f0 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80041e0:	4b4c      	ldr	r3, [pc, #304]	; (8004314 <xTaskIncrementTick+0x148>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	3301      	adds	r3, #1
 80041e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80041e8:	4a4a      	ldr	r2, [pc, #296]	; (8004314 <xTaskIncrementTick+0x148>)
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d11f      	bne.n	8004234 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80041f4:	4b48      	ldr	r3, [pc, #288]	; (8004318 <xTaskIncrementTick+0x14c>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d009      	beq.n	8004212 <xTaskIncrementTick+0x46>
 80041fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004202:	f383 8811 	msr	BASEPRI, r3
 8004206:	f3bf 8f6f 	isb	sy
 800420a:	f3bf 8f4f 	dsb	sy
 800420e:	603b      	str	r3, [r7, #0]
 8004210:	e7fe      	b.n	8004210 <xTaskIncrementTick+0x44>
 8004212:	4b41      	ldr	r3, [pc, #260]	; (8004318 <xTaskIncrementTick+0x14c>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	60fb      	str	r3, [r7, #12]
 8004218:	4b40      	ldr	r3, [pc, #256]	; (800431c <xTaskIncrementTick+0x150>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a3e      	ldr	r2, [pc, #248]	; (8004318 <xTaskIncrementTick+0x14c>)
 800421e:	6013      	str	r3, [r2, #0]
 8004220:	4a3e      	ldr	r2, [pc, #248]	; (800431c <xTaskIncrementTick+0x150>)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6013      	str	r3, [r2, #0]
 8004226:	4b3e      	ldr	r3, [pc, #248]	; (8004320 <xTaskIncrementTick+0x154>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	3301      	adds	r3, #1
 800422c:	4a3c      	ldr	r2, [pc, #240]	; (8004320 <xTaskIncrementTick+0x154>)
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	f000 fac4 	bl	80047bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004234:	4b3b      	ldr	r3, [pc, #236]	; (8004324 <xTaskIncrementTick+0x158>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	429a      	cmp	r2, r3
 800423c:	d349      	bcc.n	80042d2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800423e:	4b36      	ldr	r3, [pc, #216]	; (8004318 <xTaskIncrementTick+0x14c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d104      	bne.n	8004252 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004248:	4b36      	ldr	r3, [pc, #216]	; (8004324 <xTaskIncrementTick+0x158>)
 800424a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800424e:	601a      	str	r2, [r3, #0]
					break;
 8004250:	e03f      	b.n	80042d2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004252:	4b31      	ldr	r3, [pc, #196]	; (8004318 <xTaskIncrementTick+0x14c>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	429a      	cmp	r2, r3
 8004268:	d203      	bcs.n	8004272 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800426a:	4a2e      	ldr	r2, [pc, #184]	; (8004324 <xTaskIncrementTick+0x158>)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004270:	e02f      	b.n	80042d2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	3304      	adds	r3, #4
 8004276:	4618      	mov	r0, r3
 8004278:	f7fe ffba 	bl	80031f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004280:	2b00      	cmp	r3, #0
 8004282:	d004      	beq.n	800428e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	3318      	adds	r3, #24
 8004288:	4618      	mov	r0, r3
 800428a:	f7fe ffb1 	bl	80031f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004292:	4b25      	ldr	r3, [pc, #148]	; (8004328 <xTaskIncrementTick+0x15c>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	429a      	cmp	r2, r3
 8004298:	d903      	bls.n	80042a2 <xTaskIncrementTick+0xd6>
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800429e:	4a22      	ldr	r2, [pc, #136]	; (8004328 <xTaskIncrementTick+0x15c>)
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042a6:	4613      	mov	r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	4413      	add	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4a1f      	ldr	r2, [pc, #124]	; (800432c <xTaskIncrementTick+0x160>)
 80042b0:	441a      	add	r2, r3
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	3304      	adds	r3, #4
 80042b6:	4619      	mov	r1, r3
 80042b8:	4610      	mov	r0, r2
 80042ba:	f7fe ff3c 	bl	8003136 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042c2:	4b1b      	ldr	r3, [pc, #108]	; (8004330 <xTaskIncrementTick+0x164>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d3b8      	bcc.n	800423e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80042cc:	2301      	movs	r3, #1
 80042ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042d0:	e7b5      	b.n	800423e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80042d2:	4b17      	ldr	r3, [pc, #92]	; (8004330 <xTaskIncrementTick+0x164>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d8:	4914      	ldr	r1, [pc, #80]	; (800432c <xTaskIncrementTick+0x160>)
 80042da:	4613      	mov	r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	4413      	add	r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	440b      	add	r3, r1
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d907      	bls.n	80042fa <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80042ea:	2301      	movs	r3, #1
 80042ec:	617b      	str	r3, [r7, #20]
 80042ee:	e004      	b.n	80042fa <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80042f0:	4b10      	ldr	r3, [pc, #64]	; (8004334 <xTaskIncrementTick+0x168>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	3301      	adds	r3, #1
 80042f6:	4a0f      	ldr	r2, [pc, #60]	; (8004334 <xTaskIncrementTick+0x168>)
 80042f8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80042fa:	4b0f      	ldr	r3, [pc, #60]	; (8004338 <xTaskIncrementTick+0x16c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8004302:	2301      	movs	r3, #1
 8004304:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004306:	697b      	ldr	r3, [r7, #20]
}
 8004308:	4618      	mov	r0, r3
 800430a:	3718      	adds	r7, #24
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	20000db4 	.word	0x20000db4
 8004314:	20000d90 	.word	0x20000d90
 8004318:	20000d44 	.word	0x20000d44
 800431c:	20000d48 	.word	0x20000d48
 8004320:	20000da4 	.word	0x20000da4
 8004324:	20000dac 	.word	0x20000dac
 8004328:	20000d94 	.word	0x20000d94
 800432c:	200008bc 	.word	0x200008bc
 8004330:	200008b8 	.word	0x200008b8
 8004334:	20000d9c 	.word	0x20000d9c
 8004338:	20000da0 	.word	0x20000da0

0800433c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800433c:	b480      	push	{r7}
 800433e:	b085      	sub	sp, #20
 8004340:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004342:	4b27      	ldr	r3, [pc, #156]	; (80043e0 <vTaskSwitchContext+0xa4>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d003      	beq.n	8004352 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800434a:	4b26      	ldr	r3, [pc, #152]	; (80043e4 <vTaskSwitchContext+0xa8>)
 800434c:	2201      	movs	r2, #1
 800434e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004350:	e040      	b.n	80043d4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004352:	4b24      	ldr	r3, [pc, #144]	; (80043e4 <vTaskSwitchContext+0xa8>)
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004358:	4b23      	ldr	r3, [pc, #140]	; (80043e8 <vTaskSwitchContext+0xac>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	60fb      	str	r3, [r7, #12]
 800435e:	e00f      	b.n	8004380 <vTaskSwitchContext+0x44>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d109      	bne.n	800437a <vTaskSwitchContext+0x3e>
 8004366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436a:	f383 8811 	msr	BASEPRI, r3
 800436e:	f3bf 8f6f 	isb	sy
 8004372:	f3bf 8f4f 	dsb	sy
 8004376:	607b      	str	r3, [r7, #4]
 8004378:	e7fe      	b.n	8004378 <vTaskSwitchContext+0x3c>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	3b01      	subs	r3, #1
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	491a      	ldr	r1, [pc, #104]	; (80043ec <vTaskSwitchContext+0xb0>)
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	4613      	mov	r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	4413      	add	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	440b      	add	r3, r1
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d0e5      	beq.n	8004360 <vTaskSwitchContext+0x24>
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	4613      	mov	r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	4413      	add	r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4a13      	ldr	r2, [pc, #76]	; (80043ec <vTaskSwitchContext+0xb0>)
 80043a0:	4413      	add	r3, r2
 80043a2:	60bb      	str	r3, [r7, #8]
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	685a      	ldr	r2, [r3, #4]
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	605a      	str	r2, [r3, #4]
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	3308      	adds	r3, #8
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d104      	bne.n	80043c4 <vTaskSwitchContext+0x88>
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	605a      	str	r2, [r3, #4]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	4a09      	ldr	r2, [pc, #36]	; (80043f0 <vTaskSwitchContext+0xb4>)
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	4a06      	ldr	r2, [pc, #24]	; (80043e8 <vTaskSwitchContext+0xac>)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6013      	str	r3, [r2, #0]
}
 80043d4:	bf00      	nop
 80043d6:	3714      	adds	r7, #20
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr
 80043e0:	20000db4 	.word	0x20000db4
 80043e4:	20000da0 	.word	0x20000da0
 80043e8:	20000d94 	.word	0x20000d94
 80043ec:	200008bc 	.word	0x200008bc
 80043f0:	200008b8 	.word	0x200008b8

080043f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d109      	bne.n	8004418 <vTaskPlaceOnEventList+0x24>
 8004404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004408:	f383 8811 	msr	BASEPRI, r3
 800440c:	f3bf 8f6f 	isb	sy
 8004410:	f3bf 8f4f 	dsb	sy
 8004414:	60fb      	str	r3, [r7, #12]
 8004416:	e7fe      	b.n	8004416 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004418:	4b07      	ldr	r3, [pc, #28]	; (8004438 <vTaskPlaceOnEventList+0x44>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	3318      	adds	r3, #24
 800441e:	4619      	mov	r1, r3
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f7fe feac 	bl	800317e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004426:	2101      	movs	r1, #1
 8004428:	6838      	ldr	r0, [r7, #0]
 800442a:	f000 fa71 	bl	8004910 <prvAddCurrentTaskToDelayedList>
}
 800442e:	bf00      	nop
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	200008b8 	.word	0x200008b8

0800443c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d109      	bne.n	8004462 <vTaskPlaceOnEventListRestricted+0x26>
 800444e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004452:	f383 8811 	msr	BASEPRI, r3
 8004456:	f3bf 8f6f 	isb	sy
 800445a:	f3bf 8f4f 	dsb	sy
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	e7fe      	b.n	8004460 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004462:	4b0a      	ldr	r3, [pc, #40]	; (800448c <vTaskPlaceOnEventListRestricted+0x50>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	3318      	adds	r3, #24
 8004468:	4619      	mov	r1, r3
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f7fe fe63 	bl	8003136 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d002      	beq.n	800447c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8004476:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800447a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800447c:	6879      	ldr	r1, [r7, #4]
 800447e:	68b8      	ldr	r0, [r7, #8]
 8004480:	f000 fa46 	bl	8004910 <prvAddCurrentTaskToDelayedList>
	}
 8004484:	bf00      	nop
 8004486:	3718      	adds	r7, #24
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	200008b8 	.word	0x200008b8

08004490 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d109      	bne.n	80044ba <xTaskRemoveFromEventList+0x2a>
 80044a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044aa:	f383 8811 	msr	BASEPRI, r3
 80044ae:	f3bf 8f6f 	isb	sy
 80044b2:	f3bf 8f4f 	dsb	sy
 80044b6:	60fb      	str	r3, [r7, #12]
 80044b8:	e7fe      	b.n	80044b8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	3318      	adds	r3, #24
 80044be:	4618      	mov	r0, r3
 80044c0:	f7fe fe96 	bl	80031f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044c4:	4b1d      	ldr	r3, [pc, #116]	; (800453c <xTaskRemoveFromEventList+0xac>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d11d      	bne.n	8004508 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	3304      	adds	r3, #4
 80044d0:	4618      	mov	r0, r3
 80044d2:	f7fe fe8d 	bl	80031f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044da:	4b19      	ldr	r3, [pc, #100]	; (8004540 <xTaskRemoveFromEventList+0xb0>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d903      	bls.n	80044ea <xTaskRemoveFromEventList+0x5a>
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e6:	4a16      	ldr	r2, [pc, #88]	; (8004540 <xTaskRemoveFromEventList+0xb0>)
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	4a13      	ldr	r2, [pc, #76]	; (8004544 <xTaskRemoveFromEventList+0xb4>)
 80044f8:	441a      	add	r2, r3
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	3304      	adds	r3, #4
 80044fe:	4619      	mov	r1, r3
 8004500:	4610      	mov	r0, r2
 8004502:	f7fe fe18 	bl	8003136 <vListInsertEnd>
 8004506:	e005      	b.n	8004514 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	3318      	adds	r3, #24
 800450c:	4619      	mov	r1, r3
 800450e:	480e      	ldr	r0, [pc, #56]	; (8004548 <xTaskRemoveFromEventList+0xb8>)
 8004510:	f7fe fe11 	bl	8003136 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004518:	4b0c      	ldr	r3, [pc, #48]	; (800454c <xTaskRemoveFromEventList+0xbc>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451e:	429a      	cmp	r2, r3
 8004520:	d905      	bls.n	800452e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004522:	2301      	movs	r3, #1
 8004524:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004526:	4b0a      	ldr	r3, [pc, #40]	; (8004550 <xTaskRemoveFromEventList+0xc0>)
 8004528:	2201      	movs	r2, #1
 800452a:	601a      	str	r2, [r3, #0]
 800452c:	e001      	b.n	8004532 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800452e:	2300      	movs	r3, #0
 8004530:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004532:	697b      	ldr	r3, [r7, #20]
}
 8004534:	4618      	mov	r0, r3
 8004536:	3718      	adds	r7, #24
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	20000db4 	.word	0x20000db4
 8004540:	20000d94 	.word	0x20000d94
 8004544:	200008bc 	.word	0x200008bc
 8004548:	20000d4c 	.word	0x20000d4c
 800454c:	200008b8 	.word	0x200008b8
 8004550:	20000da0 	.word	0x20000da0

08004554 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800455c:	4b06      	ldr	r3, [pc, #24]	; (8004578 <vTaskInternalSetTimeOutState+0x24>)
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004564:	4b05      	ldr	r3, [pc, #20]	; (800457c <vTaskInternalSetTimeOutState+0x28>)
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	605a      	str	r2, [r3, #4]
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr
 8004578:	20000da4 	.word	0x20000da4
 800457c:	20000d90 	.word	0x20000d90

08004580 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b088      	sub	sp, #32
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d109      	bne.n	80045a4 <xTaskCheckForTimeOut+0x24>
 8004590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	613b      	str	r3, [r7, #16]
 80045a2:	e7fe      	b.n	80045a2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d109      	bne.n	80045be <xTaskCheckForTimeOut+0x3e>
 80045aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ae:	f383 8811 	msr	BASEPRI, r3
 80045b2:	f3bf 8f6f 	isb	sy
 80045b6:	f3bf 8f4f 	dsb	sy
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	e7fe      	b.n	80045bc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80045be:	f000 fe65 	bl	800528c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80045c2:	4b1d      	ldr	r3, [pc, #116]	; (8004638 <xTaskCheckForTimeOut+0xb8>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045da:	d102      	bne.n	80045e2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80045dc:	2300      	movs	r3, #0
 80045de:	61fb      	str	r3, [r7, #28]
 80045e0:	e023      	b.n	800462a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	4b15      	ldr	r3, [pc, #84]	; (800463c <xTaskCheckForTimeOut+0xbc>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d007      	beq.n	80045fe <xTaskCheckForTimeOut+0x7e>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d302      	bcc.n	80045fe <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80045f8:	2301      	movs	r3, #1
 80045fa:	61fb      	str	r3, [r7, #28]
 80045fc:	e015      	b.n	800462a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	429a      	cmp	r2, r3
 8004606:	d20b      	bcs.n	8004620 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	1ad2      	subs	r2, r2, r3
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f7ff ff9d 	bl	8004554 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800461a:	2300      	movs	r3, #0
 800461c:	61fb      	str	r3, [r7, #28]
 800461e:	e004      	b.n	800462a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	2200      	movs	r2, #0
 8004624:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004626:	2301      	movs	r3, #1
 8004628:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800462a:	f000 fe5d 	bl	80052e8 <vPortExitCritical>

	return xReturn;
 800462e:	69fb      	ldr	r3, [r7, #28]
}
 8004630:	4618      	mov	r0, r3
 8004632:	3720      	adds	r7, #32
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	20000d90 	.word	0x20000d90
 800463c:	20000da4 	.word	0x20000da4

08004640 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004644:	4b03      	ldr	r3, [pc, #12]	; (8004654 <vTaskMissedYield+0x14>)
 8004646:	2201      	movs	r2, #1
 8004648:	601a      	str	r2, [r3, #0]
}
 800464a:	bf00      	nop
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	20000da0 	.word	0x20000da0

08004658 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004660:	f000 f852 	bl	8004708 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004664:	4b06      	ldr	r3, [pc, #24]	; (8004680 <prvIdleTask+0x28>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2b01      	cmp	r3, #1
 800466a:	d9f9      	bls.n	8004660 <prvIdleTask+0x8>
			{
				taskYIELD();
 800466c:	4b05      	ldr	r3, [pc, #20]	; (8004684 <prvIdleTask+0x2c>)
 800466e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	f3bf 8f4f 	dsb	sy
 8004678:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800467c:	e7f0      	b.n	8004660 <prvIdleTask+0x8>
 800467e:	bf00      	nop
 8004680:	200008bc 	.word	0x200008bc
 8004684:	e000ed04 	.word	0xe000ed04

08004688 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800468e:	2300      	movs	r3, #0
 8004690:	607b      	str	r3, [r7, #4]
 8004692:	e00c      	b.n	80046ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	4613      	mov	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	4413      	add	r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	4a12      	ldr	r2, [pc, #72]	; (80046e8 <prvInitialiseTaskLists+0x60>)
 80046a0:	4413      	add	r3, r2
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7fe fd1a 	bl	80030dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3301      	adds	r3, #1
 80046ac:	607b      	str	r3, [r7, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b37      	cmp	r3, #55	; 0x37
 80046b2:	d9ef      	bls.n	8004694 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80046b4:	480d      	ldr	r0, [pc, #52]	; (80046ec <prvInitialiseTaskLists+0x64>)
 80046b6:	f7fe fd11 	bl	80030dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046ba:	480d      	ldr	r0, [pc, #52]	; (80046f0 <prvInitialiseTaskLists+0x68>)
 80046bc:	f7fe fd0e 	bl	80030dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046c0:	480c      	ldr	r0, [pc, #48]	; (80046f4 <prvInitialiseTaskLists+0x6c>)
 80046c2:	f7fe fd0b 	bl	80030dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80046c6:	480c      	ldr	r0, [pc, #48]	; (80046f8 <prvInitialiseTaskLists+0x70>)
 80046c8:	f7fe fd08 	bl	80030dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80046cc:	480b      	ldr	r0, [pc, #44]	; (80046fc <prvInitialiseTaskLists+0x74>)
 80046ce:	f7fe fd05 	bl	80030dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80046d2:	4b0b      	ldr	r3, [pc, #44]	; (8004700 <prvInitialiseTaskLists+0x78>)
 80046d4:	4a05      	ldr	r2, [pc, #20]	; (80046ec <prvInitialiseTaskLists+0x64>)
 80046d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046d8:	4b0a      	ldr	r3, [pc, #40]	; (8004704 <prvInitialiseTaskLists+0x7c>)
 80046da:	4a05      	ldr	r2, [pc, #20]	; (80046f0 <prvInitialiseTaskLists+0x68>)
 80046dc:	601a      	str	r2, [r3, #0]
}
 80046de:	bf00      	nop
 80046e0:	3708      	adds	r7, #8
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	200008bc 	.word	0x200008bc
 80046ec:	20000d1c 	.word	0x20000d1c
 80046f0:	20000d30 	.word	0x20000d30
 80046f4:	20000d4c 	.word	0x20000d4c
 80046f8:	20000d60 	.word	0x20000d60
 80046fc:	20000d78 	.word	0x20000d78
 8004700:	20000d44 	.word	0x20000d44
 8004704:	20000d48 	.word	0x20000d48

08004708 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800470e:	e019      	b.n	8004744 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004710:	f000 fdbc 	bl	800528c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004714:	4b0f      	ldr	r3, [pc, #60]	; (8004754 <prvCheckTasksWaitingTermination+0x4c>)
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	3304      	adds	r3, #4
 8004720:	4618      	mov	r0, r3
 8004722:	f7fe fd65 	bl	80031f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004726:	4b0c      	ldr	r3, [pc, #48]	; (8004758 <prvCheckTasksWaitingTermination+0x50>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	3b01      	subs	r3, #1
 800472c:	4a0a      	ldr	r2, [pc, #40]	; (8004758 <prvCheckTasksWaitingTermination+0x50>)
 800472e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004730:	4b0a      	ldr	r3, [pc, #40]	; (800475c <prvCheckTasksWaitingTermination+0x54>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	3b01      	subs	r3, #1
 8004736:	4a09      	ldr	r2, [pc, #36]	; (800475c <prvCheckTasksWaitingTermination+0x54>)
 8004738:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800473a:	f000 fdd5 	bl	80052e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 f80e 	bl	8004760 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004744:	4b05      	ldr	r3, [pc, #20]	; (800475c <prvCheckTasksWaitingTermination+0x54>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1e1      	bne.n	8004710 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800474c:	bf00      	nop
 800474e:	3708      	adds	r7, #8
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}
 8004754:	20000d60 	.word	0x20000d60
 8004758:	20000d8c 	.word	0x20000d8c
 800475c:	20000d74 	.word	0x20000d74

08004760 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800476e:	2b00      	cmp	r3, #0
 8004770:	d108      	bne.n	8004784 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	4618      	mov	r0, r3
 8004778:	f000 ff64 	bl	8005644 <vPortFree>
				vPortFree( pxTCB );
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 ff61 	bl	8005644 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004782:	e017      	b.n	80047b4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800478a:	2b01      	cmp	r3, #1
 800478c:	d103      	bne.n	8004796 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f000 ff58 	bl	8005644 <vPortFree>
	}
 8004794:	e00e      	b.n	80047b4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800479c:	2b02      	cmp	r3, #2
 800479e:	d009      	beq.n	80047b4 <prvDeleteTCB+0x54>
 80047a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a4:	f383 8811 	msr	BASEPRI, r3
 80047a8:	f3bf 8f6f 	isb	sy
 80047ac:	f3bf 8f4f 	dsb	sy
 80047b0:	60fb      	str	r3, [r7, #12]
 80047b2:	e7fe      	b.n	80047b2 <prvDeleteTCB+0x52>
	}
 80047b4:	bf00      	nop
 80047b6:	3710      	adds	r7, #16
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047c2:	4b0c      	ldr	r3, [pc, #48]	; (80047f4 <prvResetNextTaskUnblockTime+0x38>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d104      	bne.n	80047d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80047cc:	4b0a      	ldr	r3, [pc, #40]	; (80047f8 <prvResetNextTaskUnblockTime+0x3c>)
 80047ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80047d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80047d4:	e008      	b.n	80047e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047d6:	4b07      	ldr	r3, [pc, #28]	; (80047f4 <prvResetNextTaskUnblockTime+0x38>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	4a04      	ldr	r2, [pc, #16]	; (80047f8 <prvResetNextTaskUnblockTime+0x3c>)
 80047e6:	6013      	str	r3, [r2, #0]
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	20000d44 	.word	0x20000d44
 80047f8:	20000dac 	.word	0x20000dac

080047fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004802:	4b0b      	ldr	r3, [pc, #44]	; (8004830 <xTaskGetSchedulerState+0x34>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d102      	bne.n	8004810 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800480a:	2301      	movs	r3, #1
 800480c:	607b      	str	r3, [r7, #4]
 800480e:	e008      	b.n	8004822 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004810:	4b08      	ldr	r3, [pc, #32]	; (8004834 <xTaskGetSchedulerState+0x38>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d102      	bne.n	800481e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004818:	2302      	movs	r3, #2
 800481a:	607b      	str	r3, [r7, #4]
 800481c:	e001      	b.n	8004822 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800481e:	2300      	movs	r3, #0
 8004820:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004822:	687b      	ldr	r3, [r7, #4]
	}
 8004824:	4618      	mov	r0, r3
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	20000d98 	.word	0x20000d98
 8004834:	20000db4 	.word	0x20000db4

08004838 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004844:	2300      	movs	r3, #0
 8004846:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d054      	beq.n	80048f8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800484e:	4b2d      	ldr	r3, [pc, #180]	; (8004904 <xTaskPriorityDisinherit+0xcc>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	429a      	cmp	r2, r3
 8004856:	d009      	beq.n	800486c <xTaskPriorityDisinherit+0x34>
 8004858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485c:	f383 8811 	msr	BASEPRI, r3
 8004860:	f3bf 8f6f 	isb	sy
 8004864:	f3bf 8f4f 	dsb	sy
 8004868:	60fb      	str	r3, [r7, #12]
 800486a:	e7fe      	b.n	800486a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004870:	2b00      	cmp	r3, #0
 8004872:	d109      	bne.n	8004888 <xTaskPriorityDisinherit+0x50>
 8004874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004878:	f383 8811 	msr	BASEPRI, r3
 800487c:	f3bf 8f6f 	isb	sy
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	60bb      	str	r3, [r7, #8]
 8004886:	e7fe      	b.n	8004886 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800488c:	1e5a      	subs	r2, r3, #1
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800489a:	429a      	cmp	r2, r3
 800489c:	d02c      	beq.n	80048f8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d128      	bne.n	80048f8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	3304      	adds	r3, #4
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7fe fca0 	bl	80031f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048bc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c8:	4b0f      	ldr	r3, [pc, #60]	; (8004908 <xTaskPriorityDisinherit+0xd0>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d903      	bls.n	80048d8 <xTaskPriorityDisinherit+0xa0>
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d4:	4a0c      	ldr	r2, [pc, #48]	; (8004908 <xTaskPriorityDisinherit+0xd0>)
 80048d6:	6013      	str	r3, [r2, #0]
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048dc:	4613      	mov	r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4413      	add	r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	4a09      	ldr	r2, [pc, #36]	; (800490c <xTaskPriorityDisinherit+0xd4>)
 80048e6:	441a      	add	r2, r3
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	3304      	adds	r3, #4
 80048ec:	4619      	mov	r1, r3
 80048ee:	4610      	mov	r0, r2
 80048f0:	f7fe fc21 	bl	8003136 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80048f4:	2301      	movs	r3, #1
 80048f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80048f8:	697b      	ldr	r3, [r7, #20]
	}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	200008b8 	.word	0x200008b8
 8004908:	20000d94 	.word	0x20000d94
 800490c:	200008bc 	.word	0x200008bc

08004910 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800491a:	4b21      	ldr	r3, [pc, #132]	; (80049a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004920:	4b20      	ldr	r3, [pc, #128]	; (80049a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3304      	adds	r3, #4
 8004926:	4618      	mov	r0, r3
 8004928:	f7fe fc62 	bl	80031f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004932:	d10a      	bne.n	800494a <prvAddCurrentTaskToDelayedList+0x3a>
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d007      	beq.n	800494a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800493a:	4b1a      	ldr	r3, [pc, #104]	; (80049a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	3304      	adds	r3, #4
 8004940:	4619      	mov	r1, r3
 8004942:	4819      	ldr	r0, [pc, #100]	; (80049a8 <prvAddCurrentTaskToDelayedList+0x98>)
 8004944:	f7fe fbf7 	bl	8003136 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004948:	e026      	b.n	8004998 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4413      	add	r3, r2
 8004950:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004952:	4b14      	ldr	r3, [pc, #80]	; (80049a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	429a      	cmp	r2, r3
 8004960:	d209      	bcs.n	8004976 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004962:	4b12      	ldr	r3, [pc, #72]	; (80049ac <prvAddCurrentTaskToDelayedList+0x9c>)
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	4b0f      	ldr	r3, [pc, #60]	; (80049a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	3304      	adds	r3, #4
 800496c:	4619      	mov	r1, r3
 800496e:	4610      	mov	r0, r2
 8004970:	f7fe fc05 	bl	800317e <vListInsert>
}
 8004974:	e010      	b.n	8004998 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004976:	4b0e      	ldr	r3, [pc, #56]	; (80049b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	4b0a      	ldr	r3, [pc, #40]	; (80049a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	3304      	adds	r3, #4
 8004980:	4619      	mov	r1, r3
 8004982:	4610      	mov	r0, r2
 8004984:	f7fe fbfb 	bl	800317e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004988:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68ba      	ldr	r2, [r7, #8]
 800498e:	429a      	cmp	r2, r3
 8004990:	d202      	bcs.n	8004998 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004992:	4a08      	ldr	r2, [pc, #32]	; (80049b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	6013      	str	r3, [r2, #0]
}
 8004998:	bf00      	nop
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	20000d90 	.word	0x20000d90
 80049a4:	200008b8 	.word	0x200008b8
 80049a8:	20000d78 	.word	0x20000d78
 80049ac:	20000d48 	.word	0x20000d48
 80049b0:	20000d44 	.word	0x20000d44
 80049b4:	20000dac 	.word	0x20000dac

080049b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b08a      	sub	sp, #40	; 0x28
 80049bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80049be:	2300      	movs	r3, #0
 80049c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80049c2:	f000 faff 	bl	8004fc4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80049c6:	4b1c      	ldr	r3, [pc, #112]	; (8004a38 <xTimerCreateTimerTask+0x80>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d021      	beq.n	8004a12 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80049ce:	2300      	movs	r3, #0
 80049d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80049d2:	2300      	movs	r3, #0
 80049d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80049d6:	1d3a      	adds	r2, r7, #4
 80049d8:	f107 0108 	add.w	r1, r7, #8
 80049dc:	f107 030c 	add.w	r3, r7, #12
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7fe fb61 	bl	80030a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80049e6:	6879      	ldr	r1, [r7, #4]
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	9202      	str	r2, [sp, #8]
 80049ee:	9301      	str	r3, [sp, #4]
 80049f0:	2302      	movs	r3, #2
 80049f2:	9300      	str	r3, [sp, #0]
 80049f4:	2300      	movs	r3, #0
 80049f6:	460a      	mov	r2, r1
 80049f8:	4910      	ldr	r1, [pc, #64]	; (8004a3c <xTimerCreateTimerTask+0x84>)
 80049fa:	4811      	ldr	r0, [pc, #68]	; (8004a40 <xTimerCreateTimerTask+0x88>)
 80049fc:	f7ff f8f6 	bl	8003bec <xTaskCreateStatic>
 8004a00:	4602      	mov	r2, r0
 8004a02:	4b10      	ldr	r3, [pc, #64]	; (8004a44 <xTimerCreateTimerTask+0x8c>)
 8004a04:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004a06:	4b0f      	ldr	r3, [pc, #60]	; (8004a44 <xTimerCreateTimerTask+0x8c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d001      	beq.n	8004a12 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d109      	bne.n	8004a2c <xTimerCreateTimerTask+0x74>
 8004a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a1c:	f383 8811 	msr	BASEPRI, r3
 8004a20:	f3bf 8f6f 	isb	sy
 8004a24:	f3bf 8f4f 	dsb	sy
 8004a28:	613b      	str	r3, [r7, #16]
 8004a2a:	e7fe      	b.n	8004a2a <xTimerCreateTimerTask+0x72>
	return xReturn;
 8004a2c:	697b      	ldr	r3, [r7, #20]
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3718      	adds	r7, #24
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	20000de8 	.word	0x20000de8
 8004a3c:	08009370 	.word	0x08009370
 8004a40:	08004b79 	.word	0x08004b79
 8004a44:	20000dec 	.word	0x20000dec

08004a48 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b08a      	sub	sp, #40	; 0x28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
 8004a54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004a56:	2300      	movs	r3, #0
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d109      	bne.n	8004a74 <xTimerGenericCommand+0x2c>
 8004a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a64:	f383 8811 	msr	BASEPRI, r3
 8004a68:	f3bf 8f6f 	isb	sy
 8004a6c:	f3bf 8f4f 	dsb	sy
 8004a70:	623b      	str	r3, [r7, #32]
 8004a72:	e7fe      	b.n	8004a72 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004a74:	4b19      	ldr	r3, [pc, #100]	; (8004adc <xTimerGenericCommand+0x94>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d02a      	beq.n	8004ad2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	2b05      	cmp	r3, #5
 8004a8c:	dc18      	bgt.n	8004ac0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004a8e:	f7ff feb5 	bl	80047fc <xTaskGetSchedulerState>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b02      	cmp	r3, #2
 8004a96:	d109      	bne.n	8004aac <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004a98:	4b10      	ldr	r3, [pc, #64]	; (8004adc <xTimerGenericCommand+0x94>)
 8004a9a:	6818      	ldr	r0, [r3, #0]
 8004a9c:	f107 0110 	add.w	r1, r7, #16
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aa4:	f7fe fccc 	bl	8003440 <xQueueGenericSend>
 8004aa8:	6278      	str	r0, [r7, #36]	; 0x24
 8004aaa:	e012      	b.n	8004ad2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004aac:	4b0b      	ldr	r3, [pc, #44]	; (8004adc <xTimerGenericCommand+0x94>)
 8004aae:	6818      	ldr	r0, [r3, #0]
 8004ab0:	f107 0110 	add.w	r1, r7, #16
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f7fe fcc2 	bl	8003440 <xQueueGenericSend>
 8004abc:	6278      	str	r0, [r7, #36]	; 0x24
 8004abe:	e008      	b.n	8004ad2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004ac0:	4b06      	ldr	r3, [pc, #24]	; (8004adc <xTimerGenericCommand+0x94>)
 8004ac2:	6818      	ldr	r0, [r3, #0]
 8004ac4:	f107 0110 	add.w	r1, r7, #16
 8004ac8:	2300      	movs	r3, #0
 8004aca:	683a      	ldr	r2, [r7, #0]
 8004acc:	f7fe fdb2 	bl	8003634 <xQueueGenericSendFromISR>
 8004ad0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3728      	adds	r7, #40	; 0x28
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	20000de8 	.word	0x20000de8

08004ae0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b088      	sub	sp, #32
 8004ae4:	af02      	add	r7, sp, #8
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004aea:	4b22      	ldr	r3, [pc, #136]	; (8004b74 <prvProcessExpiredTimer+0x94>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	3304      	adds	r3, #4
 8004af8:	4618      	mov	r0, r3
 8004afa:	f7fe fb79 	bl	80031f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b04:	f003 0304 	and.w	r3, r3, #4
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d021      	beq.n	8004b50 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	699a      	ldr	r2, [r3, #24]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	18d1      	adds	r1, r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	6978      	ldr	r0, [r7, #20]
 8004b1a:	f000 f8d1 	bl	8004cc0 <prvInsertTimerInActiveList>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d01e      	beq.n	8004b62 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004b24:	2300      	movs	r3, #0
 8004b26:	9300      	str	r3, [sp, #0]
 8004b28:	2300      	movs	r3, #0
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	6978      	ldr	r0, [r7, #20]
 8004b30:	f7ff ff8a 	bl	8004a48 <xTimerGenericCommand>
 8004b34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d112      	bne.n	8004b62 <prvProcessExpiredTimer+0x82>
 8004b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b40:	f383 8811 	msr	BASEPRI, r3
 8004b44:	f3bf 8f6f 	isb	sy
 8004b48:	f3bf 8f4f 	dsb	sy
 8004b4c:	60fb      	str	r3, [r7, #12]
 8004b4e:	e7fe      	b.n	8004b4e <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b56:	f023 0301 	bic.w	r3, r3, #1
 8004b5a:	b2da      	uxtb	r2, r3
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	6978      	ldr	r0, [r7, #20]
 8004b68:	4798      	blx	r3
}
 8004b6a:	bf00      	nop
 8004b6c:	3718      	adds	r7, #24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	20000de0 	.word	0x20000de0

08004b78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004b80:	f107 0308 	add.w	r3, r7, #8
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 f857 	bl	8004c38 <prvGetNextExpireTime>
 8004b8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	4619      	mov	r1, r3
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f000 f803 	bl	8004b9c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004b96:	f000 f8d5 	bl	8004d44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004b9a:	e7f1      	b.n	8004b80 <prvTimerTask+0x8>

08004b9c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004ba6:	f7ff fa57 	bl	8004058 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004baa:	f107 0308 	add.w	r3, r7, #8
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 f866 	bl	8004c80 <prvSampleTimeNow>
 8004bb4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d130      	bne.n	8004c1e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10a      	bne.n	8004bd8 <prvProcessTimerOrBlockTask+0x3c>
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d806      	bhi.n	8004bd8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004bca:	f7ff fa53 	bl	8004074 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004bce:	68f9      	ldr	r1, [r7, #12]
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f7ff ff85 	bl	8004ae0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004bd6:	e024      	b.n	8004c22 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d008      	beq.n	8004bf0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004bde:	4b13      	ldr	r3, [pc, #76]	; (8004c2c <prvProcessTimerOrBlockTask+0x90>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d101      	bne.n	8004bec <prvProcessTimerOrBlockTask+0x50>
 8004be8:	2301      	movs	r3, #1
 8004bea:	e000      	b.n	8004bee <prvProcessTimerOrBlockTask+0x52>
 8004bec:	2300      	movs	r3, #0
 8004bee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004bf0:	4b0f      	ldr	r3, [pc, #60]	; (8004c30 <prvProcessTimerOrBlockTask+0x94>)
 8004bf2:	6818      	ldr	r0, [r3, #0]
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	683a      	ldr	r2, [r7, #0]
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	f7fe ffc1 	bl	8003b84 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004c02:	f7ff fa37 	bl	8004074 <xTaskResumeAll>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10a      	bne.n	8004c22 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004c0c:	4b09      	ldr	r3, [pc, #36]	; (8004c34 <prvProcessTimerOrBlockTask+0x98>)
 8004c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	f3bf 8f4f 	dsb	sy
 8004c18:	f3bf 8f6f 	isb	sy
}
 8004c1c:	e001      	b.n	8004c22 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004c1e:	f7ff fa29 	bl	8004074 <xTaskResumeAll>
}
 8004c22:	bf00      	nop
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	20000de4 	.word	0x20000de4
 8004c30:	20000de8 	.word	0x20000de8
 8004c34:	e000ed04 	.word	0xe000ed04

08004c38 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b085      	sub	sp, #20
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004c40:	4b0e      	ldr	r3, [pc, #56]	; (8004c7c <prvGetNextExpireTime+0x44>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <prvGetNextExpireTime+0x16>
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	e000      	b.n	8004c50 <prvGetNextExpireTime+0x18>
 8004c4e:	2200      	movs	r2, #0
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d105      	bne.n	8004c68 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c5c:	4b07      	ldr	r3, [pc, #28]	; (8004c7c <prvGetNextExpireTime+0x44>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	60fb      	str	r3, [r7, #12]
 8004c66:	e001      	b.n	8004c6c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	20000de0 	.word	0x20000de0

08004c80 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004c88:	f7ff fa90 	bl	80041ac <xTaskGetTickCount>
 8004c8c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004c8e:	4b0b      	ldr	r3, [pc, #44]	; (8004cbc <prvSampleTimeNow+0x3c>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d205      	bcs.n	8004ca4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004c98:	f000 f930 	bl	8004efc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	601a      	str	r2, [r3, #0]
 8004ca2:	e002      	b.n	8004caa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004caa:	4a04      	ldr	r2, [pc, #16]	; (8004cbc <prvSampleTimeNow+0x3c>)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	20000df0 	.word	0x20000df0

08004cc0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
 8004ccc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	68ba      	ldr	r2, [r7, #8]
 8004cd6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d812      	bhi.n	8004d0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	1ad2      	subs	r2, r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d302      	bcc.n	8004cfa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	617b      	str	r3, [r7, #20]
 8004cf8:	e01b      	b.n	8004d32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004cfa:	4b10      	ldr	r3, [pc, #64]	; (8004d3c <prvInsertTimerInActiveList+0x7c>)
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3304      	adds	r3, #4
 8004d02:	4619      	mov	r1, r3
 8004d04:	4610      	mov	r0, r2
 8004d06:	f7fe fa3a 	bl	800317e <vListInsert>
 8004d0a:	e012      	b.n	8004d32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d206      	bcs.n	8004d22 <prvInsertTimerInActiveList+0x62>
 8004d14:	68ba      	ldr	r2, [r7, #8]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d302      	bcc.n	8004d22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	617b      	str	r3, [r7, #20]
 8004d20:	e007      	b.n	8004d32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004d22:	4b07      	ldr	r3, [pc, #28]	; (8004d40 <prvInsertTimerInActiveList+0x80>)
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	3304      	adds	r3, #4
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4610      	mov	r0, r2
 8004d2e:	f7fe fa26 	bl	800317e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004d32:	697b      	ldr	r3, [r7, #20]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3718      	adds	r7, #24
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	20000de4 	.word	0x20000de4
 8004d40:	20000de0 	.word	0x20000de0

08004d44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b08e      	sub	sp, #56	; 0x38
 8004d48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004d4a:	e0c6      	b.n	8004eda <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	da17      	bge.n	8004d82 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004d52:	1d3b      	adds	r3, r7, #4
 8004d54:	3304      	adds	r3, #4
 8004d56:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d109      	bne.n	8004d72 <prvProcessReceivedCommands+0x2e>
 8004d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d62:	f383 8811 	msr	BASEPRI, r3
 8004d66:	f3bf 8f6f 	isb	sy
 8004d6a:	f3bf 8f4f 	dsb	sy
 8004d6e:	61fb      	str	r3, [r7, #28]
 8004d70:	e7fe      	b.n	8004d70 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d78:	6850      	ldr	r0, [r2, #4]
 8004d7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d7c:	6892      	ldr	r2, [r2, #8]
 8004d7e:	4611      	mov	r1, r2
 8004d80:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f2c0 80a7 	blt.w	8004ed8 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d004      	beq.n	8004da0 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d98:	3304      	adds	r3, #4
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7fe fa28 	bl	80031f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004da0:	463b      	mov	r3, r7
 8004da2:	4618      	mov	r0, r3
 8004da4:	f7ff ff6c 	bl	8004c80 <prvSampleTimeNow>
 8004da8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b09      	cmp	r3, #9
 8004dae:	f200 8094 	bhi.w	8004eda <prvProcessReceivedCommands+0x196>
 8004db2:	a201      	add	r2, pc, #4	; (adr r2, 8004db8 <prvProcessReceivedCommands+0x74>)
 8004db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db8:	08004de1 	.word	0x08004de1
 8004dbc:	08004de1 	.word	0x08004de1
 8004dc0:	08004de1 	.word	0x08004de1
 8004dc4:	08004e53 	.word	0x08004e53
 8004dc8:	08004e67 	.word	0x08004e67
 8004dcc:	08004eaf 	.word	0x08004eaf
 8004dd0:	08004de1 	.word	0x08004de1
 8004dd4:	08004de1 	.word	0x08004de1
 8004dd8:	08004e53 	.word	0x08004e53
 8004ddc:	08004e67 	.word	0x08004e67
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004de6:	f043 0301 	orr.w	r3, r3, #1
 8004dea:	b2da      	uxtb	r2, r3
 8004dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	18d1      	adds	r1, r2, r3
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e00:	f7ff ff5e 	bl	8004cc0 <prvInsertTimerInActiveList>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d067      	beq.n	8004eda <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e10:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e18:	f003 0304 	and.w	r3, r3, #4
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d05c      	beq.n	8004eda <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	441a      	add	r2, r3
 8004e28:	2300      	movs	r3, #0
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	2100      	movs	r1, #0
 8004e30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e32:	f7ff fe09 	bl	8004a48 <xTimerGenericCommand>
 8004e36:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d14d      	bne.n	8004eda <prvProcessReceivedCommands+0x196>
 8004e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e42:	f383 8811 	msr	BASEPRI, r3
 8004e46:	f3bf 8f6f 	isb	sy
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	61bb      	str	r3, [r7, #24]
 8004e50:	e7fe      	b.n	8004e50 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e58:	f023 0301 	bic.w	r3, r3, #1
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e60:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004e64:	e039      	b.n	8004eda <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e6c:	f043 0301 	orr.w	r3, r3, #1
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e7c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d109      	bne.n	8004e9a <prvProcessReceivedCommands+0x156>
 8004e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e8a:	f383 8811 	msr	BASEPRI, r3
 8004e8e:	f3bf 8f6f 	isb	sy
 8004e92:	f3bf 8f4f 	dsb	sy
 8004e96:	617b      	str	r3, [r7, #20]
 8004e98:	e7fe      	b.n	8004e98 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9c:	699a      	ldr	r2, [r3, #24]
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea0:	18d1      	adds	r1, r2, r3
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ea6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ea8:	f7ff ff0a 	bl	8004cc0 <prvInsertTimerInActiveList>
					break;
 8004eac:	e015      	b.n	8004eda <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004eb4:	f003 0302 	and.w	r3, r3, #2
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d103      	bne.n	8004ec4 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8004ebc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ebe:	f000 fbc1 	bl	8005644 <vPortFree>
 8004ec2:	e00a      	b.n	8004eda <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004eca:	f023 0301 	bic.w	r3, r3, #1
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004ed6:	e000      	b.n	8004eda <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004ed8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004eda:	4b07      	ldr	r3, [pc, #28]	; (8004ef8 <prvProcessReceivedCommands+0x1b4>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	1d39      	adds	r1, r7, #4
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fe fc3a 	bl	800375c <xQueueReceive>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	f47f af2e 	bne.w	8004d4c <prvProcessReceivedCommands+0x8>
	}
}
 8004ef0:	bf00      	nop
 8004ef2:	3730      	adds	r7, #48	; 0x30
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	20000de8 	.word	0x20000de8

08004efc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b088      	sub	sp, #32
 8004f00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004f02:	e047      	b.n	8004f94 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004f04:	4b2d      	ldr	r3, [pc, #180]	; (8004fbc <prvSwitchTimerLists+0xc0>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f0e:	4b2b      	ldr	r3, [pc, #172]	; (8004fbc <prvSwitchTimerLists+0xc0>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	3304      	adds	r3, #4
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7fe f967 	bl	80031f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f30:	f003 0304 	and.w	r3, r3, #4
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d02d      	beq.n	8004f94 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	4413      	add	r3, r2
 8004f40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d90e      	bls.n	8004f68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004f56:	4b19      	ldr	r3, [pc, #100]	; (8004fbc <prvSwitchTimerLists+0xc0>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	3304      	adds	r3, #4
 8004f5e:	4619      	mov	r1, r3
 8004f60:	4610      	mov	r0, r2
 8004f62:	f7fe f90c 	bl	800317e <vListInsert>
 8004f66:	e015      	b.n	8004f94 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004f68:	2300      	movs	r3, #0
 8004f6a:	9300      	str	r3, [sp, #0]
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	2100      	movs	r1, #0
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	f7ff fd68 	bl	8004a48 <xTimerGenericCommand>
 8004f78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d109      	bne.n	8004f94 <prvSwitchTimerLists+0x98>
 8004f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f84:	f383 8811 	msr	BASEPRI, r3
 8004f88:	f3bf 8f6f 	isb	sy
 8004f8c:	f3bf 8f4f 	dsb	sy
 8004f90:	603b      	str	r3, [r7, #0]
 8004f92:	e7fe      	b.n	8004f92 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004f94:	4b09      	ldr	r3, [pc, #36]	; (8004fbc <prvSwitchTimerLists+0xc0>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1b2      	bne.n	8004f04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004f9e:	4b07      	ldr	r3, [pc, #28]	; (8004fbc <prvSwitchTimerLists+0xc0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004fa4:	4b06      	ldr	r3, [pc, #24]	; (8004fc0 <prvSwitchTimerLists+0xc4>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a04      	ldr	r2, [pc, #16]	; (8004fbc <prvSwitchTimerLists+0xc0>)
 8004faa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004fac:	4a04      	ldr	r2, [pc, #16]	; (8004fc0 <prvSwitchTimerLists+0xc4>)
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	6013      	str	r3, [r2, #0]
}
 8004fb2:	bf00      	nop
 8004fb4:	3718      	adds	r7, #24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000de0 	.word	0x20000de0
 8004fc0:	20000de4 	.word	0x20000de4

08004fc4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004fca:	f000 f95f 	bl	800528c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004fce:	4b15      	ldr	r3, [pc, #84]	; (8005024 <prvCheckForValidListAndQueue+0x60>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d120      	bne.n	8005018 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004fd6:	4814      	ldr	r0, [pc, #80]	; (8005028 <prvCheckForValidListAndQueue+0x64>)
 8004fd8:	f7fe f880 	bl	80030dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004fdc:	4813      	ldr	r0, [pc, #76]	; (800502c <prvCheckForValidListAndQueue+0x68>)
 8004fde:	f7fe f87d 	bl	80030dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004fe2:	4b13      	ldr	r3, [pc, #76]	; (8005030 <prvCheckForValidListAndQueue+0x6c>)
 8004fe4:	4a10      	ldr	r2, [pc, #64]	; (8005028 <prvCheckForValidListAndQueue+0x64>)
 8004fe6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004fe8:	4b12      	ldr	r3, [pc, #72]	; (8005034 <prvCheckForValidListAndQueue+0x70>)
 8004fea:	4a10      	ldr	r2, [pc, #64]	; (800502c <prvCheckForValidListAndQueue+0x68>)
 8004fec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004fee:	2300      	movs	r3, #0
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	4b11      	ldr	r3, [pc, #68]	; (8005038 <prvCheckForValidListAndQueue+0x74>)
 8004ff4:	4a11      	ldr	r2, [pc, #68]	; (800503c <prvCheckForValidListAndQueue+0x78>)
 8004ff6:	2110      	movs	r1, #16
 8004ff8:	200a      	movs	r0, #10
 8004ffa:	f7fe f98b 	bl	8003314 <xQueueGenericCreateStatic>
 8004ffe:	4602      	mov	r2, r0
 8005000:	4b08      	ldr	r3, [pc, #32]	; (8005024 <prvCheckForValidListAndQueue+0x60>)
 8005002:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005004:	4b07      	ldr	r3, [pc, #28]	; (8005024 <prvCheckForValidListAndQueue+0x60>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d005      	beq.n	8005018 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800500c:	4b05      	ldr	r3, [pc, #20]	; (8005024 <prvCheckForValidListAndQueue+0x60>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	490b      	ldr	r1, [pc, #44]	; (8005040 <prvCheckForValidListAndQueue+0x7c>)
 8005012:	4618      	mov	r0, r3
 8005014:	f7fe fd8e 	bl	8003b34 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005018:	f000 f966 	bl	80052e8 <vPortExitCritical>
}
 800501c:	bf00      	nop
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	20000de8 	.word	0x20000de8
 8005028:	20000db8 	.word	0x20000db8
 800502c:	20000dcc 	.word	0x20000dcc
 8005030:	20000de0 	.word	0x20000de0
 8005034:	20000de4 	.word	0x20000de4
 8005038:	20000e94 	.word	0x20000e94
 800503c:	20000df4 	.word	0x20000df4
 8005040:	08009378 	.word	0x08009378

08005044 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	3b04      	subs	r3, #4
 8005054:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800505c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	3b04      	subs	r3, #4
 8005062:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	f023 0201 	bic.w	r2, r3, #1
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	3b04      	subs	r3, #4
 8005072:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005074:	4a0c      	ldr	r2, [pc, #48]	; (80050a8 <pxPortInitialiseStack+0x64>)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	3b14      	subs	r3, #20
 800507e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	3b04      	subs	r3, #4
 800508a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f06f 0202 	mvn.w	r2, #2
 8005092:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	3b20      	subs	r3, #32
 8005098:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800509a:	68fb      	ldr	r3, [r7, #12]
}
 800509c:	4618      	mov	r0, r3
 800509e:	3714      	adds	r7, #20
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr
 80050a8:	080050ad 	.word	0x080050ad

080050ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80050b2:	2300      	movs	r3, #0
 80050b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80050b6:	4b11      	ldr	r3, [pc, #68]	; (80050fc <prvTaskExitError+0x50>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050be:	d009      	beq.n	80050d4 <prvTaskExitError+0x28>
 80050c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c4:	f383 8811 	msr	BASEPRI, r3
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	60fb      	str	r3, [r7, #12]
 80050d2:	e7fe      	b.n	80050d2 <prvTaskExitError+0x26>
 80050d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80050e6:	bf00      	nop
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d0fc      	beq.n	80050e8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80050ee:	bf00      	nop
 80050f0:	3714      	adds	r7, #20
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	2000000c 	.word	0x2000000c

08005100 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005100:	4b07      	ldr	r3, [pc, #28]	; (8005120 <pxCurrentTCBConst2>)
 8005102:	6819      	ldr	r1, [r3, #0]
 8005104:	6808      	ldr	r0, [r1, #0]
 8005106:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800510a:	f380 8809 	msr	PSP, r0
 800510e:	f3bf 8f6f 	isb	sy
 8005112:	f04f 0000 	mov.w	r0, #0
 8005116:	f380 8811 	msr	BASEPRI, r0
 800511a:	4770      	bx	lr
 800511c:	f3af 8000 	nop.w

08005120 <pxCurrentTCBConst2>:
 8005120:	200008b8 	.word	0x200008b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop

08005128 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005128:	4808      	ldr	r0, [pc, #32]	; (800514c <prvPortStartFirstTask+0x24>)
 800512a:	6800      	ldr	r0, [r0, #0]
 800512c:	6800      	ldr	r0, [r0, #0]
 800512e:	f380 8808 	msr	MSP, r0
 8005132:	f04f 0000 	mov.w	r0, #0
 8005136:	f380 8814 	msr	CONTROL, r0
 800513a:	b662      	cpsie	i
 800513c:	b661      	cpsie	f
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	f3bf 8f6f 	isb	sy
 8005146:	df00      	svc	0
 8005148:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800514a:	bf00      	nop
 800514c:	e000ed08 	.word	0xe000ed08

08005150 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005156:	4b44      	ldr	r3, [pc, #272]	; (8005268 <xPortStartScheduler+0x118>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a44      	ldr	r2, [pc, #272]	; (800526c <xPortStartScheduler+0x11c>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d109      	bne.n	8005174 <xPortStartScheduler+0x24>
 8005160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005164:	f383 8811 	msr	BASEPRI, r3
 8005168:	f3bf 8f6f 	isb	sy
 800516c:	f3bf 8f4f 	dsb	sy
 8005170:	613b      	str	r3, [r7, #16]
 8005172:	e7fe      	b.n	8005172 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005174:	4b3c      	ldr	r3, [pc, #240]	; (8005268 <xPortStartScheduler+0x118>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a3d      	ldr	r2, [pc, #244]	; (8005270 <xPortStartScheduler+0x120>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d109      	bne.n	8005192 <xPortStartScheduler+0x42>
 800517e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	60fb      	str	r3, [r7, #12]
 8005190:	e7fe      	b.n	8005190 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005192:	4b38      	ldr	r3, [pc, #224]	; (8005274 <xPortStartScheduler+0x124>)
 8005194:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	b2db      	uxtb	r3, r3
 800519c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	22ff      	movs	r2, #255	; 0xff
 80051a2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80051ac:	78fb      	ldrb	r3, [r7, #3]
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80051b4:	b2da      	uxtb	r2, r3
 80051b6:	4b30      	ldr	r3, [pc, #192]	; (8005278 <xPortStartScheduler+0x128>)
 80051b8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80051ba:	4b30      	ldr	r3, [pc, #192]	; (800527c <xPortStartScheduler+0x12c>)
 80051bc:	2207      	movs	r2, #7
 80051be:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051c0:	e009      	b.n	80051d6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80051c2:	4b2e      	ldr	r3, [pc, #184]	; (800527c <xPortStartScheduler+0x12c>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	3b01      	subs	r3, #1
 80051c8:	4a2c      	ldr	r2, [pc, #176]	; (800527c <xPortStartScheduler+0x12c>)
 80051ca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80051cc:	78fb      	ldrb	r3, [r7, #3]
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	005b      	lsls	r3, r3, #1
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051d6:	78fb      	ldrb	r3, [r7, #3]
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051de:	2b80      	cmp	r3, #128	; 0x80
 80051e0:	d0ef      	beq.n	80051c2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80051e2:	4b26      	ldr	r3, [pc, #152]	; (800527c <xPortStartScheduler+0x12c>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f1c3 0307 	rsb	r3, r3, #7
 80051ea:	2b04      	cmp	r3, #4
 80051ec:	d009      	beq.n	8005202 <xPortStartScheduler+0xb2>
 80051ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f2:	f383 8811 	msr	BASEPRI, r3
 80051f6:	f3bf 8f6f 	isb	sy
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	60bb      	str	r3, [r7, #8]
 8005200:	e7fe      	b.n	8005200 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005202:	4b1e      	ldr	r3, [pc, #120]	; (800527c <xPortStartScheduler+0x12c>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	021b      	lsls	r3, r3, #8
 8005208:	4a1c      	ldr	r2, [pc, #112]	; (800527c <xPortStartScheduler+0x12c>)
 800520a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800520c:	4b1b      	ldr	r3, [pc, #108]	; (800527c <xPortStartScheduler+0x12c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005214:	4a19      	ldr	r2, [pc, #100]	; (800527c <xPortStartScheduler+0x12c>)
 8005216:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	b2da      	uxtb	r2, r3
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005220:	4b17      	ldr	r3, [pc, #92]	; (8005280 <xPortStartScheduler+0x130>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a16      	ldr	r2, [pc, #88]	; (8005280 <xPortStartScheduler+0x130>)
 8005226:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800522a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800522c:	4b14      	ldr	r3, [pc, #80]	; (8005280 <xPortStartScheduler+0x130>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a13      	ldr	r2, [pc, #76]	; (8005280 <xPortStartScheduler+0x130>)
 8005232:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005236:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005238:	f000 f8d6 	bl	80053e8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800523c:	4b11      	ldr	r3, [pc, #68]	; (8005284 <xPortStartScheduler+0x134>)
 800523e:	2200      	movs	r2, #0
 8005240:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005242:	f000 f8f5 	bl	8005430 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005246:	4b10      	ldr	r3, [pc, #64]	; (8005288 <xPortStartScheduler+0x138>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a0f      	ldr	r2, [pc, #60]	; (8005288 <xPortStartScheduler+0x138>)
 800524c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005250:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005252:	f7ff ff69 	bl	8005128 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005256:	f7ff f871 	bl	800433c <vTaskSwitchContext>
	prvTaskExitError();
 800525a:	f7ff ff27 	bl	80050ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800525e:	2300      	movs	r3, #0
}
 8005260:	4618      	mov	r0, r3
 8005262:	3718      	adds	r7, #24
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	e000ed00 	.word	0xe000ed00
 800526c:	410fc271 	.word	0x410fc271
 8005270:	410fc270 	.word	0x410fc270
 8005274:	e000e400 	.word	0xe000e400
 8005278:	20000ee4 	.word	0x20000ee4
 800527c:	20000ee8 	.word	0x20000ee8
 8005280:	e000ed20 	.word	0xe000ed20
 8005284:	2000000c 	.word	0x2000000c
 8005288:	e000ef34 	.word	0xe000ef34

0800528c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005296:	f383 8811 	msr	BASEPRI, r3
 800529a:	f3bf 8f6f 	isb	sy
 800529e:	f3bf 8f4f 	dsb	sy
 80052a2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80052a4:	4b0e      	ldr	r3, [pc, #56]	; (80052e0 <vPortEnterCritical+0x54>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	3301      	adds	r3, #1
 80052aa:	4a0d      	ldr	r2, [pc, #52]	; (80052e0 <vPortEnterCritical+0x54>)
 80052ac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80052ae:	4b0c      	ldr	r3, [pc, #48]	; (80052e0 <vPortEnterCritical+0x54>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d10e      	bne.n	80052d4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80052b6:	4b0b      	ldr	r3, [pc, #44]	; (80052e4 <vPortEnterCritical+0x58>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d009      	beq.n	80052d4 <vPortEnterCritical+0x48>
 80052c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c4:	f383 8811 	msr	BASEPRI, r3
 80052c8:	f3bf 8f6f 	isb	sy
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	603b      	str	r3, [r7, #0]
 80052d2:	e7fe      	b.n	80052d2 <vPortEnterCritical+0x46>
	}
}
 80052d4:	bf00      	nop
 80052d6:	370c      	adds	r7, #12
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	2000000c 	.word	0x2000000c
 80052e4:	e000ed04 	.word	0xe000ed04

080052e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80052ee:	4b11      	ldr	r3, [pc, #68]	; (8005334 <vPortExitCritical+0x4c>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d109      	bne.n	800530a <vPortExitCritical+0x22>
 80052f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fa:	f383 8811 	msr	BASEPRI, r3
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	f3bf 8f4f 	dsb	sy
 8005306:	607b      	str	r3, [r7, #4]
 8005308:	e7fe      	b.n	8005308 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800530a:	4b0a      	ldr	r3, [pc, #40]	; (8005334 <vPortExitCritical+0x4c>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	3b01      	subs	r3, #1
 8005310:	4a08      	ldr	r2, [pc, #32]	; (8005334 <vPortExitCritical+0x4c>)
 8005312:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005314:	4b07      	ldr	r3, [pc, #28]	; (8005334 <vPortExitCritical+0x4c>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d104      	bne.n	8005326 <vPortExitCritical+0x3e>
 800531c:	2300      	movs	r3, #0
 800531e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005326:	bf00      	nop
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	2000000c 	.word	0x2000000c
	...

08005340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005340:	f3ef 8009 	mrs	r0, PSP
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	4b15      	ldr	r3, [pc, #84]	; (80053a0 <pxCurrentTCBConst>)
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	f01e 0f10 	tst.w	lr, #16
 8005350:	bf08      	it	eq
 8005352:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005356:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535a:	6010      	str	r0, [r2, #0]
 800535c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005360:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005364:	f380 8811 	msr	BASEPRI, r0
 8005368:	f3bf 8f4f 	dsb	sy
 800536c:	f3bf 8f6f 	isb	sy
 8005370:	f7fe ffe4 	bl	800433c <vTaskSwitchContext>
 8005374:	f04f 0000 	mov.w	r0, #0
 8005378:	f380 8811 	msr	BASEPRI, r0
 800537c:	bc09      	pop	{r0, r3}
 800537e:	6819      	ldr	r1, [r3, #0]
 8005380:	6808      	ldr	r0, [r1, #0]
 8005382:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005386:	f01e 0f10 	tst.w	lr, #16
 800538a:	bf08      	it	eq
 800538c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005390:	f380 8809 	msr	PSP, r0
 8005394:	f3bf 8f6f 	isb	sy
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	f3af 8000 	nop.w

080053a0 <pxCurrentTCBConst>:
 80053a0:	200008b8 	.word	0x200008b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80053a4:	bf00      	nop
 80053a6:	bf00      	nop

080053a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
	__asm volatile
 80053ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80053c0:	f7fe ff04 	bl	80041cc <xTaskIncrementTick>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80053ca:	4b06      	ldr	r3, [pc, #24]	; (80053e4 <SysTick_Handler+0x3c>)
 80053cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	2300      	movs	r3, #0
 80053d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80053dc:	bf00      	nop
 80053de:	3708      	adds	r7, #8
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	e000ed04 	.word	0xe000ed04

080053e8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80053e8:	b480      	push	{r7}
 80053ea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80053ec:	4b0b      	ldr	r3, [pc, #44]	; (800541c <vPortSetupTimerInterrupt+0x34>)
 80053ee:	2200      	movs	r2, #0
 80053f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80053f2:	4b0b      	ldr	r3, [pc, #44]	; (8005420 <vPortSetupTimerInterrupt+0x38>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80053f8:	4b0a      	ldr	r3, [pc, #40]	; (8005424 <vPortSetupTimerInterrupt+0x3c>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a0a      	ldr	r2, [pc, #40]	; (8005428 <vPortSetupTimerInterrupt+0x40>)
 80053fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005402:	099b      	lsrs	r3, r3, #6
 8005404:	4a09      	ldr	r2, [pc, #36]	; (800542c <vPortSetupTimerInterrupt+0x44>)
 8005406:	3b01      	subs	r3, #1
 8005408:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800540a:	4b04      	ldr	r3, [pc, #16]	; (800541c <vPortSetupTimerInterrupt+0x34>)
 800540c:	2207      	movs	r2, #7
 800540e:	601a      	str	r2, [r3, #0]
}
 8005410:	bf00      	nop
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	e000e010 	.word	0xe000e010
 8005420:	e000e018 	.word	0xe000e018
 8005424:	20000000 	.word	0x20000000
 8005428:	10624dd3 	.word	0x10624dd3
 800542c:	e000e014 	.word	0xe000e014

08005430 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005430:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005440 <vPortEnableVFP+0x10>
 8005434:	6801      	ldr	r1, [r0, #0]
 8005436:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800543a:	6001      	str	r1, [r0, #0]
 800543c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800543e:	bf00      	nop
 8005440:	e000ed88 	.word	0xe000ed88

08005444 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800544a:	f3ef 8305 	mrs	r3, IPSR
 800544e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2b0f      	cmp	r3, #15
 8005454:	d913      	bls.n	800547e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005456:	4a16      	ldr	r2, [pc, #88]	; (80054b0 <vPortValidateInterruptPriority+0x6c>)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	4413      	add	r3, r2
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005460:	4b14      	ldr	r3, [pc, #80]	; (80054b4 <vPortValidateInterruptPriority+0x70>)
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	7afa      	ldrb	r2, [r7, #11]
 8005466:	429a      	cmp	r2, r3
 8005468:	d209      	bcs.n	800547e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800546a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800546e:	f383 8811 	msr	BASEPRI, r3
 8005472:	f3bf 8f6f 	isb	sy
 8005476:	f3bf 8f4f 	dsb	sy
 800547a:	607b      	str	r3, [r7, #4]
 800547c:	e7fe      	b.n	800547c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800547e:	4b0e      	ldr	r3, [pc, #56]	; (80054b8 <vPortValidateInterruptPriority+0x74>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005486:	4b0d      	ldr	r3, [pc, #52]	; (80054bc <vPortValidateInterruptPriority+0x78>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	429a      	cmp	r2, r3
 800548c:	d909      	bls.n	80054a2 <vPortValidateInterruptPriority+0x5e>
 800548e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005492:	f383 8811 	msr	BASEPRI, r3
 8005496:	f3bf 8f6f 	isb	sy
 800549a:	f3bf 8f4f 	dsb	sy
 800549e:	603b      	str	r3, [r7, #0]
 80054a0:	e7fe      	b.n	80054a0 <vPortValidateInterruptPriority+0x5c>
	}
 80054a2:	bf00      	nop
 80054a4:	3714      	adds	r7, #20
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	e000e3f0 	.word	0xe000e3f0
 80054b4:	20000ee4 	.word	0x20000ee4
 80054b8:	e000ed0c 	.word	0xe000ed0c
 80054bc:	20000ee8 	.word	0x20000ee8

080054c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b08a      	sub	sp, #40	; 0x28
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80054c8:	2300      	movs	r3, #0
 80054ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80054cc:	f7fe fdc4 	bl	8004058 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80054d0:	4b57      	ldr	r3, [pc, #348]	; (8005630 <pvPortMalloc+0x170>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d101      	bne.n	80054dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80054d8:	f000 f90c 	bl	80056f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80054dc:	4b55      	ldr	r3, [pc, #340]	; (8005634 <pvPortMalloc+0x174>)
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4013      	ands	r3, r2
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f040 808c 	bne.w	8005602 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d01c      	beq.n	800552a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80054f0:	2208      	movs	r2, #8
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4413      	add	r3, r2
 80054f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f003 0307 	and.w	r3, r3, #7
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d013      	beq.n	800552a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f023 0307 	bic.w	r3, r3, #7
 8005508:	3308      	adds	r3, #8
 800550a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f003 0307 	and.w	r3, r3, #7
 8005512:	2b00      	cmp	r3, #0
 8005514:	d009      	beq.n	800552a <pvPortMalloc+0x6a>
 8005516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	617b      	str	r3, [r7, #20]
 8005528:	e7fe      	b.n	8005528 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d068      	beq.n	8005602 <pvPortMalloc+0x142>
 8005530:	4b41      	ldr	r3, [pc, #260]	; (8005638 <pvPortMalloc+0x178>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	429a      	cmp	r2, r3
 8005538:	d863      	bhi.n	8005602 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800553a:	4b40      	ldr	r3, [pc, #256]	; (800563c <pvPortMalloc+0x17c>)
 800553c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800553e:	4b3f      	ldr	r3, [pc, #252]	; (800563c <pvPortMalloc+0x17c>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005544:	e004      	b.n	8005550 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005548:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800554a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	429a      	cmp	r2, r3
 8005558:	d903      	bls.n	8005562 <pvPortMalloc+0xa2>
 800555a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d1f1      	bne.n	8005546 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005562:	4b33      	ldr	r3, [pc, #204]	; (8005630 <pvPortMalloc+0x170>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005568:	429a      	cmp	r2, r3
 800556a:	d04a      	beq.n	8005602 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800556c:	6a3b      	ldr	r3, [r7, #32]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2208      	movs	r2, #8
 8005572:	4413      	add	r3, r2
 8005574:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	6a3b      	ldr	r3, [r7, #32]
 800557c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800557e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	1ad2      	subs	r2, r2, r3
 8005586:	2308      	movs	r3, #8
 8005588:	005b      	lsls	r3, r3, #1
 800558a:	429a      	cmp	r2, r3
 800558c:	d91e      	bls.n	80055cc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800558e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4413      	add	r3, r2
 8005594:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	f003 0307 	and.w	r3, r3, #7
 800559c:	2b00      	cmp	r3, #0
 800559e:	d009      	beq.n	80055b4 <pvPortMalloc+0xf4>
 80055a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	e7fe      	b.n	80055b2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80055b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	1ad2      	subs	r2, r2, r3
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80055c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80055c6:	69b8      	ldr	r0, [r7, #24]
 80055c8:	f000 f8f6 	bl	80057b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80055cc:	4b1a      	ldr	r3, [pc, #104]	; (8005638 <pvPortMalloc+0x178>)
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	4a18      	ldr	r2, [pc, #96]	; (8005638 <pvPortMalloc+0x178>)
 80055d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80055da:	4b17      	ldr	r3, [pc, #92]	; (8005638 <pvPortMalloc+0x178>)
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	4b18      	ldr	r3, [pc, #96]	; (8005640 <pvPortMalloc+0x180>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d203      	bcs.n	80055ee <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80055e6:	4b14      	ldr	r3, [pc, #80]	; (8005638 <pvPortMalloc+0x178>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a15      	ldr	r2, [pc, #84]	; (8005640 <pvPortMalloc+0x180>)
 80055ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80055ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f0:	685a      	ldr	r2, [r3, #4]
 80055f2:	4b10      	ldr	r3, [pc, #64]	; (8005634 <pvPortMalloc+0x174>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	431a      	orrs	r2, r3
 80055f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80055fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fe:	2200      	movs	r2, #0
 8005600:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005602:	f7fe fd37 	bl	8004074 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	f003 0307 	and.w	r3, r3, #7
 800560c:	2b00      	cmp	r3, #0
 800560e:	d009      	beq.n	8005624 <pvPortMalloc+0x164>
 8005610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005614:	f383 8811 	msr	BASEPRI, r3
 8005618:	f3bf 8f6f 	isb	sy
 800561c:	f3bf 8f4f 	dsb	sy
 8005620:	60fb      	str	r3, [r7, #12]
 8005622:	e7fe      	b.n	8005622 <pvPortMalloc+0x162>
	return pvReturn;
 8005624:	69fb      	ldr	r3, [r7, #28]
}
 8005626:	4618      	mov	r0, r3
 8005628:	3728      	adds	r7, #40	; 0x28
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	20004af4 	.word	0x20004af4
 8005634:	20004b00 	.word	0x20004b00
 8005638:	20004af8 	.word	0x20004af8
 800563c:	20004aec 	.word	0x20004aec
 8005640:	20004afc 	.word	0x20004afc

08005644 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b086      	sub	sp, #24
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d046      	beq.n	80056e4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005656:	2308      	movs	r3, #8
 8005658:	425b      	negs	r3, r3
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	4413      	add	r3, r2
 800565e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	4b20      	ldr	r3, [pc, #128]	; (80056ec <vPortFree+0xa8>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4013      	ands	r3, r2
 800566e:	2b00      	cmp	r3, #0
 8005670:	d109      	bne.n	8005686 <vPortFree+0x42>
 8005672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005676:	f383 8811 	msr	BASEPRI, r3
 800567a:	f3bf 8f6f 	isb	sy
 800567e:	f3bf 8f4f 	dsb	sy
 8005682:	60fb      	str	r3, [r7, #12]
 8005684:	e7fe      	b.n	8005684 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d009      	beq.n	80056a2 <vPortFree+0x5e>
 800568e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005692:	f383 8811 	msr	BASEPRI, r3
 8005696:	f3bf 8f6f 	isb	sy
 800569a:	f3bf 8f4f 	dsb	sy
 800569e:	60bb      	str	r3, [r7, #8]
 80056a0:	e7fe      	b.n	80056a0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	685a      	ldr	r2, [r3, #4]
 80056a6:	4b11      	ldr	r3, [pc, #68]	; (80056ec <vPortFree+0xa8>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4013      	ands	r3, r2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d019      	beq.n	80056e4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d115      	bne.n	80056e4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	685a      	ldr	r2, [r3, #4]
 80056bc:	4b0b      	ldr	r3, [pc, #44]	; (80056ec <vPortFree+0xa8>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	43db      	mvns	r3, r3
 80056c2:	401a      	ands	r2, r3
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80056c8:	f7fe fcc6 	bl	8004058 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	4b07      	ldr	r3, [pc, #28]	; (80056f0 <vPortFree+0xac>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4413      	add	r3, r2
 80056d6:	4a06      	ldr	r2, [pc, #24]	; (80056f0 <vPortFree+0xac>)
 80056d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80056da:	6938      	ldr	r0, [r7, #16]
 80056dc:	f000 f86c 	bl	80057b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80056e0:	f7fe fcc8 	bl	8004074 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80056e4:	bf00      	nop
 80056e6:	3718      	adds	r7, #24
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	20004b00 	.word	0x20004b00
 80056f0:	20004af8 	.word	0x20004af8

080056f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80056fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80056fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005700:	4b27      	ldr	r3, [pc, #156]	; (80057a0 <prvHeapInit+0xac>)
 8005702:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f003 0307 	and.w	r3, r3, #7
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00c      	beq.n	8005728 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	3307      	adds	r3, #7
 8005712:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f023 0307 	bic.w	r3, r3, #7
 800571a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	4a1f      	ldr	r2, [pc, #124]	; (80057a0 <prvHeapInit+0xac>)
 8005724:	4413      	add	r3, r2
 8005726:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800572c:	4a1d      	ldr	r2, [pc, #116]	; (80057a4 <prvHeapInit+0xb0>)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005732:	4b1c      	ldr	r3, [pc, #112]	; (80057a4 <prvHeapInit+0xb0>)
 8005734:	2200      	movs	r2, #0
 8005736:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	4413      	add	r3, r2
 800573e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005740:	2208      	movs	r2, #8
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	1a9b      	subs	r3, r3, r2
 8005746:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f023 0307 	bic.w	r3, r3, #7
 800574e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4a15      	ldr	r2, [pc, #84]	; (80057a8 <prvHeapInit+0xb4>)
 8005754:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005756:	4b14      	ldr	r3, [pc, #80]	; (80057a8 <prvHeapInit+0xb4>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2200      	movs	r2, #0
 800575c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800575e:	4b12      	ldr	r3, [pc, #72]	; (80057a8 <prvHeapInit+0xb4>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2200      	movs	r2, #0
 8005764:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	1ad2      	subs	r2, r2, r3
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005774:	4b0c      	ldr	r3, [pc, #48]	; (80057a8 <prvHeapInit+0xb4>)
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	4a0a      	ldr	r2, [pc, #40]	; (80057ac <prvHeapInit+0xb8>)
 8005782:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	4a09      	ldr	r2, [pc, #36]	; (80057b0 <prvHeapInit+0xbc>)
 800578a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800578c:	4b09      	ldr	r3, [pc, #36]	; (80057b4 <prvHeapInit+0xc0>)
 800578e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005792:	601a      	str	r2, [r3, #0]
}
 8005794:	bf00      	nop
 8005796:	3714      	adds	r7, #20
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr
 80057a0:	20000eec 	.word	0x20000eec
 80057a4:	20004aec 	.word	0x20004aec
 80057a8:	20004af4 	.word	0x20004af4
 80057ac:	20004afc 	.word	0x20004afc
 80057b0:	20004af8 	.word	0x20004af8
 80057b4:	20004b00 	.word	0x20004b00

080057b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80057c0:	4b28      	ldr	r3, [pc, #160]	; (8005864 <prvInsertBlockIntoFreeList+0xac>)
 80057c2:	60fb      	str	r3, [r7, #12]
 80057c4:	e002      	b.n	80057cc <prvInsertBlockIntoFreeList+0x14>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	60fb      	str	r3, [r7, #12]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d8f7      	bhi.n	80057c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	4413      	add	r3, r2
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d108      	bne.n	80057fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	441a      	add	r2, r3
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	441a      	add	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	429a      	cmp	r2, r3
 800580c:	d118      	bne.n	8005840 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	4b15      	ldr	r3, [pc, #84]	; (8005868 <prvInsertBlockIntoFreeList+0xb0>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	429a      	cmp	r2, r3
 8005818:	d00d      	beq.n	8005836 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	441a      	add	r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	e008      	b.n	8005848 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005836:	4b0c      	ldr	r3, [pc, #48]	; (8005868 <prvInsertBlockIntoFreeList+0xb0>)
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	601a      	str	r2, [r3, #0]
 800583e:	e003      	b.n	8005848 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	429a      	cmp	r2, r3
 800584e:	d002      	beq.n	8005856 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005856:	bf00      	nop
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	20004aec 	.word	0x20004aec
 8005868:	20004af4 	.word	0x20004af4

0800586c <__errno>:
 800586c:	4b01      	ldr	r3, [pc, #4]	; (8005874 <__errno+0x8>)
 800586e:	6818      	ldr	r0, [r3, #0]
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	20000010 	.word	0x20000010

08005878 <__libc_init_array>:
 8005878:	b570      	push	{r4, r5, r6, lr}
 800587a:	4e0d      	ldr	r6, [pc, #52]	; (80058b0 <__libc_init_array+0x38>)
 800587c:	4c0d      	ldr	r4, [pc, #52]	; (80058b4 <__libc_init_array+0x3c>)
 800587e:	1ba4      	subs	r4, r4, r6
 8005880:	10a4      	asrs	r4, r4, #2
 8005882:	2500      	movs	r5, #0
 8005884:	42a5      	cmp	r5, r4
 8005886:	d109      	bne.n	800589c <__libc_init_array+0x24>
 8005888:	4e0b      	ldr	r6, [pc, #44]	; (80058b8 <__libc_init_array+0x40>)
 800588a:	4c0c      	ldr	r4, [pc, #48]	; (80058bc <__libc_init_array+0x44>)
 800588c:	f003 fd5a 	bl	8009344 <_init>
 8005890:	1ba4      	subs	r4, r4, r6
 8005892:	10a4      	asrs	r4, r4, #2
 8005894:	2500      	movs	r5, #0
 8005896:	42a5      	cmp	r5, r4
 8005898:	d105      	bne.n	80058a6 <__libc_init_array+0x2e>
 800589a:	bd70      	pop	{r4, r5, r6, pc}
 800589c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80058a0:	4798      	blx	r3
 80058a2:	3501      	adds	r5, #1
 80058a4:	e7ee      	b.n	8005884 <__libc_init_array+0xc>
 80058a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80058aa:	4798      	blx	r3
 80058ac:	3501      	adds	r5, #1
 80058ae:	e7f2      	b.n	8005896 <__libc_init_array+0x1e>
 80058b0:	08009658 	.word	0x08009658
 80058b4:	08009658 	.word	0x08009658
 80058b8:	08009658 	.word	0x08009658
 80058bc:	0800965c 	.word	0x0800965c

080058c0 <malloc>:
 80058c0:	4b02      	ldr	r3, [pc, #8]	; (80058cc <malloc+0xc>)
 80058c2:	4601      	mov	r1, r0
 80058c4:	6818      	ldr	r0, [r3, #0]
 80058c6:	f000 b865 	b.w	8005994 <_malloc_r>
 80058ca:	bf00      	nop
 80058cc:	20000010 	.word	0x20000010

080058d0 <memcpy>:
 80058d0:	b510      	push	{r4, lr}
 80058d2:	1e43      	subs	r3, r0, #1
 80058d4:	440a      	add	r2, r1
 80058d6:	4291      	cmp	r1, r2
 80058d8:	d100      	bne.n	80058dc <memcpy+0xc>
 80058da:	bd10      	pop	{r4, pc}
 80058dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058e4:	e7f7      	b.n	80058d6 <memcpy+0x6>

080058e6 <memset>:
 80058e6:	4402      	add	r2, r0
 80058e8:	4603      	mov	r3, r0
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d100      	bne.n	80058f0 <memset+0xa>
 80058ee:	4770      	bx	lr
 80058f0:	f803 1b01 	strb.w	r1, [r3], #1
 80058f4:	e7f9      	b.n	80058ea <memset+0x4>
	...

080058f8 <_free_r>:
 80058f8:	b538      	push	{r3, r4, r5, lr}
 80058fa:	4605      	mov	r5, r0
 80058fc:	2900      	cmp	r1, #0
 80058fe:	d045      	beq.n	800598c <_free_r+0x94>
 8005900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005904:	1f0c      	subs	r4, r1, #4
 8005906:	2b00      	cmp	r3, #0
 8005908:	bfb8      	it	lt
 800590a:	18e4      	addlt	r4, r4, r3
 800590c:	f002 ff64 	bl	80087d8 <__malloc_lock>
 8005910:	4a1f      	ldr	r2, [pc, #124]	; (8005990 <_free_r+0x98>)
 8005912:	6813      	ldr	r3, [r2, #0]
 8005914:	4610      	mov	r0, r2
 8005916:	b933      	cbnz	r3, 8005926 <_free_r+0x2e>
 8005918:	6063      	str	r3, [r4, #4]
 800591a:	6014      	str	r4, [r2, #0]
 800591c:	4628      	mov	r0, r5
 800591e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005922:	f002 bf5a 	b.w	80087da <__malloc_unlock>
 8005926:	42a3      	cmp	r3, r4
 8005928:	d90c      	bls.n	8005944 <_free_r+0x4c>
 800592a:	6821      	ldr	r1, [r4, #0]
 800592c:	1862      	adds	r2, r4, r1
 800592e:	4293      	cmp	r3, r2
 8005930:	bf04      	itt	eq
 8005932:	681a      	ldreq	r2, [r3, #0]
 8005934:	685b      	ldreq	r3, [r3, #4]
 8005936:	6063      	str	r3, [r4, #4]
 8005938:	bf04      	itt	eq
 800593a:	1852      	addeq	r2, r2, r1
 800593c:	6022      	streq	r2, [r4, #0]
 800593e:	6004      	str	r4, [r0, #0]
 8005940:	e7ec      	b.n	800591c <_free_r+0x24>
 8005942:	4613      	mov	r3, r2
 8005944:	685a      	ldr	r2, [r3, #4]
 8005946:	b10a      	cbz	r2, 800594c <_free_r+0x54>
 8005948:	42a2      	cmp	r2, r4
 800594a:	d9fa      	bls.n	8005942 <_free_r+0x4a>
 800594c:	6819      	ldr	r1, [r3, #0]
 800594e:	1858      	adds	r0, r3, r1
 8005950:	42a0      	cmp	r0, r4
 8005952:	d10b      	bne.n	800596c <_free_r+0x74>
 8005954:	6820      	ldr	r0, [r4, #0]
 8005956:	4401      	add	r1, r0
 8005958:	1858      	adds	r0, r3, r1
 800595a:	4282      	cmp	r2, r0
 800595c:	6019      	str	r1, [r3, #0]
 800595e:	d1dd      	bne.n	800591c <_free_r+0x24>
 8005960:	6810      	ldr	r0, [r2, #0]
 8005962:	6852      	ldr	r2, [r2, #4]
 8005964:	605a      	str	r2, [r3, #4]
 8005966:	4401      	add	r1, r0
 8005968:	6019      	str	r1, [r3, #0]
 800596a:	e7d7      	b.n	800591c <_free_r+0x24>
 800596c:	d902      	bls.n	8005974 <_free_r+0x7c>
 800596e:	230c      	movs	r3, #12
 8005970:	602b      	str	r3, [r5, #0]
 8005972:	e7d3      	b.n	800591c <_free_r+0x24>
 8005974:	6820      	ldr	r0, [r4, #0]
 8005976:	1821      	adds	r1, r4, r0
 8005978:	428a      	cmp	r2, r1
 800597a:	bf04      	itt	eq
 800597c:	6811      	ldreq	r1, [r2, #0]
 800597e:	6852      	ldreq	r2, [r2, #4]
 8005980:	6062      	str	r2, [r4, #4]
 8005982:	bf04      	itt	eq
 8005984:	1809      	addeq	r1, r1, r0
 8005986:	6021      	streq	r1, [r4, #0]
 8005988:	605c      	str	r4, [r3, #4]
 800598a:	e7c7      	b.n	800591c <_free_r+0x24>
 800598c:	bd38      	pop	{r3, r4, r5, pc}
 800598e:	bf00      	nop
 8005990:	20004b04 	.word	0x20004b04

08005994 <_malloc_r>:
 8005994:	b570      	push	{r4, r5, r6, lr}
 8005996:	1ccd      	adds	r5, r1, #3
 8005998:	f025 0503 	bic.w	r5, r5, #3
 800599c:	3508      	adds	r5, #8
 800599e:	2d0c      	cmp	r5, #12
 80059a0:	bf38      	it	cc
 80059a2:	250c      	movcc	r5, #12
 80059a4:	2d00      	cmp	r5, #0
 80059a6:	4606      	mov	r6, r0
 80059a8:	db01      	blt.n	80059ae <_malloc_r+0x1a>
 80059aa:	42a9      	cmp	r1, r5
 80059ac:	d903      	bls.n	80059b6 <_malloc_r+0x22>
 80059ae:	230c      	movs	r3, #12
 80059b0:	6033      	str	r3, [r6, #0]
 80059b2:	2000      	movs	r0, #0
 80059b4:	bd70      	pop	{r4, r5, r6, pc}
 80059b6:	f002 ff0f 	bl	80087d8 <__malloc_lock>
 80059ba:	4a21      	ldr	r2, [pc, #132]	; (8005a40 <_malloc_r+0xac>)
 80059bc:	6814      	ldr	r4, [r2, #0]
 80059be:	4621      	mov	r1, r4
 80059c0:	b991      	cbnz	r1, 80059e8 <_malloc_r+0x54>
 80059c2:	4c20      	ldr	r4, [pc, #128]	; (8005a44 <_malloc_r+0xb0>)
 80059c4:	6823      	ldr	r3, [r4, #0]
 80059c6:	b91b      	cbnz	r3, 80059d0 <_malloc_r+0x3c>
 80059c8:	4630      	mov	r0, r6
 80059ca:	f000 fe7b 	bl	80066c4 <_sbrk_r>
 80059ce:	6020      	str	r0, [r4, #0]
 80059d0:	4629      	mov	r1, r5
 80059d2:	4630      	mov	r0, r6
 80059d4:	f000 fe76 	bl	80066c4 <_sbrk_r>
 80059d8:	1c43      	adds	r3, r0, #1
 80059da:	d124      	bne.n	8005a26 <_malloc_r+0x92>
 80059dc:	230c      	movs	r3, #12
 80059de:	6033      	str	r3, [r6, #0]
 80059e0:	4630      	mov	r0, r6
 80059e2:	f002 fefa 	bl	80087da <__malloc_unlock>
 80059e6:	e7e4      	b.n	80059b2 <_malloc_r+0x1e>
 80059e8:	680b      	ldr	r3, [r1, #0]
 80059ea:	1b5b      	subs	r3, r3, r5
 80059ec:	d418      	bmi.n	8005a20 <_malloc_r+0x8c>
 80059ee:	2b0b      	cmp	r3, #11
 80059f0:	d90f      	bls.n	8005a12 <_malloc_r+0x7e>
 80059f2:	600b      	str	r3, [r1, #0]
 80059f4:	50cd      	str	r5, [r1, r3]
 80059f6:	18cc      	adds	r4, r1, r3
 80059f8:	4630      	mov	r0, r6
 80059fa:	f002 feee 	bl	80087da <__malloc_unlock>
 80059fe:	f104 000b 	add.w	r0, r4, #11
 8005a02:	1d23      	adds	r3, r4, #4
 8005a04:	f020 0007 	bic.w	r0, r0, #7
 8005a08:	1ac3      	subs	r3, r0, r3
 8005a0a:	d0d3      	beq.n	80059b4 <_malloc_r+0x20>
 8005a0c:	425a      	negs	r2, r3
 8005a0e:	50e2      	str	r2, [r4, r3]
 8005a10:	e7d0      	b.n	80059b4 <_malloc_r+0x20>
 8005a12:	428c      	cmp	r4, r1
 8005a14:	684b      	ldr	r3, [r1, #4]
 8005a16:	bf16      	itet	ne
 8005a18:	6063      	strne	r3, [r4, #4]
 8005a1a:	6013      	streq	r3, [r2, #0]
 8005a1c:	460c      	movne	r4, r1
 8005a1e:	e7eb      	b.n	80059f8 <_malloc_r+0x64>
 8005a20:	460c      	mov	r4, r1
 8005a22:	6849      	ldr	r1, [r1, #4]
 8005a24:	e7cc      	b.n	80059c0 <_malloc_r+0x2c>
 8005a26:	1cc4      	adds	r4, r0, #3
 8005a28:	f024 0403 	bic.w	r4, r4, #3
 8005a2c:	42a0      	cmp	r0, r4
 8005a2e:	d005      	beq.n	8005a3c <_malloc_r+0xa8>
 8005a30:	1a21      	subs	r1, r4, r0
 8005a32:	4630      	mov	r0, r6
 8005a34:	f000 fe46 	bl	80066c4 <_sbrk_r>
 8005a38:	3001      	adds	r0, #1
 8005a3a:	d0cf      	beq.n	80059dc <_malloc_r+0x48>
 8005a3c:	6025      	str	r5, [r4, #0]
 8005a3e:	e7db      	b.n	80059f8 <_malloc_r+0x64>
 8005a40:	20004b04 	.word	0x20004b04
 8005a44:	20004b08 	.word	0x20004b08

08005a48 <__cvt>:
 8005a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a4c:	ec55 4b10 	vmov	r4, r5, d0
 8005a50:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005a52:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005a56:	2d00      	cmp	r5, #0
 8005a58:	460e      	mov	r6, r1
 8005a5a:	4691      	mov	r9, r2
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	bfb8      	it	lt
 8005a60:	4622      	movlt	r2, r4
 8005a62:	462b      	mov	r3, r5
 8005a64:	f027 0720 	bic.w	r7, r7, #32
 8005a68:	bfbb      	ittet	lt
 8005a6a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005a6e:	461d      	movlt	r5, r3
 8005a70:	2300      	movge	r3, #0
 8005a72:	232d      	movlt	r3, #45	; 0x2d
 8005a74:	bfb8      	it	lt
 8005a76:	4614      	movlt	r4, r2
 8005a78:	2f46      	cmp	r7, #70	; 0x46
 8005a7a:	700b      	strb	r3, [r1, #0]
 8005a7c:	d004      	beq.n	8005a88 <__cvt+0x40>
 8005a7e:	2f45      	cmp	r7, #69	; 0x45
 8005a80:	d100      	bne.n	8005a84 <__cvt+0x3c>
 8005a82:	3601      	adds	r6, #1
 8005a84:	2102      	movs	r1, #2
 8005a86:	e000      	b.n	8005a8a <__cvt+0x42>
 8005a88:	2103      	movs	r1, #3
 8005a8a:	ab03      	add	r3, sp, #12
 8005a8c:	9301      	str	r3, [sp, #4]
 8005a8e:	ab02      	add	r3, sp, #8
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	4632      	mov	r2, r6
 8005a94:	4653      	mov	r3, sl
 8005a96:	ec45 4b10 	vmov	d0, r4, r5
 8005a9a:	f001 fd99 	bl	80075d0 <_dtoa_r>
 8005a9e:	2f47      	cmp	r7, #71	; 0x47
 8005aa0:	4680      	mov	r8, r0
 8005aa2:	d102      	bne.n	8005aaa <__cvt+0x62>
 8005aa4:	f019 0f01 	tst.w	r9, #1
 8005aa8:	d026      	beq.n	8005af8 <__cvt+0xb0>
 8005aaa:	2f46      	cmp	r7, #70	; 0x46
 8005aac:	eb08 0906 	add.w	r9, r8, r6
 8005ab0:	d111      	bne.n	8005ad6 <__cvt+0x8e>
 8005ab2:	f898 3000 	ldrb.w	r3, [r8]
 8005ab6:	2b30      	cmp	r3, #48	; 0x30
 8005ab8:	d10a      	bne.n	8005ad0 <__cvt+0x88>
 8005aba:	2200      	movs	r2, #0
 8005abc:	2300      	movs	r3, #0
 8005abe:	4620      	mov	r0, r4
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	f7fb f809 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ac6:	b918      	cbnz	r0, 8005ad0 <__cvt+0x88>
 8005ac8:	f1c6 0601 	rsb	r6, r6, #1
 8005acc:	f8ca 6000 	str.w	r6, [sl]
 8005ad0:	f8da 3000 	ldr.w	r3, [sl]
 8005ad4:	4499      	add	r9, r3
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	2300      	movs	r3, #0
 8005ada:	4620      	mov	r0, r4
 8005adc:	4629      	mov	r1, r5
 8005ade:	f7fa fffb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ae2:	b938      	cbnz	r0, 8005af4 <__cvt+0xac>
 8005ae4:	2230      	movs	r2, #48	; 0x30
 8005ae6:	9b03      	ldr	r3, [sp, #12]
 8005ae8:	454b      	cmp	r3, r9
 8005aea:	d205      	bcs.n	8005af8 <__cvt+0xb0>
 8005aec:	1c59      	adds	r1, r3, #1
 8005aee:	9103      	str	r1, [sp, #12]
 8005af0:	701a      	strb	r2, [r3, #0]
 8005af2:	e7f8      	b.n	8005ae6 <__cvt+0x9e>
 8005af4:	f8cd 900c 	str.w	r9, [sp, #12]
 8005af8:	9b03      	ldr	r3, [sp, #12]
 8005afa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005afc:	eba3 0308 	sub.w	r3, r3, r8
 8005b00:	4640      	mov	r0, r8
 8005b02:	6013      	str	r3, [r2, #0]
 8005b04:	b004      	add	sp, #16
 8005b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005b0a <__exponent>:
 8005b0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b0c:	2900      	cmp	r1, #0
 8005b0e:	4604      	mov	r4, r0
 8005b10:	bfba      	itte	lt
 8005b12:	4249      	neglt	r1, r1
 8005b14:	232d      	movlt	r3, #45	; 0x2d
 8005b16:	232b      	movge	r3, #43	; 0x2b
 8005b18:	2909      	cmp	r1, #9
 8005b1a:	f804 2b02 	strb.w	r2, [r4], #2
 8005b1e:	7043      	strb	r3, [r0, #1]
 8005b20:	dd20      	ble.n	8005b64 <__exponent+0x5a>
 8005b22:	f10d 0307 	add.w	r3, sp, #7
 8005b26:	461f      	mov	r7, r3
 8005b28:	260a      	movs	r6, #10
 8005b2a:	fb91 f5f6 	sdiv	r5, r1, r6
 8005b2e:	fb06 1115 	mls	r1, r6, r5, r1
 8005b32:	3130      	adds	r1, #48	; 0x30
 8005b34:	2d09      	cmp	r5, #9
 8005b36:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005b3a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8005b3e:	4629      	mov	r1, r5
 8005b40:	dc09      	bgt.n	8005b56 <__exponent+0x4c>
 8005b42:	3130      	adds	r1, #48	; 0x30
 8005b44:	3b02      	subs	r3, #2
 8005b46:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005b4a:	42bb      	cmp	r3, r7
 8005b4c:	4622      	mov	r2, r4
 8005b4e:	d304      	bcc.n	8005b5a <__exponent+0x50>
 8005b50:	1a10      	subs	r0, r2, r0
 8005b52:	b003      	add	sp, #12
 8005b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b56:	4613      	mov	r3, r2
 8005b58:	e7e7      	b.n	8005b2a <__exponent+0x20>
 8005b5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b5e:	f804 2b01 	strb.w	r2, [r4], #1
 8005b62:	e7f2      	b.n	8005b4a <__exponent+0x40>
 8005b64:	2330      	movs	r3, #48	; 0x30
 8005b66:	4419      	add	r1, r3
 8005b68:	7083      	strb	r3, [r0, #2]
 8005b6a:	1d02      	adds	r2, r0, #4
 8005b6c:	70c1      	strb	r1, [r0, #3]
 8005b6e:	e7ef      	b.n	8005b50 <__exponent+0x46>

08005b70 <_printf_float>:
 8005b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b74:	b08d      	sub	sp, #52	; 0x34
 8005b76:	460c      	mov	r4, r1
 8005b78:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005b7c:	4616      	mov	r6, r2
 8005b7e:	461f      	mov	r7, r3
 8005b80:	4605      	mov	r5, r0
 8005b82:	f002 fe09 	bl	8008798 <_localeconv_r>
 8005b86:	6803      	ldr	r3, [r0, #0]
 8005b88:	9304      	str	r3, [sp, #16]
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7fa fb28 	bl	80001e0 <strlen>
 8005b90:	2300      	movs	r3, #0
 8005b92:	930a      	str	r3, [sp, #40]	; 0x28
 8005b94:	f8d8 3000 	ldr.w	r3, [r8]
 8005b98:	9005      	str	r0, [sp, #20]
 8005b9a:	3307      	adds	r3, #7
 8005b9c:	f023 0307 	bic.w	r3, r3, #7
 8005ba0:	f103 0208 	add.w	r2, r3, #8
 8005ba4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ba8:	f8d4 b000 	ldr.w	fp, [r4]
 8005bac:	f8c8 2000 	str.w	r2, [r8]
 8005bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005bb8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005bbc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005bc0:	9307      	str	r3, [sp, #28]
 8005bc2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005bc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005bca:	4ba7      	ldr	r3, [pc, #668]	; (8005e68 <_printf_float+0x2f8>)
 8005bcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bd0:	f7fa ffb4 	bl	8000b3c <__aeabi_dcmpun>
 8005bd4:	bb70      	cbnz	r0, 8005c34 <_printf_float+0xc4>
 8005bd6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005bda:	4ba3      	ldr	r3, [pc, #652]	; (8005e68 <_printf_float+0x2f8>)
 8005bdc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005be0:	f7fa ff8e 	bl	8000b00 <__aeabi_dcmple>
 8005be4:	bb30      	cbnz	r0, 8005c34 <_printf_float+0xc4>
 8005be6:	2200      	movs	r2, #0
 8005be8:	2300      	movs	r3, #0
 8005bea:	4640      	mov	r0, r8
 8005bec:	4649      	mov	r1, r9
 8005bee:	f7fa ff7d 	bl	8000aec <__aeabi_dcmplt>
 8005bf2:	b110      	cbz	r0, 8005bfa <_printf_float+0x8a>
 8005bf4:	232d      	movs	r3, #45	; 0x2d
 8005bf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bfa:	4a9c      	ldr	r2, [pc, #624]	; (8005e6c <_printf_float+0x2fc>)
 8005bfc:	4b9c      	ldr	r3, [pc, #624]	; (8005e70 <_printf_float+0x300>)
 8005bfe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005c02:	bf8c      	ite	hi
 8005c04:	4690      	movhi	r8, r2
 8005c06:	4698      	movls	r8, r3
 8005c08:	2303      	movs	r3, #3
 8005c0a:	f02b 0204 	bic.w	r2, fp, #4
 8005c0e:	6123      	str	r3, [r4, #16]
 8005c10:	6022      	str	r2, [r4, #0]
 8005c12:	f04f 0900 	mov.w	r9, #0
 8005c16:	9700      	str	r7, [sp, #0]
 8005c18:	4633      	mov	r3, r6
 8005c1a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	4628      	mov	r0, r5
 8005c20:	f000 f9e6 	bl	8005ff0 <_printf_common>
 8005c24:	3001      	adds	r0, #1
 8005c26:	f040 808d 	bne.w	8005d44 <_printf_float+0x1d4>
 8005c2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c2e:	b00d      	add	sp, #52	; 0x34
 8005c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c34:	4642      	mov	r2, r8
 8005c36:	464b      	mov	r3, r9
 8005c38:	4640      	mov	r0, r8
 8005c3a:	4649      	mov	r1, r9
 8005c3c:	f7fa ff7e 	bl	8000b3c <__aeabi_dcmpun>
 8005c40:	b110      	cbz	r0, 8005c48 <_printf_float+0xd8>
 8005c42:	4a8c      	ldr	r2, [pc, #560]	; (8005e74 <_printf_float+0x304>)
 8005c44:	4b8c      	ldr	r3, [pc, #560]	; (8005e78 <_printf_float+0x308>)
 8005c46:	e7da      	b.n	8005bfe <_printf_float+0x8e>
 8005c48:	6861      	ldr	r1, [r4, #4]
 8005c4a:	1c4b      	adds	r3, r1, #1
 8005c4c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005c50:	a80a      	add	r0, sp, #40	; 0x28
 8005c52:	d13e      	bne.n	8005cd2 <_printf_float+0x162>
 8005c54:	2306      	movs	r3, #6
 8005c56:	6063      	str	r3, [r4, #4]
 8005c58:	2300      	movs	r3, #0
 8005c5a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005c5e:	ab09      	add	r3, sp, #36	; 0x24
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	ec49 8b10 	vmov	d0, r8, r9
 8005c66:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005c6a:	6022      	str	r2, [r4, #0]
 8005c6c:	f8cd a004 	str.w	sl, [sp, #4]
 8005c70:	6861      	ldr	r1, [r4, #4]
 8005c72:	4628      	mov	r0, r5
 8005c74:	f7ff fee8 	bl	8005a48 <__cvt>
 8005c78:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005c7c:	2b47      	cmp	r3, #71	; 0x47
 8005c7e:	4680      	mov	r8, r0
 8005c80:	d109      	bne.n	8005c96 <_printf_float+0x126>
 8005c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c84:	1cd8      	adds	r0, r3, #3
 8005c86:	db02      	blt.n	8005c8e <_printf_float+0x11e>
 8005c88:	6862      	ldr	r2, [r4, #4]
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	dd47      	ble.n	8005d1e <_printf_float+0x1ae>
 8005c8e:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c92:	fa5f fa8a 	uxtb.w	sl, sl
 8005c96:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005c9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c9c:	d824      	bhi.n	8005ce8 <_printf_float+0x178>
 8005c9e:	3901      	subs	r1, #1
 8005ca0:	4652      	mov	r2, sl
 8005ca2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ca6:	9109      	str	r1, [sp, #36]	; 0x24
 8005ca8:	f7ff ff2f 	bl	8005b0a <__exponent>
 8005cac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cae:	1813      	adds	r3, r2, r0
 8005cb0:	2a01      	cmp	r2, #1
 8005cb2:	4681      	mov	r9, r0
 8005cb4:	6123      	str	r3, [r4, #16]
 8005cb6:	dc02      	bgt.n	8005cbe <_printf_float+0x14e>
 8005cb8:	6822      	ldr	r2, [r4, #0]
 8005cba:	07d1      	lsls	r1, r2, #31
 8005cbc:	d501      	bpl.n	8005cc2 <_printf_float+0x152>
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	6123      	str	r3, [r4, #16]
 8005cc2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d0a5      	beq.n	8005c16 <_printf_float+0xa6>
 8005cca:	232d      	movs	r3, #45	; 0x2d
 8005ccc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cd0:	e7a1      	b.n	8005c16 <_printf_float+0xa6>
 8005cd2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005cd6:	f000 8177 	beq.w	8005fc8 <_printf_float+0x458>
 8005cda:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005cde:	d1bb      	bne.n	8005c58 <_printf_float+0xe8>
 8005ce0:	2900      	cmp	r1, #0
 8005ce2:	d1b9      	bne.n	8005c58 <_printf_float+0xe8>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e7b6      	b.n	8005c56 <_printf_float+0xe6>
 8005ce8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005cec:	d119      	bne.n	8005d22 <_printf_float+0x1b2>
 8005cee:	2900      	cmp	r1, #0
 8005cf0:	6863      	ldr	r3, [r4, #4]
 8005cf2:	dd0c      	ble.n	8005d0e <_printf_float+0x19e>
 8005cf4:	6121      	str	r1, [r4, #16]
 8005cf6:	b913      	cbnz	r3, 8005cfe <_printf_float+0x18e>
 8005cf8:	6822      	ldr	r2, [r4, #0]
 8005cfa:	07d2      	lsls	r2, r2, #31
 8005cfc:	d502      	bpl.n	8005d04 <_printf_float+0x194>
 8005cfe:	3301      	adds	r3, #1
 8005d00:	440b      	add	r3, r1
 8005d02:	6123      	str	r3, [r4, #16]
 8005d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d06:	65a3      	str	r3, [r4, #88]	; 0x58
 8005d08:	f04f 0900 	mov.w	r9, #0
 8005d0c:	e7d9      	b.n	8005cc2 <_printf_float+0x152>
 8005d0e:	b913      	cbnz	r3, 8005d16 <_printf_float+0x1a6>
 8005d10:	6822      	ldr	r2, [r4, #0]
 8005d12:	07d0      	lsls	r0, r2, #31
 8005d14:	d501      	bpl.n	8005d1a <_printf_float+0x1aa>
 8005d16:	3302      	adds	r3, #2
 8005d18:	e7f3      	b.n	8005d02 <_printf_float+0x192>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e7f1      	b.n	8005d02 <_printf_float+0x192>
 8005d1e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005d22:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005d26:	4293      	cmp	r3, r2
 8005d28:	db05      	blt.n	8005d36 <_printf_float+0x1c6>
 8005d2a:	6822      	ldr	r2, [r4, #0]
 8005d2c:	6123      	str	r3, [r4, #16]
 8005d2e:	07d1      	lsls	r1, r2, #31
 8005d30:	d5e8      	bpl.n	8005d04 <_printf_float+0x194>
 8005d32:	3301      	adds	r3, #1
 8005d34:	e7e5      	b.n	8005d02 <_printf_float+0x192>
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	bfd4      	ite	le
 8005d3a:	f1c3 0302 	rsble	r3, r3, #2
 8005d3e:	2301      	movgt	r3, #1
 8005d40:	4413      	add	r3, r2
 8005d42:	e7de      	b.n	8005d02 <_printf_float+0x192>
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	055a      	lsls	r2, r3, #21
 8005d48:	d407      	bmi.n	8005d5a <_printf_float+0x1ea>
 8005d4a:	6923      	ldr	r3, [r4, #16]
 8005d4c:	4642      	mov	r2, r8
 8005d4e:	4631      	mov	r1, r6
 8005d50:	4628      	mov	r0, r5
 8005d52:	47b8      	blx	r7
 8005d54:	3001      	adds	r0, #1
 8005d56:	d12b      	bne.n	8005db0 <_printf_float+0x240>
 8005d58:	e767      	b.n	8005c2a <_printf_float+0xba>
 8005d5a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005d5e:	f240 80dc 	bls.w	8005f1a <_printf_float+0x3aa>
 8005d62:	2200      	movs	r2, #0
 8005d64:	2300      	movs	r3, #0
 8005d66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d6a:	f7fa feb5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	d033      	beq.n	8005dda <_printf_float+0x26a>
 8005d72:	2301      	movs	r3, #1
 8005d74:	4a41      	ldr	r2, [pc, #260]	; (8005e7c <_printf_float+0x30c>)
 8005d76:	4631      	mov	r1, r6
 8005d78:	4628      	mov	r0, r5
 8005d7a:	47b8      	blx	r7
 8005d7c:	3001      	adds	r0, #1
 8005d7e:	f43f af54 	beq.w	8005c2a <_printf_float+0xba>
 8005d82:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d86:	429a      	cmp	r2, r3
 8005d88:	db02      	blt.n	8005d90 <_printf_float+0x220>
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	07d8      	lsls	r0, r3, #31
 8005d8e:	d50f      	bpl.n	8005db0 <_printf_float+0x240>
 8005d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d94:	4631      	mov	r1, r6
 8005d96:	4628      	mov	r0, r5
 8005d98:	47b8      	blx	r7
 8005d9a:	3001      	adds	r0, #1
 8005d9c:	f43f af45 	beq.w	8005c2a <_printf_float+0xba>
 8005da0:	f04f 0800 	mov.w	r8, #0
 8005da4:	f104 091a 	add.w	r9, r4, #26
 8005da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005daa:	3b01      	subs	r3, #1
 8005dac:	4543      	cmp	r3, r8
 8005dae:	dc09      	bgt.n	8005dc4 <_printf_float+0x254>
 8005db0:	6823      	ldr	r3, [r4, #0]
 8005db2:	079b      	lsls	r3, r3, #30
 8005db4:	f100 8103 	bmi.w	8005fbe <_printf_float+0x44e>
 8005db8:	68e0      	ldr	r0, [r4, #12]
 8005dba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dbc:	4298      	cmp	r0, r3
 8005dbe:	bfb8      	it	lt
 8005dc0:	4618      	movlt	r0, r3
 8005dc2:	e734      	b.n	8005c2e <_printf_float+0xbe>
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	464a      	mov	r2, r9
 8005dc8:	4631      	mov	r1, r6
 8005dca:	4628      	mov	r0, r5
 8005dcc:	47b8      	blx	r7
 8005dce:	3001      	adds	r0, #1
 8005dd0:	f43f af2b 	beq.w	8005c2a <_printf_float+0xba>
 8005dd4:	f108 0801 	add.w	r8, r8, #1
 8005dd8:	e7e6      	b.n	8005da8 <_printf_float+0x238>
 8005dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	dc2b      	bgt.n	8005e38 <_printf_float+0x2c8>
 8005de0:	2301      	movs	r3, #1
 8005de2:	4a26      	ldr	r2, [pc, #152]	; (8005e7c <_printf_float+0x30c>)
 8005de4:	4631      	mov	r1, r6
 8005de6:	4628      	mov	r0, r5
 8005de8:	47b8      	blx	r7
 8005dea:	3001      	adds	r0, #1
 8005dec:	f43f af1d 	beq.w	8005c2a <_printf_float+0xba>
 8005df0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df2:	b923      	cbnz	r3, 8005dfe <_printf_float+0x28e>
 8005df4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005df6:	b913      	cbnz	r3, 8005dfe <_printf_float+0x28e>
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	07d9      	lsls	r1, r3, #31
 8005dfc:	d5d8      	bpl.n	8005db0 <_printf_float+0x240>
 8005dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e02:	4631      	mov	r1, r6
 8005e04:	4628      	mov	r0, r5
 8005e06:	47b8      	blx	r7
 8005e08:	3001      	adds	r0, #1
 8005e0a:	f43f af0e 	beq.w	8005c2a <_printf_float+0xba>
 8005e0e:	f04f 0900 	mov.w	r9, #0
 8005e12:	f104 0a1a 	add.w	sl, r4, #26
 8005e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e18:	425b      	negs	r3, r3
 8005e1a:	454b      	cmp	r3, r9
 8005e1c:	dc01      	bgt.n	8005e22 <_printf_float+0x2b2>
 8005e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e20:	e794      	b.n	8005d4c <_printf_float+0x1dc>
 8005e22:	2301      	movs	r3, #1
 8005e24:	4652      	mov	r2, sl
 8005e26:	4631      	mov	r1, r6
 8005e28:	4628      	mov	r0, r5
 8005e2a:	47b8      	blx	r7
 8005e2c:	3001      	adds	r0, #1
 8005e2e:	f43f aefc 	beq.w	8005c2a <_printf_float+0xba>
 8005e32:	f109 0901 	add.w	r9, r9, #1
 8005e36:	e7ee      	b.n	8005e16 <_printf_float+0x2a6>
 8005e38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	bfa8      	it	ge
 8005e40:	461a      	movge	r2, r3
 8005e42:	2a00      	cmp	r2, #0
 8005e44:	4691      	mov	r9, r2
 8005e46:	dd07      	ble.n	8005e58 <_printf_float+0x2e8>
 8005e48:	4613      	mov	r3, r2
 8005e4a:	4631      	mov	r1, r6
 8005e4c:	4642      	mov	r2, r8
 8005e4e:	4628      	mov	r0, r5
 8005e50:	47b8      	blx	r7
 8005e52:	3001      	adds	r0, #1
 8005e54:	f43f aee9 	beq.w	8005c2a <_printf_float+0xba>
 8005e58:	f104 031a 	add.w	r3, r4, #26
 8005e5c:	f04f 0b00 	mov.w	fp, #0
 8005e60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e64:	9306      	str	r3, [sp, #24]
 8005e66:	e015      	b.n	8005e94 <_printf_float+0x324>
 8005e68:	7fefffff 	.word	0x7fefffff
 8005e6c:	0800939c 	.word	0x0800939c
 8005e70:	08009398 	.word	0x08009398
 8005e74:	080093a4 	.word	0x080093a4
 8005e78:	080093a0 	.word	0x080093a0
 8005e7c:	080093a8 	.word	0x080093a8
 8005e80:	2301      	movs	r3, #1
 8005e82:	9a06      	ldr	r2, [sp, #24]
 8005e84:	4631      	mov	r1, r6
 8005e86:	4628      	mov	r0, r5
 8005e88:	47b8      	blx	r7
 8005e8a:	3001      	adds	r0, #1
 8005e8c:	f43f aecd 	beq.w	8005c2a <_printf_float+0xba>
 8005e90:	f10b 0b01 	add.w	fp, fp, #1
 8005e94:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005e98:	ebaa 0309 	sub.w	r3, sl, r9
 8005e9c:	455b      	cmp	r3, fp
 8005e9e:	dcef      	bgt.n	8005e80 <_printf_float+0x310>
 8005ea0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	44d0      	add	r8, sl
 8005ea8:	db15      	blt.n	8005ed6 <_printf_float+0x366>
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	07da      	lsls	r2, r3, #31
 8005eae:	d412      	bmi.n	8005ed6 <_printf_float+0x366>
 8005eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005eb4:	eba3 020a 	sub.w	r2, r3, sl
 8005eb8:	eba3 0a01 	sub.w	sl, r3, r1
 8005ebc:	4592      	cmp	sl, r2
 8005ebe:	bfa8      	it	ge
 8005ec0:	4692      	movge	sl, r2
 8005ec2:	f1ba 0f00 	cmp.w	sl, #0
 8005ec6:	dc0e      	bgt.n	8005ee6 <_printf_float+0x376>
 8005ec8:	f04f 0800 	mov.w	r8, #0
 8005ecc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ed0:	f104 091a 	add.w	r9, r4, #26
 8005ed4:	e019      	b.n	8005f0a <_printf_float+0x39a>
 8005ed6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eda:	4631      	mov	r1, r6
 8005edc:	4628      	mov	r0, r5
 8005ede:	47b8      	blx	r7
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	d1e5      	bne.n	8005eb0 <_printf_float+0x340>
 8005ee4:	e6a1      	b.n	8005c2a <_printf_float+0xba>
 8005ee6:	4653      	mov	r3, sl
 8005ee8:	4642      	mov	r2, r8
 8005eea:	4631      	mov	r1, r6
 8005eec:	4628      	mov	r0, r5
 8005eee:	47b8      	blx	r7
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	d1e9      	bne.n	8005ec8 <_printf_float+0x358>
 8005ef4:	e699      	b.n	8005c2a <_printf_float+0xba>
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	464a      	mov	r2, r9
 8005efa:	4631      	mov	r1, r6
 8005efc:	4628      	mov	r0, r5
 8005efe:	47b8      	blx	r7
 8005f00:	3001      	adds	r0, #1
 8005f02:	f43f ae92 	beq.w	8005c2a <_printf_float+0xba>
 8005f06:	f108 0801 	add.w	r8, r8, #1
 8005f0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f0e:	1a9b      	subs	r3, r3, r2
 8005f10:	eba3 030a 	sub.w	r3, r3, sl
 8005f14:	4543      	cmp	r3, r8
 8005f16:	dcee      	bgt.n	8005ef6 <_printf_float+0x386>
 8005f18:	e74a      	b.n	8005db0 <_printf_float+0x240>
 8005f1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f1c:	2a01      	cmp	r2, #1
 8005f1e:	dc01      	bgt.n	8005f24 <_printf_float+0x3b4>
 8005f20:	07db      	lsls	r3, r3, #31
 8005f22:	d53a      	bpl.n	8005f9a <_printf_float+0x42a>
 8005f24:	2301      	movs	r3, #1
 8005f26:	4642      	mov	r2, r8
 8005f28:	4631      	mov	r1, r6
 8005f2a:	4628      	mov	r0, r5
 8005f2c:	47b8      	blx	r7
 8005f2e:	3001      	adds	r0, #1
 8005f30:	f43f ae7b 	beq.w	8005c2a <_printf_float+0xba>
 8005f34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	47b8      	blx	r7
 8005f3e:	3001      	adds	r0, #1
 8005f40:	f108 0801 	add.w	r8, r8, #1
 8005f44:	f43f ae71 	beq.w	8005c2a <_printf_float+0xba>
 8005f48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8005f50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f54:	2300      	movs	r3, #0
 8005f56:	f7fa fdbf 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f5a:	b9c8      	cbnz	r0, 8005f90 <_printf_float+0x420>
 8005f5c:	4653      	mov	r3, sl
 8005f5e:	4642      	mov	r2, r8
 8005f60:	4631      	mov	r1, r6
 8005f62:	4628      	mov	r0, r5
 8005f64:	47b8      	blx	r7
 8005f66:	3001      	adds	r0, #1
 8005f68:	d10e      	bne.n	8005f88 <_printf_float+0x418>
 8005f6a:	e65e      	b.n	8005c2a <_printf_float+0xba>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	4652      	mov	r2, sl
 8005f70:	4631      	mov	r1, r6
 8005f72:	4628      	mov	r0, r5
 8005f74:	47b8      	blx	r7
 8005f76:	3001      	adds	r0, #1
 8005f78:	f43f ae57 	beq.w	8005c2a <_printf_float+0xba>
 8005f7c:	f108 0801 	add.w	r8, r8, #1
 8005f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f82:	3b01      	subs	r3, #1
 8005f84:	4543      	cmp	r3, r8
 8005f86:	dcf1      	bgt.n	8005f6c <_printf_float+0x3fc>
 8005f88:	464b      	mov	r3, r9
 8005f8a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005f8e:	e6de      	b.n	8005d4e <_printf_float+0x1de>
 8005f90:	f04f 0800 	mov.w	r8, #0
 8005f94:	f104 0a1a 	add.w	sl, r4, #26
 8005f98:	e7f2      	b.n	8005f80 <_printf_float+0x410>
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e7df      	b.n	8005f5e <_printf_float+0x3ee>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	464a      	mov	r2, r9
 8005fa2:	4631      	mov	r1, r6
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	47b8      	blx	r7
 8005fa8:	3001      	adds	r0, #1
 8005faa:	f43f ae3e 	beq.w	8005c2a <_printf_float+0xba>
 8005fae:	f108 0801 	add.w	r8, r8, #1
 8005fb2:	68e3      	ldr	r3, [r4, #12]
 8005fb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005fb6:	1a9b      	subs	r3, r3, r2
 8005fb8:	4543      	cmp	r3, r8
 8005fba:	dcf0      	bgt.n	8005f9e <_printf_float+0x42e>
 8005fbc:	e6fc      	b.n	8005db8 <_printf_float+0x248>
 8005fbe:	f04f 0800 	mov.w	r8, #0
 8005fc2:	f104 0919 	add.w	r9, r4, #25
 8005fc6:	e7f4      	b.n	8005fb2 <_printf_float+0x442>
 8005fc8:	2900      	cmp	r1, #0
 8005fca:	f43f ae8b 	beq.w	8005ce4 <_printf_float+0x174>
 8005fce:	2300      	movs	r3, #0
 8005fd0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005fd4:	ab09      	add	r3, sp, #36	; 0x24
 8005fd6:	9300      	str	r3, [sp, #0]
 8005fd8:	ec49 8b10 	vmov	d0, r8, r9
 8005fdc:	6022      	str	r2, [r4, #0]
 8005fde:	f8cd a004 	str.w	sl, [sp, #4]
 8005fe2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	f7ff fd2e 	bl	8005a48 <__cvt>
 8005fec:	4680      	mov	r8, r0
 8005fee:	e648      	b.n	8005c82 <_printf_float+0x112>

08005ff0 <_printf_common>:
 8005ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff4:	4691      	mov	r9, r2
 8005ff6:	461f      	mov	r7, r3
 8005ff8:	688a      	ldr	r2, [r1, #8]
 8005ffa:	690b      	ldr	r3, [r1, #16]
 8005ffc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006000:	4293      	cmp	r3, r2
 8006002:	bfb8      	it	lt
 8006004:	4613      	movlt	r3, r2
 8006006:	f8c9 3000 	str.w	r3, [r9]
 800600a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800600e:	4606      	mov	r6, r0
 8006010:	460c      	mov	r4, r1
 8006012:	b112      	cbz	r2, 800601a <_printf_common+0x2a>
 8006014:	3301      	adds	r3, #1
 8006016:	f8c9 3000 	str.w	r3, [r9]
 800601a:	6823      	ldr	r3, [r4, #0]
 800601c:	0699      	lsls	r1, r3, #26
 800601e:	bf42      	ittt	mi
 8006020:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006024:	3302      	addmi	r3, #2
 8006026:	f8c9 3000 	strmi.w	r3, [r9]
 800602a:	6825      	ldr	r5, [r4, #0]
 800602c:	f015 0506 	ands.w	r5, r5, #6
 8006030:	d107      	bne.n	8006042 <_printf_common+0x52>
 8006032:	f104 0a19 	add.w	sl, r4, #25
 8006036:	68e3      	ldr	r3, [r4, #12]
 8006038:	f8d9 2000 	ldr.w	r2, [r9]
 800603c:	1a9b      	subs	r3, r3, r2
 800603e:	42ab      	cmp	r3, r5
 8006040:	dc28      	bgt.n	8006094 <_printf_common+0xa4>
 8006042:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006046:	6822      	ldr	r2, [r4, #0]
 8006048:	3300      	adds	r3, #0
 800604a:	bf18      	it	ne
 800604c:	2301      	movne	r3, #1
 800604e:	0692      	lsls	r2, r2, #26
 8006050:	d42d      	bmi.n	80060ae <_printf_common+0xbe>
 8006052:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006056:	4639      	mov	r1, r7
 8006058:	4630      	mov	r0, r6
 800605a:	47c0      	blx	r8
 800605c:	3001      	adds	r0, #1
 800605e:	d020      	beq.n	80060a2 <_printf_common+0xb2>
 8006060:	6823      	ldr	r3, [r4, #0]
 8006062:	68e5      	ldr	r5, [r4, #12]
 8006064:	f8d9 2000 	ldr.w	r2, [r9]
 8006068:	f003 0306 	and.w	r3, r3, #6
 800606c:	2b04      	cmp	r3, #4
 800606e:	bf08      	it	eq
 8006070:	1aad      	subeq	r5, r5, r2
 8006072:	68a3      	ldr	r3, [r4, #8]
 8006074:	6922      	ldr	r2, [r4, #16]
 8006076:	bf0c      	ite	eq
 8006078:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800607c:	2500      	movne	r5, #0
 800607e:	4293      	cmp	r3, r2
 8006080:	bfc4      	itt	gt
 8006082:	1a9b      	subgt	r3, r3, r2
 8006084:	18ed      	addgt	r5, r5, r3
 8006086:	f04f 0900 	mov.w	r9, #0
 800608a:	341a      	adds	r4, #26
 800608c:	454d      	cmp	r5, r9
 800608e:	d11a      	bne.n	80060c6 <_printf_common+0xd6>
 8006090:	2000      	movs	r0, #0
 8006092:	e008      	b.n	80060a6 <_printf_common+0xb6>
 8006094:	2301      	movs	r3, #1
 8006096:	4652      	mov	r2, sl
 8006098:	4639      	mov	r1, r7
 800609a:	4630      	mov	r0, r6
 800609c:	47c0      	blx	r8
 800609e:	3001      	adds	r0, #1
 80060a0:	d103      	bne.n	80060aa <_printf_common+0xba>
 80060a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060aa:	3501      	adds	r5, #1
 80060ac:	e7c3      	b.n	8006036 <_printf_common+0x46>
 80060ae:	18e1      	adds	r1, r4, r3
 80060b0:	1c5a      	adds	r2, r3, #1
 80060b2:	2030      	movs	r0, #48	; 0x30
 80060b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060b8:	4422      	add	r2, r4
 80060ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060be:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060c2:	3302      	adds	r3, #2
 80060c4:	e7c5      	b.n	8006052 <_printf_common+0x62>
 80060c6:	2301      	movs	r3, #1
 80060c8:	4622      	mov	r2, r4
 80060ca:	4639      	mov	r1, r7
 80060cc:	4630      	mov	r0, r6
 80060ce:	47c0      	blx	r8
 80060d0:	3001      	adds	r0, #1
 80060d2:	d0e6      	beq.n	80060a2 <_printf_common+0xb2>
 80060d4:	f109 0901 	add.w	r9, r9, #1
 80060d8:	e7d8      	b.n	800608c <_printf_common+0x9c>
	...

080060dc <_printf_i>:
 80060dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060e0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80060e4:	460c      	mov	r4, r1
 80060e6:	7e09      	ldrb	r1, [r1, #24]
 80060e8:	b085      	sub	sp, #20
 80060ea:	296e      	cmp	r1, #110	; 0x6e
 80060ec:	4617      	mov	r7, r2
 80060ee:	4606      	mov	r6, r0
 80060f0:	4698      	mov	r8, r3
 80060f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060f4:	f000 80b3 	beq.w	800625e <_printf_i+0x182>
 80060f8:	d822      	bhi.n	8006140 <_printf_i+0x64>
 80060fa:	2963      	cmp	r1, #99	; 0x63
 80060fc:	d036      	beq.n	800616c <_printf_i+0x90>
 80060fe:	d80a      	bhi.n	8006116 <_printf_i+0x3a>
 8006100:	2900      	cmp	r1, #0
 8006102:	f000 80b9 	beq.w	8006278 <_printf_i+0x19c>
 8006106:	2958      	cmp	r1, #88	; 0x58
 8006108:	f000 8083 	beq.w	8006212 <_printf_i+0x136>
 800610c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006110:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006114:	e032      	b.n	800617c <_printf_i+0xa0>
 8006116:	2964      	cmp	r1, #100	; 0x64
 8006118:	d001      	beq.n	800611e <_printf_i+0x42>
 800611a:	2969      	cmp	r1, #105	; 0x69
 800611c:	d1f6      	bne.n	800610c <_printf_i+0x30>
 800611e:	6820      	ldr	r0, [r4, #0]
 8006120:	6813      	ldr	r3, [r2, #0]
 8006122:	0605      	lsls	r5, r0, #24
 8006124:	f103 0104 	add.w	r1, r3, #4
 8006128:	d52a      	bpl.n	8006180 <_printf_i+0xa4>
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6011      	str	r1, [r2, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	da03      	bge.n	800613a <_printf_i+0x5e>
 8006132:	222d      	movs	r2, #45	; 0x2d
 8006134:	425b      	negs	r3, r3
 8006136:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800613a:	486f      	ldr	r0, [pc, #444]	; (80062f8 <_printf_i+0x21c>)
 800613c:	220a      	movs	r2, #10
 800613e:	e039      	b.n	80061b4 <_printf_i+0xd8>
 8006140:	2973      	cmp	r1, #115	; 0x73
 8006142:	f000 809d 	beq.w	8006280 <_printf_i+0x1a4>
 8006146:	d808      	bhi.n	800615a <_printf_i+0x7e>
 8006148:	296f      	cmp	r1, #111	; 0x6f
 800614a:	d020      	beq.n	800618e <_printf_i+0xb2>
 800614c:	2970      	cmp	r1, #112	; 0x70
 800614e:	d1dd      	bne.n	800610c <_printf_i+0x30>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	f043 0320 	orr.w	r3, r3, #32
 8006156:	6023      	str	r3, [r4, #0]
 8006158:	e003      	b.n	8006162 <_printf_i+0x86>
 800615a:	2975      	cmp	r1, #117	; 0x75
 800615c:	d017      	beq.n	800618e <_printf_i+0xb2>
 800615e:	2978      	cmp	r1, #120	; 0x78
 8006160:	d1d4      	bne.n	800610c <_printf_i+0x30>
 8006162:	2378      	movs	r3, #120	; 0x78
 8006164:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006168:	4864      	ldr	r0, [pc, #400]	; (80062fc <_printf_i+0x220>)
 800616a:	e055      	b.n	8006218 <_printf_i+0x13c>
 800616c:	6813      	ldr	r3, [r2, #0]
 800616e:	1d19      	adds	r1, r3, #4
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	6011      	str	r1, [r2, #0]
 8006174:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006178:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800617c:	2301      	movs	r3, #1
 800617e:	e08c      	b.n	800629a <_printf_i+0x1be>
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	6011      	str	r1, [r2, #0]
 8006184:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006188:	bf18      	it	ne
 800618a:	b21b      	sxthne	r3, r3
 800618c:	e7cf      	b.n	800612e <_printf_i+0x52>
 800618e:	6813      	ldr	r3, [r2, #0]
 8006190:	6825      	ldr	r5, [r4, #0]
 8006192:	1d18      	adds	r0, r3, #4
 8006194:	6010      	str	r0, [r2, #0]
 8006196:	0628      	lsls	r0, r5, #24
 8006198:	d501      	bpl.n	800619e <_printf_i+0xc2>
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	e002      	b.n	80061a4 <_printf_i+0xc8>
 800619e:	0668      	lsls	r0, r5, #25
 80061a0:	d5fb      	bpl.n	800619a <_printf_i+0xbe>
 80061a2:	881b      	ldrh	r3, [r3, #0]
 80061a4:	4854      	ldr	r0, [pc, #336]	; (80062f8 <_printf_i+0x21c>)
 80061a6:	296f      	cmp	r1, #111	; 0x6f
 80061a8:	bf14      	ite	ne
 80061aa:	220a      	movne	r2, #10
 80061ac:	2208      	moveq	r2, #8
 80061ae:	2100      	movs	r1, #0
 80061b0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061b4:	6865      	ldr	r5, [r4, #4]
 80061b6:	60a5      	str	r5, [r4, #8]
 80061b8:	2d00      	cmp	r5, #0
 80061ba:	f2c0 8095 	blt.w	80062e8 <_printf_i+0x20c>
 80061be:	6821      	ldr	r1, [r4, #0]
 80061c0:	f021 0104 	bic.w	r1, r1, #4
 80061c4:	6021      	str	r1, [r4, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d13d      	bne.n	8006246 <_printf_i+0x16a>
 80061ca:	2d00      	cmp	r5, #0
 80061cc:	f040 808e 	bne.w	80062ec <_printf_i+0x210>
 80061d0:	4665      	mov	r5, ip
 80061d2:	2a08      	cmp	r2, #8
 80061d4:	d10b      	bne.n	80061ee <_printf_i+0x112>
 80061d6:	6823      	ldr	r3, [r4, #0]
 80061d8:	07db      	lsls	r3, r3, #31
 80061da:	d508      	bpl.n	80061ee <_printf_i+0x112>
 80061dc:	6923      	ldr	r3, [r4, #16]
 80061de:	6862      	ldr	r2, [r4, #4]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	bfde      	ittt	le
 80061e4:	2330      	movle	r3, #48	; 0x30
 80061e6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80061ea:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80061ee:	ebac 0305 	sub.w	r3, ip, r5
 80061f2:	6123      	str	r3, [r4, #16]
 80061f4:	f8cd 8000 	str.w	r8, [sp]
 80061f8:	463b      	mov	r3, r7
 80061fa:	aa03      	add	r2, sp, #12
 80061fc:	4621      	mov	r1, r4
 80061fe:	4630      	mov	r0, r6
 8006200:	f7ff fef6 	bl	8005ff0 <_printf_common>
 8006204:	3001      	adds	r0, #1
 8006206:	d14d      	bne.n	80062a4 <_printf_i+0x1c8>
 8006208:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800620c:	b005      	add	sp, #20
 800620e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006212:	4839      	ldr	r0, [pc, #228]	; (80062f8 <_printf_i+0x21c>)
 8006214:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006218:	6813      	ldr	r3, [r2, #0]
 800621a:	6821      	ldr	r1, [r4, #0]
 800621c:	1d1d      	adds	r5, r3, #4
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	6015      	str	r5, [r2, #0]
 8006222:	060a      	lsls	r2, r1, #24
 8006224:	d50b      	bpl.n	800623e <_printf_i+0x162>
 8006226:	07ca      	lsls	r2, r1, #31
 8006228:	bf44      	itt	mi
 800622a:	f041 0120 	orrmi.w	r1, r1, #32
 800622e:	6021      	strmi	r1, [r4, #0]
 8006230:	b91b      	cbnz	r3, 800623a <_printf_i+0x15e>
 8006232:	6822      	ldr	r2, [r4, #0]
 8006234:	f022 0220 	bic.w	r2, r2, #32
 8006238:	6022      	str	r2, [r4, #0]
 800623a:	2210      	movs	r2, #16
 800623c:	e7b7      	b.n	80061ae <_printf_i+0xd2>
 800623e:	064d      	lsls	r5, r1, #25
 8006240:	bf48      	it	mi
 8006242:	b29b      	uxthmi	r3, r3
 8006244:	e7ef      	b.n	8006226 <_printf_i+0x14a>
 8006246:	4665      	mov	r5, ip
 8006248:	fbb3 f1f2 	udiv	r1, r3, r2
 800624c:	fb02 3311 	mls	r3, r2, r1, r3
 8006250:	5cc3      	ldrb	r3, [r0, r3]
 8006252:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006256:	460b      	mov	r3, r1
 8006258:	2900      	cmp	r1, #0
 800625a:	d1f5      	bne.n	8006248 <_printf_i+0x16c>
 800625c:	e7b9      	b.n	80061d2 <_printf_i+0xf6>
 800625e:	6813      	ldr	r3, [r2, #0]
 8006260:	6825      	ldr	r5, [r4, #0]
 8006262:	6961      	ldr	r1, [r4, #20]
 8006264:	1d18      	adds	r0, r3, #4
 8006266:	6010      	str	r0, [r2, #0]
 8006268:	0628      	lsls	r0, r5, #24
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	d501      	bpl.n	8006272 <_printf_i+0x196>
 800626e:	6019      	str	r1, [r3, #0]
 8006270:	e002      	b.n	8006278 <_printf_i+0x19c>
 8006272:	066a      	lsls	r2, r5, #25
 8006274:	d5fb      	bpl.n	800626e <_printf_i+0x192>
 8006276:	8019      	strh	r1, [r3, #0]
 8006278:	2300      	movs	r3, #0
 800627a:	6123      	str	r3, [r4, #16]
 800627c:	4665      	mov	r5, ip
 800627e:	e7b9      	b.n	80061f4 <_printf_i+0x118>
 8006280:	6813      	ldr	r3, [r2, #0]
 8006282:	1d19      	adds	r1, r3, #4
 8006284:	6011      	str	r1, [r2, #0]
 8006286:	681d      	ldr	r5, [r3, #0]
 8006288:	6862      	ldr	r2, [r4, #4]
 800628a:	2100      	movs	r1, #0
 800628c:	4628      	mov	r0, r5
 800628e:	f7f9 ffaf 	bl	80001f0 <memchr>
 8006292:	b108      	cbz	r0, 8006298 <_printf_i+0x1bc>
 8006294:	1b40      	subs	r0, r0, r5
 8006296:	6060      	str	r0, [r4, #4]
 8006298:	6863      	ldr	r3, [r4, #4]
 800629a:	6123      	str	r3, [r4, #16]
 800629c:	2300      	movs	r3, #0
 800629e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062a2:	e7a7      	b.n	80061f4 <_printf_i+0x118>
 80062a4:	6923      	ldr	r3, [r4, #16]
 80062a6:	462a      	mov	r2, r5
 80062a8:	4639      	mov	r1, r7
 80062aa:	4630      	mov	r0, r6
 80062ac:	47c0      	blx	r8
 80062ae:	3001      	adds	r0, #1
 80062b0:	d0aa      	beq.n	8006208 <_printf_i+0x12c>
 80062b2:	6823      	ldr	r3, [r4, #0]
 80062b4:	079b      	lsls	r3, r3, #30
 80062b6:	d413      	bmi.n	80062e0 <_printf_i+0x204>
 80062b8:	68e0      	ldr	r0, [r4, #12]
 80062ba:	9b03      	ldr	r3, [sp, #12]
 80062bc:	4298      	cmp	r0, r3
 80062be:	bfb8      	it	lt
 80062c0:	4618      	movlt	r0, r3
 80062c2:	e7a3      	b.n	800620c <_printf_i+0x130>
 80062c4:	2301      	movs	r3, #1
 80062c6:	464a      	mov	r2, r9
 80062c8:	4639      	mov	r1, r7
 80062ca:	4630      	mov	r0, r6
 80062cc:	47c0      	blx	r8
 80062ce:	3001      	adds	r0, #1
 80062d0:	d09a      	beq.n	8006208 <_printf_i+0x12c>
 80062d2:	3501      	adds	r5, #1
 80062d4:	68e3      	ldr	r3, [r4, #12]
 80062d6:	9a03      	ldr	r2, [sp, #12]
 80062d8:	1a9b      	subs	r3, r3, r2
 80062da:	42ab      	cmp	r3, r5
 80062dc:	dcf2      	bgt.n	80062c4 <_printf_i+0x1e8>
 80062de:	e7eb      	b.n	80062b8 <_printf_i+0x1dc>
 80062e0:	2500      	movs	r5, #0
 80062e2:	f104 0919 	add.w	r9, r4, #25
 80062e6:	e7f5      	b.n	80062d4 <_printf_i+0x1f8>
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d1ac      	bne.n	8006246 <_printf_i+0x16a>
 80062ec:	7803      	ldrb	r3, [r0, #0]
 80062ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80062f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062f6:	e76c      	b.n	80061d2 <_printf_i+0xf6>
 80062f8:	080093aa 	.word	0x080093aa
 80062fc:	080093bb 	.word	0x080093bb

08006300 <_scanf_float>:
 8006300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006304:	469a      	mov	sl, r3
 8006306:	688b      	ldr	r3, [r1, #8]
 8006308:	4616      	mov	r6, r2
 800630a:	1e5a      	subs	r2, r3, #1
 800630c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006310:	b087      	sub	sp, #28
 8006312:	bf83      	ittte	hi
 8006314:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8006318:	189b      	addhi	r3, r3, r2
 800631a:	9301      	strhi	r3, [sp, #4]
 800631c:	2300      	movls	r3, #0
 800631e:	bf86      	itte	hi
 8006320:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006324:	608b      	strhi	r3, [r1, #8]
 8006326:	9301      	strls	r3, [sp, #4]
 8006328:	680b      	ldr	r3, [r1, #0]
 800632a:	4688      	mov	r8, r1
 800632c:	f04f 0b00 	mov.w	fp, #0
 8006330:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006334:	f848 3b1c 	str.w	r3, [r8], #28
 8006338:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800633c:	4607      	mov	r7, r0
 800633e:	460c      	mov	r4, r1
 8006340:	4645      	mov	r5, r8
 8006342:	465a      	mov	r2, fp
 8006344:	46d9      	mov	r9, fp
 8006346:	f8cd b008 	str.w	fp, [sp, #8]
 800634a:	68a1      	ldr	r1, [r4, #8]
 800634c:	b181      	cbz	r1, 8006370 <_scanf_float+0x70>
 800634e:	6833      	ldr	r3, [r6, #0]
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	2b49      	cmp	r3, #73	; 0x49
 8006354:	d071      	beq.n	800643a <_scanf_float+0x13a>
 8006356:	d84d      	bhi.n	80063f4 <_scanf_float+0xf4>
 8006358:	2b39      	cmp	r3, #57	; 0x39
 800635a:	d840      	bhi.n	80063de <_scanf_float+0xde>
 800635c:	2b31      	cmp	r3, #49	; 0x31
 800635e:	f080 8088 	bcs.w	8006472 <_scanf_float+0x172>
 8006362:	2b2d      	cmp	r3, #45	; 0x2d
 8006364:	f000 8090 	beq.w	8006488 <_scanf_float+0x188>
 8006368:	d815      	bhi.n	8006396 <_scanf_float+0x96>
 800636a:	2b2b      	cmp	r3, #43	; 0x2b
 800636c:	f000 808c 	beq.w	8006488 <_scanf_float+0x188>
 8006370:	f1b9 0f00 	cmp.w	r9, #0
 8006374:	d003      	beq.n	800637e <_scanf_float+0x7e>
 8006376:	6823      	ldr	r3, [r4, #0]
 8006378:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800637c:	6023      	str	r3, [r4, #0]
 800637e:	3a01      	subs	r2, #1
 8006380:	2a01      	cmp	r2, #1
 8006382:	f200 80ea 	bhi.w	800655a <_scanf_float+0x25a>
 8006386:	4545      	cmp	r5, r8
 8006388:	f200 80dc 	bhi.w	8006544 <_scanf_float+0x244>
 800638c:	2601      	movs	r6, #1
 800638e:	4630      	mov	r0, r6
 8006390:	b007      	add	sp, #28
 8006392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006396:	2b2e      	cmp	r3, #46	; 0x2e
 8006398:	f000 809f 	beq.w	80064da <_scanf_float+0x1da>
 800639c:	2b30      	cmp	r3, #48	; 0x30
 800639e:	d1e7      	bne.n	8006370 <_scanf_float+0x70>
 80063a0:	6820      	ldr	r0, [r4, #0]
 80063a2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80063a6:	d064      	beq.n	8006472 <_scanf_float+0x172>
 80063a8:	9b01      	ldr	r3, [sp, #4]
 80063aa:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80063ae:	6020      	str	r0, [r4, #0]
 80063b0:	f109 0901 	add.w	r9, r9, #1
 80063b4:	b11b      	cbz	r3, 80063be <_scanf_float+0xbe>
 80063b6:	3b01      	subs	r3, #1
 80063b8:	3101      	adds	r1, #1
 80063ba:	9301      	str	r3, [sp, #4]
 80063bc:	60a1      	str	r1, [r4, #8]
 80063be:	68a3      	ldr	r3, [r4, #8]
 80063c0:	3b01      	subs	r3, #1
 80063c2:	60a3      	str	r3, [r4, #8]
 80063c4:	6923      	ldr	r3, [r4, #16]
 80063c6:	3301      	adds	r3, #1
 80063c8:	6123      	str	r3, [r4, #16]
 80063ca:	6873      	ldr	r3, [r6, #4]
 80063cc:	3b01      	subs	r3, #1
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	6073      	str	r3, [r6, #4]
 80063d2:	f340 80ac 	ble.w	800652e <_scanf_float+0x22e>
 80063d6:	6833      	ldr	r3, [r6, #0]
 80063d8:	3301      	adds	r3, #1
 80063da:	6033      	str	r3, [r6, #0]
 80063dc:	e7b5      	b.n	800634a <_scanf_float+0x4a>
 80063de:	2b45      	cmp	r3, #69	; 0x45
 80063e0:	f000 8085 	beq.w	80064ee <_scanf_float+0x1ee>
 80063e4:	2b46      	cmp	r3, #70	; 0x46
 80063e6:	d06a      	beq.n	80064be <_scanf_float+0x1be>
 80063e8:	2b41      	cmp	r3, #65	; 0x41
 80063ea:	d1c1      	bne.n	8006370 <_scanf_float+0x70>
 80063ec:	2a01      	cmp	r2, #1
 80063ee:	d1bf      	bne.n	8006370 <_scanf_float+0x70>
 80063f0:	2202      	movs	r2, #2
 80063f2:	e046      	b.n	8006482 <_scanf_float+0x182>
 80063f4:	2b65      	cmp	r3, #101	; 0x65
 80063f6:	d07a      	beq.n	80064ee <_scanf_float+0x1ee>
 80063f8:	d818      	bhi.n	800642c <_scanf_float+0x12c>
 80063fa:	2b54      	cmp	r3, #84	; 0x54
 80063fc:	d066      	beq.n	80064cc <_scanf_float+0x1cc>
 80063fe:	d811      	bhi.n	8006424 <_scanf_float+0x124>
 8006400:	2b4e      	cmp	r3, #78	; 0x4e
 8006402:	d1b5      	bne.n	8006370 <_scanf_float+0x70>
 8006404:	2a00      	cmp	r2, #0
 8006406:	d146      	bne.n	8006496 <_scanf_float+0x196>
 8006408:	f1b9 0f00 	cmp.w	r9, #0
 800640c:	d145      	bne.n	800649a <_scanf_float+0x19a>
 800640e:	6821      	ldr	r1, [r4, #0]
 8006410:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006414:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006418:	d13f      	bne.n	800649a <_scanf_float+0x19a>
 800641a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800641e:	6021      	str	r1, [r4, #0]
 8006420:	2201      	movs	r2, #1
 8006422:	e02e      	b.n	8006482 <_scanf_float+0x182>
 8006424:	2b59      	cmp	r3, #89	; 0x59
 8006426:	d01e      	beq.n	8006466 <_scanf_float+0x166>
 8006428:	2b61      	cmp	r3, #97	; 0x61
 800642a:	e7de      	b.n	80063ea <_scanf_float+0xea>
 800642c:	2b6e      	cmp	r3, #110	; 0x6e
 800642e:	d0e9      	beq.n	8006404 <_scanf_float+0x104>
 8006430:	d815      	bhi.n	800645e <_scanf_float+0x15e>
 8006432:	2b66      	cmp	r3, #102	; 0x66
 8006434:	d043      	beq.n	80064be <_scanf_float+0x1be>
 8006436:	2b69      	cmp	r3, #105	; 0x69
 8006438:	d19a      	bne.n	8006370 <_scanf_float+0x70>
 800643a:	f1bb 0f00 	cmp.w	fp, #0
 800643e:	d138      	bne.n	80064b2 <_scanf_float+0x1b2>
 8006440:	f1b9 0f00 	cmp.w	r9, #0
 8006444:	d197      	bne.n	8006376 <_scanf_float+0x76>
 8006446:	6821      	ldr	r1, [r4, #0]
 8006448:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800644c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006450:	d195      	bne.n	800637e <_scanf_float+0x7e>
 8006452:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006456:	6021      	str	r1, [r4, #0]
 8006458:	f04f 0b01 	mov.w	fp, #1
 800645c:	e011      	b.n	8006482 <_scanf_float+0x182>
 800645e:	2b74      	cmp	r3, #116	; 0x74
 8006460:	d034      	beq.n	80064cc <_scanf_float+0x1cc>
 8006462:	2b79      	cmp	r3, #121	; 0x79
 8006464:	d184      	bne.n	8006370 <_scanf_float+0x70>
 8006466:	f1bb 0f07 	cmp.w	fp, #7
 800646a:	d181      	bne.n	8006370 <_scanf_float+0x70>
 800646c:	f04f 0b08 	mov.w	fp, #8
 8006470:	e007      	b.n	8006482 <_scanf_float+0x182>
 8006472:	eb12 0f0b 	cmn.w	r2, fp
 8006476:	f47f af7b 	bne.w	8006370 <_scanf_float+0x70>
 800647a:	6821      	ldr	r1, [r4, #0]
 800647c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006480:	6021      	str	r1, [r4, #0]
 8006482:	702b      	strb	r3, [r5, #0]
 8006484:	3501      	adds	r5, #1
 8006486:	e79a      	b.n	80063be <_scanf_float+0xbe>
 8006488:	6821      	ldr	r1, [r4, #0]
 800648a:	0608      	lsls	r0, r1, #24
 800648c:	f57f af70 	bpl.w	8006370 <_scanf_float+0x70>
 8006490:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006494:	e7f4      	b.n	8006480 <_scanf_float+0x180>
 8006496:	2a02      	cmp	r2, #2
 8006498:	d047      	beq.n	800652a <_scanf_float+0x22a>
 800649a:	f1bb 0f01 	cmp.w	fp, #1
 800649e:	d003      	beq.n	80064a8 <_scanf_float+0x1a8>
 80064a0:	f1bb 0f04 	cmp.w	fp, #4
 80064a4:	f47f af64 	bne.w	8006370 <_scanf_float+0x70>
 80064a8:	f10b 0b01 	add.w	fp, fp, #1
 80064ac:	fa5f fb8b 	uxtb.w	fp, fp
 80064b0:	e7e7      	b.n	8006482 <_scanf_float+0x182>
 80064b2:	f1bb 0f03 	cmp.w	fp, #3
 80064b6:	d0f7      	beq.n	80064a8 <_scanf_float+0x1a8>
 80064b8:	f1bb 0f05 	cmp.w	fp, #5
 80064bc:	e7f2      	b.n	80064a4 <_scanf_float+0x1a4>
 80064be:	f1bb 0f02 	cmp.w	fp, #2
 80064c2:	f47f af55 	bne.w	8006370 <_scanf_float+0x70>
 80064c6:	f04f 0b03 	mov.w	fp, #3
 80064ca:	e7da      	b.n	8006482 <_scanf_float+0x182>
 80064cc:	f1bb 0f06 	cmp.w	fp, #6
 80064d0:	f47f af4e 	bne.w	8006370 <_scanf_float+0x70>
 80064d4:	f04f 0b07 	mov.w	fp, #7
 80064d8:	e7d3      	b.n	8006482 <_scanf_float+0x182>
 80064da:	6821      	ldr	r1, [r4, #0]
 80064dc:	0588      	lsls	r0, r1, #22
 80064de:	f57f af47 	bpl.w	8006370 <_scanf_float+0x70>
 80064e2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80064e6:	6021      	str	r1, [r4, #0]
 80064e8:	f8cd 9008 	str.w	r9, [sp, #8]
 80064ec:	e7c9      	b.n	8006482 <_scanf_float+0x182>
 80064ee:	6821      	ldr	r1, [r4, #0]
 80064f0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80064f4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80064f8:	d006      	beq.n	8006508 <_scanf_float+0x208>
 80064fa:	0548      	lsls	r0, r1, #21
 80064fc:	f57f af38 	bpl.w	8006370 <_scanf_float+0x70>
 8006500:	f1b9 0f00 	cmp.w	r9, #0
 8006504:	f43f af3b 	beq.w	800637e <_scanf_float+0x7e>
 8006508:	0588      	lsls	r0, r1, #22
 800650a:	bf58      	it	pl
 800650c:	9802      	ldrpl	r0, [sp, #8]
 800650e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006512:	bf58      	it	pl
 8006514:	eba9 0000 	subpl.w	r0, r9, r0
 8006518:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800651c:	bf58      	it	pl
 800651e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006522:	6021      	str	r1, [r4, #0]
 8006524:	f04f 0900 	mov.w	r9, #0
 8006528:	e7ab      	b.n	8006482 <_scanf_float+0x182>
 800652a:	2203      	movs	r2, #3
 800652c:	e7a9      	b.n	8006482 <_scanf_float+0x182>
 800652e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006532:	9205      	str	r2, [sp, #20]
 8006534:	4631      	mov	r1, r6
 8006536:	4638      	mov	r0, r7
 8006538:	4798      	blx	r3
 800653a:	9a05      	ldr	r2, [sp, #20]
 800653c:	2800      	cmp	r0, #0
 800653e:	f43f af04 	beq.w	800634a <_scanf_float+0x4a>
 8006542:	e715      	b.n	8006370 <_scanf_float+0x70>
 8006544:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006548:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800654c:	4632      	mov	r2, r6
 800654e:	4638      	mov	r0, r7
 8006550:	4798      	blx	r3
 8006552:	6923      	ldr	r3, [r4, #16]
 8006554:	3b01      	subs	r3, #1
 8006556:	6123      	str	r3, [r4, #16]
 8006558:	e715      	b.n	8006386 <_scanf_float+0x86>
 800655a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800655e:	2b06      	cmp	r3, #6
 8006560:	d80a      	bhi.n	8006578 <_scanf_float+0x278>
 8006562:	f1bb 0f02 	cmp.w	fp, #2
 8006566:	d968      	bls.n	800663a <_scanf_float+0x33a>
 8006568:	f1ab 0b03 	sub.w	fp, fp, #3
 800656c:	fa5f fb8b 	uxtb.w	fp, fp
 8006570:	eba5 0b0b 	sub.w	fp, r5, fp
 8006574:	455d      	cmp	r5, fp
 8006576:	d14b      	bne.n	8006610 <_scanf_float+0x310>
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	05da      	lsls	r2, r3, #23
 800657c:	d51f      	bpl.n	80065be <_scanf_float+0x2be>
 800657e:	055b      	lsls	r3, r3, #21
 8006580:	d468      	bmi.n	8006654 <_scanf_float+0x354>
 8006582:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006586:	6923      	ldr	r3, [r4, #16]
 8006588:	2965      	cmp	r1, #101	; 0x65
 800658a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800658e:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8006592:	6123      	str	r3, [r4, #16]
 8006594:	d00d      	beq.n	80065b2 <_scanf_float+0x2b2>
 8006596:	2945      	cmp	r1, #69	; 0x45
 8006598:	d00b      	beq.n	80065b2 <_scanf_float+0x2b2>
 800659a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800659e:	4632      	mov	r2, r6
 80065a0:	4638      	mov	r0, r7
 80065a2:	4798      	blx	r3
 80065a4:	6923      	ldr	r3, [r4, #16]
 80065a6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80065aa:	3b01      	subs	r3, #1
 80065ac:	f1a5 0b02 	sub.w	fp, r5, #2
 80065b0:	6123      	str	r3, [r4, #16]
 80065b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80065b6:	4632      	mov	r2, r6
 80065b8:	4638      	mov	r0, r7
 80065ba:	4798      	blx	r3
 80065bc:	465d      	mov	r5, fp
 80065be:	6826      	ldr	r6, [r4, #0]
 80065c0:	f016 0610 	ands.w	r6, r6, #16
 80065c4:	d17a      	bne.n	80066bc <_scanf_float+0x3bc>
 80065c6:	702e      	strb	r6, [r5, #0]
 80065c8:	6823      	ldr	r3, [r4, #0]
 80065ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80065ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065d2:	d142      	bne.n	800665a <_scanf_float+0x35a>
 80065d4:	9b02      	ldr	r3, [sp, #8]
 80065d6:	eba9 0303 	sub.w	r3, r9, r3
 80065da:	425a      	negs	r2, r3
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d149      	bne.n	8006674 <_scanf_float+0x374>
 80065e0:	2200      	movs	r2, #0
 80065e2:	4641      	mov	r1, r8
 80065e4:	4638      	mov	r0, r7
 80065e6:	f000 fec7 	bl	8007378 <_strtod_r>
 80065ea:	6825      	ldr	r5, [r4, #0]
 80065ec:	f8da 3000 	ldr.w	r3, [sl]
 80065f0:	f015 0f02 	tst.w	r5, #2
 80065f4:	f103 0204 	add.w	r2, r3, #4
 80065f8:	ec59 8b10 	vmov	r8, r9, d0
 80065fc:	f8ca 2000 	str.w	r2, [sl]
 8006600:	d043      	beq.n	800668a <_scanf_float+0x38a>
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	e9c3 8900 	strd	r8, r9, [r3]
 8006608:	68e3      	ldr	r3, [r4, #12]
 800660a:	3301      	adds	r3, #1
 800660c:	60e3      	str	r3, [r4, #12]
 800660e:	e6be      	b.n	800638e <_scanf_float+0x8e>
 8006610:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006614:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006618:	4632      	mov	r2, r6
 800661a:	4638      	mov	r0, r7
 800661c:	4798      	blx	r3
 800661e:	6923      	ldr	r3, [r4, #16]
 8006620:	3b01      	subs	r3, #1
 8006622:	6123      	str	r3, [r4, #16]
 8006624:	e7a6      	b.n	8006574 <_scanf_float+0x274>
 8006626:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800662a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800662e:	4632      	mov	r2, r6
 8006630:	4638      	mov	r0, r7
 8006632:	4798      	blx	r3
 8006634:	6923      	ldr	r3, [r4, #16]
 8006636:	3b01      	subs	r3, #1
 8006638:	6123      	str	r3, [r4, #16]
 800663a:	4545      	cmp	r5, r8
 800663c:	d8f3      	bhi.n	8006626 <_scanf_float+0x326>
 800663e:	e6a5      	b.n	800638c <_scanf_float+0x8c>
 8006640:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006644:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006648:	4632      	mov	r2, r6
 800664a:	4638      	mov	r0, r7
 800664c:	4798      	blx	r3
 800664e:	6923      	ldr	r3, [r4, #16]
 8006650:	3b01      	subs	r3, #1
 8006652:	6123      	str	r3, [r4, #16]
 8006654:	4545      	cmp	r5, r8
 8006656:	d8f3      	bhi.n	8006640 <_scanf_float+0x340>
 8006658:	e698      	b.n	800638c <_scanf_float+0x8c>
 800665a:	9b03      	ldr	r3, [sp, #12]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d0bf      	beq.n	80065e0 <_scanf_float+0x2e0>
 8006660:	9904      	ldr	r1, [sp, #16]
 8006662:	230a      	movs	r3, #10
 8006664:	4632      	mov	r2, r6
 8006666:	3101      	adds	r1, #1
 8006668:	4638      	mov	r0, r7
 800666a:	f000 ff11 	bl	8007490 <_strtol_r>
 800666e:	9b03      	ldr	r3, [sp, #12]
 8006670:	9d04      	ldr	r5, [sp, #16]
 8006672:	1ac2      	subs	r2, r0, r3
 8006674:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006678:	429d      	cmp	r5, r3
 800667a:	bf28      	it	cs
 800667c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006680:	490f      	ldr	r1, [pc, #60]	; (80066c0 <_scanf_float+0x3c0>)
 8006682:	4628      	mov	r0, r5
 8006684:	f000 f834 	bl	80066f0 <siprintf>
 8006688:	e7aa      	b.n	80065e0 <_scanf_float+0x2e0>
 800668a:	f015 0504 	ands.w	r5, r5, #4
 800668e:	d1b8      	bne.n	8006602 <_scanf_float+0x302>
 8006690:	681f      	ldr	r7, [r3, #0]
 8006692:	ee10 2a10 	vmov	r2, s0
 8006696:	464b      	mov	r3, r9
 8006698:	ee10 0a10 	vmov	r0, s0
 800669c:	4649      	mov	r1, r9
 800669e:	f7fa fa4d 	bl	8000b3c <__aeabi_dcmpun>
 80066a2:	b128      	cbz	r0, 80066b0 <_scanf_float+0x3b0>
 80066a4:	4628      	mov	r0, r5
 80066a6:	f000 f81d 	bl	80066e4 <nanf>
 80066aa:	ed87 0a00 	vstr	s0, [r7]
 80066ae:	e7ab      	b.n	8006608 <_scanf_float+0x308>
 80066b0:	4640      	mov	r0, r8
 80066b2:	4649      	mov	r1, r9
 80066b4:	f7fa faa0 	bl	8000bf8 <__aeabi_d2f>
 80066b8:	6038      	str	r0, [r7, #0]
 80066ba:	e7a5      	b.n	8006608 <_scanf_float+0x308>
 80066bc:	2600      	movs	r6, #0
 80066be:	e666      	b.n	800638e <_scanf_float+0x8e>
 80066c0:	080093cc 	.word	0x080093cc

080066c4 <_sbrk_r>:
 80066c4:	b538      	push	{r3, r4, r5, lr}
 80066c6:	4c06      	ldr	r4, [pc, #24]	; (80066e0 <_sbrk_r+0x1c>)
 80066c8:	2300      	movs	r3, #0
 80066ca:	4605      	mov	r5, r0
 80066cc:	4608      	mov	r0, r1
 80066ce:	6023      	str	r3, [r4, #0]
 80066d0:	f7fa fe34 	bl	800133c <_sbrk>
 80066d4:	1c43      	adds	r3, r0, #1
 80066d6:	d102      	bne.n	80066de <_sbrk_r+0x1a>
 80066d8:	6823      	ldr	r3, [r4, #0]
 80066da:	b103      	cbz	r3, 80066de <_sbrk_r+0x1a>
 80066dc:	602b      	str	r3, [r5, #0]
 80066de:	bd38      	pop	{r3, r4, r5, pc}
 80066e0:	20004c10 	.word	0x20004c10

080066e4 <nanf>:
 80066e4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80066ec <nanf+0x8>
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	7fc00000 	.word	0x7fc00000

080066f0 <siprintf>:
 80066f0:	b40e      	push	{r1, r2, r3}
 80066f2:	b500      	push	{lr}
 80066f4:	b09c      	sub	sp, #112	; 0x70
 80066f6:	ab1d      	add	r3, sp, #116	; 0x74
 80066f8:	9002      	str	r0, [sp, #8]
 80066fa:	9006      	str	r0, [sp, #24]
 80066fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006700:	4809      	ldr	r0, [pc, #36]	; (8006728 <siprintf+0x38>)
 8006702:	9107      	str	r1, [sp, #28]
 8006704:	9104      	str	r1, [sp, #16]
 8006706:	4909      	ldr	r1, [pc, #36]	; (800672c <siprintf+0x3c>)
 8006708:	f853 2b04 	ldr.w	r2, [r3], #4
 800670c:	9105      	str	r1, [sp, #20]
 800670e:	6800      	ldr	r0, [r0, #0]
 8006710:	9301      	str	r3, [sp, #4]
 8006712:	a902      	add	r1, sp, #8
 8006714:	f002 fcca 	bl	80090ac <_svfiprintf_r>
 8006718:	9b02      	ldr	r3, [sp, #8]
 800671a:	2200      	movs	r2, #0
 800671c:	701a      	strb	r2, [r3, #0]
 800671e:	b01c      	add	sp, #112	; 0x70
 8006720:	f85d eb04 	ldr.w	lr, [sp], #4
 8006724:	b003      	add	sp, #12
 8006726:	4770      	bx	lr
 8006728:	20000010 	.word	0x20000010
 800672c:	ffff0208 	.word	0xffff0208

08006730 <strncmp>:
 8006730:	b510      	push	{r4, lr}
 8006732:	b16a      	cbz	r2, 8006750 <strncmp+0x20>
 8006734:	3901      	subs	r1, #1
 8006736:	1884      	adds	r4, r0, r2
 8006738:	f810 3b01 	ldrb.w	r3, [r0], #1
 800673c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006740:	4293      	cmp	r3, r2
 8006742:	d103      	bne.n	800674c <strncmp+0x1c>
 8006744:	42a0      	cmp	r0, r4
 8006746:	d001      	beq.n	800674c <strncmp+0x1c>
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1f5      	bne.n	8006738 <strncmp+0x8>
 800674c:	1a98      	subs	r0, r3, r2
 800674e:	bd10      	pop	{r4, pc}
 8006750:	4610      	mov	r0, r2
 8006752:	e7fc      	b.n	800674e <strncmp+0x1e>

08006754 <sulp>:
 8006754:	b570      	push	{r4, r5, r6, lr}
 8006756:	4604      	mov	r4, r0
 8006758:	460d      	mov	r5, r1
 800675a:	ec45 4b10 	vmov	d0, r4, r5
 800675e:	4616      	mov	r6, r2
 8006760:	f002 fb08 	bl	8008d74 <__ulp>
 8006764:	ec51 0b10 	vmov	r0, r1, d0
 8006768:	b17e      	cbz	r6, 800678a <sulp+0x36>
 800676a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800676e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006772:	2b00      	cmp	r3, #0
 8006774:	dd09      	ble.n	800678a <sulp+0x36>
 8006776:	051b      	lsls	r3, r3, #20
 8006778:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800677c:	2400      	movs	r4, #0
 800677e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006782:	4622      	mov	r2, r4
 8006784:	462b      	mov	r3, r5
 8006786:	f7f9 ff3f 	bl	8000608 <__aeabi_dmul>
 800678a:	bd70      	pop	{r4, r5, r6, pc}
 800678c:	0000      	movs	r0, r0
	...

08006790 <_strtod_l>:
 8006790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006794:	461f      	mov	r7, r3
 8006796:	b0a1      	sub	sp, #132	; 0x84
 8006798:	2300      	movs	r3, #0
 800679a:	4681      	mov	r9, r0
 800679c:	4638      	mov	r0, r7
 800679e:	460e      	mov	r6, r1
 80067a0:	9217      	str	r2, [sp, #92]	; 0x5c
 80067a2:	931c      	str	r3, [sp, #112]	; 0x70
 80067a4:	f001 fff5 	bl	8008792 <__localeconv_l>
 80067a8:	4680      	mov	r8, r0
 80067aa:	6800      	ldr	r0, [r0, #0]
 80067ac:	f7f9 fd18 	bl	80001e0 <strlen>
 80067b0:	f04f 0a00 	mov.w	sl, #0
 80067b4:	4604      	mov	r4, r0
 80067b6:	f04f 0b00 	mov.w	fp, #0
 80067ba:	961b      	str	r6, [sp, #108]	; 0x6c
 80067bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80067be:	781a      	ldrb	r2, [r3, #0]
 80067c0:	2a0d      	cmp	r2, #13
 80067c2:	d832      	bhi.n	800682a <_strtod_l+0x9a>
 80067c4:	2a09      	cmp	r2, #9
 80067c6:	d236      	bcs.n	8006836 <_strtod_l+0xa6>
 80067c8:	2a00      	cmp	r2, #0
 80067ca:	d03e      	beq.n	800684a <_strtod_l+0xba>
 80067cc:	2300      	movs	r3, #0
 80067ce:	930d      	str	r3, [sp, #52]	; 0x34
 80067d0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80067d2:	782b      	ldrb	r3, [r5, #0]
 80067d4:	2b30      	cmp	r3, #48	; 0x30
 80067d6:	f040 80ac 	bne.w	8006932 <_strtod_l+0x1a2>
 80067da:	786b      	ldrb	r3, [r5, #1]
 80067dc:	2b58      	cmp	r3, #88	; 0x58
 80067de:	d001      	beq.n	80067e4 <_strtod_l+0x54>
 80067e0:	2b78      	cmp	r3, #120	; 0x78
 80067e2:	d167      	bne.n	80068b4 <_strtod_l+0x124>
 80067e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067e6:	9301      	str	r3, [sp, #4]
 80067e8:	ab1c      	add	r3, sp, #112	; 0x70
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	9702      	str	r7, [sp, #8]
 80067ee:	ab1d      	add	r3, sp, #116	; 0x74
 80067f0:	4a88      	ldr	r2, [pc, #544]	; (8006a14 <_strtod_l+0x284>)
 80067f2:	a91b      	add	r1, sp, #108	; 0x6c
 80067f4:	4648      	mov	r0, r9
 80067f6:	f001 fcf2 	bl	80081de <__gethex>
 80067fa:	f010 0407 	ands.w	r4, r0, #7
 80067fe:	4606      	mov	r6, r0
 8006800:	d005      	beq.n	800680e <_strtod_l+0x7e>
 8006802:	2c06      	cmp	r4, #6
 8006804:	d12b      	bne.n	800685e <_strtod_l+0xce>
 8006806:	3501      	adds	r5, #1
 8006808:	2300      	movs	r3, #0
 800680a:	951b      	str	r5, [sp, #108]	; 0x6c
 800680c:	930d      	str	r3, [sp, #52]	; 0x34
 800680e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006810:	2b00      	cmp	r3, #0
 8006812:	f040 859a 	bne.w	800734a <_strtod_l+0xbba>
 8006816:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006818:	b1e3      	cbz	r3, 8006854 <_strtod_l+0xc4>
 800681a:	4652      	mov	r2, sl
 800681c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006820:	ec43 2b10 	vmov	d0, r2, r3
 8006824:	b021      	add	sp, #132	; 0x84
 8006826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800682a:	2a2b      	cmp	r2, #43	; 0x2b
 800682c:	d015      	beq.n	800685a <_strtod_l+0xca>
 800682e:	2a2d      	cmp	r2, #45	; 0x2d
 8006830:	d004      	beq.n	800683c <_strtod_l+0xac>
 8006832:	2a20      	cmp	r2, #32
 8006834:	d1ca      	bne.n	80067cc <_strtod_l+0x3c>
 8006836:	3301      	adds	r3, #1
 8006838:	931b      	str	r3, [sp, #108]	; 0x6c
 800683a:	e7bf      	b.n	80067bc <_strtod_l+0x2c>
 800683c:	2201      	movs	r2, #1
 800683e:	920d      	str	r2, [sp, #52]	; 0x34
 8006840:	1c5a      	adds	r2, r3, #1
 8006842:	921b      	str	r2, [sp, #108]	; 0x6c
 8006844:	785b      	ldrb	r3, [r3, #1]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1c2      	bne.n	80067d0 <_strtod_l+0x40>
 800684a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800684c:	961b      	str	r6, [sp, #108]	; 0x6c
 800684e:	2b00      	cmp	r3, #0
 8006850:	f040 8579 	bne.w	8007346 <_strtod_l+0xbb6>
 8006854:	4652      	mov	r2, sl
 8006856:	465b      	mov	r3, fp
 8006858:	e7e2      	b.n	8006820 <_strtod_l+0x90>
 800685a:	2200      	movs	r2, #0
 800685c:	e7ef      	b.n	800683e <_strtod_l+0xae>
 800685e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006860:	b13a      	cbz	r2, 8006872 <_strtod_l+0xe2>
 8006862:	2135      	movs	r1, #53	; 0x35
 8006864:	a81e      	add	r0, sp, #120	; 0x78
 8006866:	f002 fb7d 	bl	8008f64 <__copybits>
 800686a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800686c:	4648      	mov	r0, r9
 800686e:	f001 ffe9 	bl	8008844 <_Bfree>
 8006872:	3c01      	subs	r4, #1
 8006874:	2c04      	cmp	r4, #4
 8006876:	d806      	bhi.n	8006886 <_strtod_l+0xf6>
 8006878:	e8df f004 	tbb	[pc, r4]
 800687c:	1714030a 	.word	0x1714030a
 8006880:	0a          	.byte	0x0a
 8006881:	00          	.byte	0x00
 8006882:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8006886:	0730      	lsls	r0, r6, #28
 8006888:	d5c1      	bpl.n	800680e <_strtod_l+0x7e>
 800688a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800688e:	e7be      	b.n	800680e <_strtod_l+0x7e>
 8006890:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8006894:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006896:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800689a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800689e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80068a2:	e7f0      	b.n	8006886 <_strtod_l+0xf6>
 80068a4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006a18 <_strtod_l+0x288>
 80068a8:	e7ed      	b.n	8006886 <_strtod_l+0xf6>
 80068aa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80068ae:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80068b2:	e7e8      	b.n	8006886 <_strtod_l+0xf6>
 80068b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80068b6:	1c5a      	adds	r2, r3, #1
 80068b8:	921b      	str	r2, [sp, #108]	; 0x6c
 80068ba:	785b      	ldrb	r3, [r3, #1]
 80068bc:	2b30      	cmp	r3, #48	; 0x30
 80068be:	d0f9      	beq.n	80068b4 <_strtod_l+0x124>
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d0a4      	beq.n	800680e <_strtod_l+0x7e>
 80068c4:	2301      	movs	r3, #1
 80068c6:	2500      	movs	r5, #0
 80068c8:	9306      	str	r3, [sp, #24]
 80068ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80068cc:	9308      	str	r3, [sp, #32]
 80068ce:	9507      	str	r5, [sp, #28]
 80068d0:	9505      	str	r5, [sp, #20]
 80068d2:	220a      	movs	r2, #10
 80068d4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80068d6:	7807      	ldrb	r7, [r0, #0]
 80068d8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80068dc:	b2d9      	uxtb	r1, r3
 80068de:	2909      	cmp	r1, #9
 80068e0:	d929      	bls.n	8006936 <_strtod_l+0x1a6>
 80068e2:	4622      	mov	r2, r4
 80068e4:	f8d8 1000 	ldr.w	r1, [r8]
 80068e8:	f7ff ff22 	bl	8006730 <strncmp>
 80068ec:	2800      	cmp	r0, #0
 80068ee:	d031      	beq.n	8006954 <_strtod_l+0x1c4>
 80068f0:	2000      	movs	r0, #0
 80068f2:	9c05      	ldr	r4, [sp, #20]
 80068f4:	9004      	str	r0, [sp, #16]
 80068f6:	463b      	mov	r3, r7
 80068f8:	4602      	mov	r2, r0
 80068fa:	2b65      	cmp	r3, #101	; 0x65
 80068fc:	d001      	beq.n	8006902 <_strtod_l+0x172>
 80068fe:	2b45      	cmp	r3, #69	; 0x45
 8006900:	d114      	bne.n	800692c <_strtod_l+0x19c>
 8006902:	b924      	cbnz	r4, 800690e <_strtod_l+0x17e>
 8006904:	b910      	cbnz	r0, 800690c <_strtod_l+0x17c>
 8006906:	9b06      	ldr	r3, [sp, #24]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d09e      	beq.n	800684a <_strtod_l+0xba>
 800690c:	2400      	movs	r4, #0
 800690e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006910:	1c73      	adds	r3, r6, #1
 8006912:	931b      	str	r3, [sp, #108]	; 0x6c
 8006914:	7873      	ldrb	r3, [r6, #1]
 8006916:	2b2b      	cmp	r3, #43	; 0x2b
 8006918:	d078      	beq.n	8006a0c <_strtod_l+0x27c>
 800691a:	2b2d      	cmp	r3, #45	; 0x2d
 800691c:	d070      	beq.n	8006a00 <_strtod_l+0x270>
 800691e:	f04f 0c00 	mov.w	ip, #0
 8006922:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006926:	2f09      	cmp	r7, #9
 8006928:	d97c      	bls.n	8006a24 <_strtod_l+0x294>
 800692a:	961b      	str	r6, [sp, #108]	; 0x6c
 800692c:	f04f 0e00 	mov.w	lr, #0
 8006930:	e09a      	b.n	8006a68 <_strtod_l+0x2d8>
 8006932:	2300      	movs	r3, #0
 8006934:	e7c7      	b.n	80068c6 <_strtod_l+0x136>
 8006936:	9905      	ldr	r1, [sp, #20]
 8006938:	2908      	cmp	r1, #8
 800693a:	bfdd      	ittte	le
 800693c:	9907      	ldrle	r1, [sp, #28]
 800693e:	fb02 3301 	mlale	r3, r2, r1, r3
 8006942:	9307      	strle	r3, [sp, #28]
 8006944:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006948:	9b05      	ldr	r3, [sp, #20]
 800694a:	3001      	adds	r0, #1
 800694c:	3301      	adds	r3, #1
 800694e:	9305      	str	r3, [sp, #20]
 8006950:	901b      	str	r0, [sp, #108]	; 0x6c
 8006952:	e7bf      	b.n	80068d4 <_strtod_l+0x144>
 8006954:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006956:	191a      	adds	r2, r3, r4
 8006958:	921b      	str	r2, [sp, #108]	; 0x6c
 800695a:	9a05      	ldr	r2, [sp, #20]
 800695c:	5d1b      	ldrb	r3, [r3, r4]
 800695e:	2a00      	cmp	r2, #0
 8006960:	d037      	beq.n	80069d2 <_strtod_l+0x242>
 8006962:	9c05      	ldr	r4, [sp, #20]
 8006964:	4602      	mov	r2, r0
 8006966:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800696a:	2909      	cmp	r1, #9
 800696c:	d913      	bls.n	8006996 <_strtod_l+0x206>
 800696e:	2101      	movs	r1, #1
 8006970:	9104      	str	r1, [sp, #16]
 8006972:	e7c2      	b.n	80068fa <_strtod_l+0x16a>
 8006974:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006976:	1c5a      	adds	r2, r3, #1
 8006978:	921b      	str	r2, [sp, #108]	; 0x6c
 800697a:	785b      	ldrb	r3, [r3, #1]
 800697c:	3001      	adds	r0, #1
 800697e:	2b30      	cmp	r3, #48	; 0x30
 8006980:	d0f8      	beq.n	8006974 <_strtod_l+0x1e4>
 8006982:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006986:	2a08      	cmp	r2, #8
 8006988:	f200 84e4 	bhi.w	8007354 <_strtod_l+0xbc4>
 800698c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800698e:	9208      	str	r2, [sp, #32]
 8006990:	4602      	mov	r2, r0
 8006992:	2000      	movs	r0, #0
 8006994:	4604      	mov	r4, r0
 8006996:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800699a:	f100 0101 	add.w	r1, r0, #1
 800699e:	d012      	beq.n	80069c6 <_strtod_l+0x236>
 80069a0:	440a      	add	r2, r1
 80069a2:	eb00 0c04 	add.w	ip, r0, r4
 80069a6:	4621      	mov	r1, r4
 80069a8:	270a      	movs	r7, #10
 80069aa:	458c      	cmp	ip, r1
 80069ac:	d113      	bne.n	80069d6 <_strtod_l+0x246>
 80069ae:	1821      	adds	r1, r4, r0
 80069b0:	2908      	cmp	r1, #8
 80069b2:	f104 0401 	add.w	r4, r4, #1
 80069b6:	4404      	add	r4, r0
 80069b8:	dc19      	bgt.n	80069ee <_strtod_l+0x25e>
 80069ba:	9b07      	ldr	r3, [sp, #28]
 80069bc:	210a      	movs	r1, #10
 80069be:	fb01 e303 	mla	r3, r1, r3, lr
 80069c2:	9307      	str	r3, [sp, #28]
 80069c4:	2100      	movs	r1, #0
 80069c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80069c8:	1c58      	adds	r0, r3, #1
 80069ca:	901b      	str	r0, [sp, #108]	; 0x6c
 80069cc:	785b      	ldrb	r3, [r3, #1]
 80069ce:	4608      	mov	r0, r1
 80069d0:	e7c9      	b.n	8006966 <_strtod_l+0x1d6>
 80069d2:	9805      	ldr	r0, [sp, #20]
 80069d4:	e7d3      	b.n	800697e <_strtod_l+0x1ee>
 80069d6:	2908      	cmp	r1, #8
 80069d8:	f101 0101 	add.w	r1, r1, #1
 80069dc:	dc03      	bgt.n	80069e6 <_strtod_l+0x256>
 80069de:	9b07      	ldr	r3, [sp, #28]
 80069e0:	437b      	muls	r3, r7
 80069e2:	9307      	str	r3, [sp, #28]
 80069e4:	e7e1      	b.n	80069aa <_strtod_l+0x21a>
 80069e6:	2910      	cmp	r1, #16
 80069e8:	bfd8      	it	le
 80069ea:	437d      	mulle	r5, r7
 80069ec:	e7dd      	b.n	80069aa <_strtod_l+0x21a>
 80069ee:	2c10      	cmp	r4, #16
 80069f0:	bfdc      	itt	le
 80069f2:	210a      	movle	r1, #10
 80069f4:	fb01 e505 	mlale	r5, r1, r5, lr
 80069f8:	e7e4      	b.n	80069c4 <_strtod_l+0x234>
 80069fa:	2301      	movs	r3, #1
 80069fc:	9304      	str	r3, [sp, #16]
 80069fe:	e781      	b.n	8006904 <_strtod_l+0x174>
 8006a00:	f04f 0c01 	mov.w	ip, #1
 8006a04:	1cb3      	adds	r3, r6, #2
 8006a06:	931b      	str	r3, [sp, #108]	; 0x6c
 8006a08:	78b3      	ldrb	r3, [r6, #2]
 8006a0a:	e78a      	b.n	8006922 <_strtod_l+0x192>
 8006a0c:	f04f 0c00 	mov.w	ip, #0
 8006a10:	e7f8      	b.n	8006a04 <_strtod_l+0x274>
 8006a12:	bf00      	nop
 8006a14:	080093d4 	.word	0x080093d4
 8006a18:	7ff00000 	.word	0x7ff00000
 8006a1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a1e:	1c5f      	adds	r7, r3, #1
 8006a20:	971b      	str	r7, [sp, #108]	; 0x6c
 8006a22:	785b      	ldrb	r3, [r3, #1]
 8006a24:	2b30      	cmp	r3, #48	; 0x30
 8006a26:	d0f9      	beq.n	8006a1c <_strtod_l+0x28c>
 8006a28:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006a2c:	2f08      	cmp	r7, #8
 8006a2e:	f63f af7d 	bhi.w	800692c <_strtod_l+0x19c>
 8006a32:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006a36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a38:	930a      	str	r3, [sp, #40]	; 0x28
 8006a3a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a3c:	1c5f      	adds	r7, r3, #1
 8006a3e:	971b      	str	r7, [sp, #108]	; 0x6c
 8006a40:	785b      	ldrb	r3, [r3, #1]
 8006a42:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006a46:	f1b8 0f09 	cmp.w	r8, #9
 8006a4a:	d937      	bls.n	8006abc <_strtod_l+0x32c>
 8006a4c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006a4e:	1a7f      	subs	r7, r7, r1
 8006a50:	2f08      	cmp	r7, #8
 8006a52:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006a56:	dc37      	bgt.n	8006ac8 <_strtod_l+0x338>
 8006a58:	45be      	cmp	lr, r7
 8006a5a:	bfa8      	it	ge
 8006a5c:	46be      	movge	lr, r7
 8006a5e:	f1bc 0f00 	cmp.w	ip, #0
 8006a62:	d001      	beq.n	8006a68 <_strtod_l+0x2d8>
 8006a64:	f1ce 0e00 	rsb	lr, lr, #0
 8006a68:	2c00      	cmp	r4, #0
 8006a6a:	d151      	bne.n	8006b10 <_strtod_l+0x380>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	f47f aece 	bne.w	800680e <_strtod_l+0x7e>
 8006a72:	9a06      	ldr	r2, [sp, #24]
 8006a74:	2a00      	cmp	r2, #0
 8006a76:	f47f aeca 	bne.w	800680e <_strtod_l+0x7e>
 8006a7a:	9a04      	ldr	r2, [sp, #16]
 8006a7c:	2a00      	cmp	r2, #0
 8006a7e:	f47f aee4 	bne.w	800684a <_strtod_l+0xba>
 8006a82:	2b4e      	cmp	r3, #78	; 0x4e
 8006a84:	d027      	beq.n	8006ad6 <_strtod_l+0x346>
 8006a86:	dc21      	bgt.n	8006acc <_strtod_l+0x33c>
 8006a88:	2b49      	cmp	r3, #73	; 0x49
 8006a8a:	f47f aede 	bne.w	800684a <_strtod_l+0xba>
 8006a8e:	49a0      	ldr	r1, [pc, #640]	; (8006d10 <_strtod_l+0x580>)
 8006a90:	a81b      	add	r0, sp, #108	; 0x6c
 8006a92:	f001 fdd7 	bl	8008644 <__match>
 8006a96:	2800      	cmp	r0, #0
 8006a98:	f43f aed7 	beq.w	800684a <_strtod_l+0xba>
 8006a9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a9e:	499d      	ldr	r1, [pc, #628]	; (8006d14 <_strtod_l+0x584>)
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	a81b      	add	r0, sp, #108	; 0x6c
 8006aa4:	931b      	str	r3, [sp, #108]	; 0x6c
 8006aa6:	f001 fdcd 	bl	8008644 <__match>
 8006aaa:	b910      	cbnz	r0, 8006ab2 <_strtod_l+0x322>
 8006aac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006aae:	3301      	adds	r3, #1
 8006ab0:	931b      	str	r3, [sp, #108]	; 0x6c
 8006ab2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8006d28 <_strtod_l+0x598>
 8006ab6:	f04f 0a00 	mov.w	sl, #0
 8006aba:	e6a8      	b.n	800680e <_strtod_l+0x7e>
 8006abc:	210a      	movs	r1, #10
 8006abe:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006ac2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006ac6:	e7b8      	b.n	8006a3a <_strtod_l+0x2aa>
 8006ac8:	46be      	mov	lr, r7
 8006aca:	e7c8      	b.n	8006a5e <_strtod_l+0x2ce>
 8006acc:	2b69      	cmp	r3, #105	; 0x69
 8006ace:	d0de      	beq.n	8006a8e <_strtod_l+0x2fe>
 8006ad0:	2b6e      	cmp	r3, #110	; 0x6e
 8006ad2:	f47f aeba 	bne.w	800684a <_strtod_l+0xba>
 8006ad6:	4990      	ldr	r1, [pc, #576]	; (8006d18 <_strtod_l+0x588>)
 8006ad8:	a81b      	add	r0, sp, #108	; 0x6c
 8006ada:	f001 fdb3 	bl	8008644 <__match>
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	f43f aeb3 	beq.w	800684a <_strtod_l+0xba>
 8006ae4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	2b28      	cmp	r3, #40	; 0x28
 8006aea:	d10e      	bne.n	8006b0a <_strtod_l+0x37a>
 8006aec:	aa1e      	add	r2, sp, #120	; 0x78
 8006aee:	498b      	ldr	r1, [pc, #556]	; (8006d1c <_strtod_l+0x58c>)
 8006af0:	a81b      	add	r0, sp, #108	; 0x6c
 8006af2:	f001 fdbb 	bl	800866c <__hexnan>
 8006af6:	2805      	cmp	r0, #5
 8006af8:	d107      	bne.n	8006b0a <_strtod_l+0x37a>
 8006afa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006afc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8006b00:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006b04:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006b08:	e681      	b.n	800680e <_strtod_l+0x7e>
 8006b0a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8006d30 <_strtod_l+0x5a0>
 8006b0e:	e7d2      	b.n	8006ab6 <_strtod_l+0x326>
 8006b10:	ebae 0302 	sub.w	r3, lr, r2
 8006b14:	9306      	str	r3, [sp, #24]
 8006b16:	9b05      	ldr	r3, [sp, #20]
 8006b18:	9807      	ldr	r0, [sp, #28]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	bf08      	it	eq
 8006b1e:	4623      	moveq	r3, r4
 8006b20:	2c10      	cmp	r4, #16
 8006b22:	9305      	str	r3, [sp, #20]
 8006b24:	46a0      	mov	r8, r4
 8006b26:	bfa8      	it	ge
 8006b28:	f04f 0810 	movge.w	r8, #16
 8006b2c:	f7f9 fcf2 	bl	8000514 <__aeabi_ui2d>
 8006b30:	2c09      	cmp	r4, #9
 8006b32:	4682      	mov	sl, r0
 8006b34:	468b      	mov	fp, r1
 8006b36:	dc13      	bgt.n	8006b60 <_strtod_l+0x3d0>
 8006b38:	9b06      	ldr	r3, [sp, #24]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f43f ae67 	beq.w	800680e <_strtod_l+0x7e>
 8006b40:	9b06      	ldr	r3, [sp, #24]
 8006b42:	dd7a      	ble.n	8006c3a <_strtod_l+0x4aa>
 8006b44:	2b16      	cmp	r3, #22
 8006b46:	dc61      	bgt.n	8006c0c <_strtod_l+0x47c>
 8006b48:	4a75      	ldr	r2, [pc, #468]	; (8006d20 <_strtod_l+0x590>)
 8006b4a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8006b4e:	e9de 0100 	ldrd	r0, r1, [lr]
 8006b52:	4652      	mov	r2, sl
 8006b54:	465b      	mov	r3, fp
 8006b56:	f7f9 fd57 	bl	8000608 <__aeabi_dmul>
 8006b5a:	4682      	mov	sl, r0
 8006b5c:	468b      	mov	fp, r1
 8006b5e:	e656      	b.n	800680e <_strtod_l+0x7e>
 8006b60:	4b6f      	ldr	r3, [pc, #444]	; (8006d20 <_strtod_l+0x590>)
 8006b62:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006b66:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006b6a:	f7f9 fd4d 	bl	8000608 <__aeabi_dmul>
 8006b6e:	4606      	mov	r6, r0
 8006b70:	4628      	mov	r0, r5
 8006b72:	460f      	mov	r7, r1
 8006b74:	f7f9 fcce 	bl	8000514 <__aeabi_ui2d>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	460b      	mov	r3, r1
 8006b7c:	4630      	mov	r0, r6
 8006b7e:	4639      	mov	r1, r7
 8006b80:	f7f9 fb8c 	bl	800029c <__adddf3>
 8006b84:	2c0f      	cmp	r4, #15
 8006b86:	4682      	mov	sl, r0
 8006b88:	468b      	mov	fp, r1
 8006b8a:	ddd5      	ble.n	8006b38 <_strtod_l+0x3a8>
 8006b8c:	9b06      	ldr	r3, [sp, #24]
 8006b8e:	eba4 0808 	sub.w	r8, r4, r8
 8006b92:	4498      	add	r8, r3
 8006b94:	f1b8 0f00 	cmp.w	r8, #0
 8006b98:	f340 8096 	ble.w	8006cc8 <_strtod_l+0x538>
 8006b9c:	f018 030f 	ands.w	r3, r8, #15
 8006ba0:	d00a      	beq.n	8006bb8 <_strtod_l+0x428>
 8006ba2:	495f      	ldr	r1, [pc, #380]	; (8006d20 <_strtod_l+0x590>)
 8006ba4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ba8:	4652      	mov	r2, sl
 8006baa:	465b      	mov	r3, fp
 8006bac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006bb0:	f7f9 fd2a 	bl	8000608 <__aeabi_dmul>
 8006bb4:	4682      	mov	sl, r0
 8006bb6:	468b      	mov	fp, r1
 8006bb8:	f038 080f 	bics.w	r8, r8, #15
 8006bbc:	d073      	beq.n	8006ca6 <_strtod_l+0x516>
 8006bbe:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006bc2:	dd47      	ble.n	8006c54 <_strtod_l+0x4c4>
 8006bc4:	2400      	movs	r4, #0
 8006bc6:	46a0      	mov	r8, r4
 8006bc8:	9407      	str	r4, [sp, #28]
 8006bca:	9405      	str	r4, [sp, #20]
 8006bcc:	2322      	movs	r3, #34	; 0x22
 8006bce:	f8df b158 	ldr.w	fp, [pc, #344]	; 8006d28 <_strtod_l+0x598>
 8006bd2:	f8c9 3000 	str.w	r3, [r9]
 8006bd6:	f04f 0a00 	mov.w	sl, #0
 8006bda:	9b07      	ldr	r3, [sp, #28]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f43f ae16 	beq.w	800680e <_strtod_l+0x7e>
 8006be2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006be4:	4648      	mov	r0, r9
 8006be6:	f001 fe2d 	bl	8008844 <_Bfree>
 8006bea:	9905      	ldr	r1, [sp, #20]
 8006bec:	4648      	mov	r0, r9
 8006bee:	f001 fe29 	bl	8008844 <_Bfree>
 8006bf2:	4641      	mov	r1, r8
 8006bf4:	4648      	mov	r0, r9
 8006bf6:	f001 fe25 	bl	8008844 <_Bfree>
 8006bfa:	9907      	ldr	r1, [sp, #28]
 8006bfc:	4648      	mov	r0, r9
 8006bfe:	f001 fe21 	bl	8008844 <_Bfree>
 8006c02:	4621      	mov	r1, r4
 8006c04:	4648      	mov	r0, r9
 8006c06:	f001 fe1d 	bl	8008844 <_Bfree>
 8006c0a:	e600      	b.n	800680e <_strtod_l+0x7e>
 8006c0c:	9a06      	ldr	r2, [sp, #24]
 8006c0e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006c12:	4293      	cmp	r3, r2
 8006c14:	dbba      	blt.n	8006b8c <_strtod_l+0x3fc>
 8006c16:	4d42      	ldr	r5, [pc, #264]	; (8006d20 <_strtod_l+0x590>)
 8006c18:	f1c4 040f 	rsb	r4, r4, #15
 8006c1c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006c20:	4652      	mov	r2, sl
 8006c22:	465b      	mov	r3, fp
 8006c24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c28:	f7f9 fcee 	bl	8000608 <__aeabi_dmul>
 8006c2c:	9b06      	ldr	r3, [sp, #24]
 8006c2e:	1b1c      	subs	r4, r3, r4
 8006c30:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006c34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c38:	e78d      	b.n	8006b56 <_strtod_l+0x3c6>
 8006c3a:	f113 0f16 	cmn.w	r3, #22
 8006c3e:	dba5      	blt.n	8006b8c <_strtod_l+0x3fc>
 8006c40:	4a37      	ldr	r2, [pc, #220]	; (8006d20 <_strtod_l+0x590>)
 8006c42:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8006c46:	e9d2 2300 	ldrd	r2, r3, [r2]
 8006c4a:	4650      	mov	r0, sl
 8006c4c:	4659      	mov	r1, fp
 8006c4e:	f7f9 fe05 	bl	800085c <__aeabi_ddiv>
 8006c52:	e782      	b.n	8006b5a <_strtod_l+0x3ca>
 8006c54:	2300      	movs	r3, #0
 8006c56:	4e33      	ldr	r6, [pc, #204]	; (8006d24 <_strtod_l+0x594>)
 8006c58:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006c5c:	4650      	mov	r0, sl
 8006c5e:	4659      	mov	r1, fp
 8006c60:	461d      	mov	r5, r3
 8006c62:	f1b8 0f01 	cmp.w	r8, #1
 8006c66:	dc21      	bgt.n	8006cac <_strtod_l+0x51c>
 8006c68:	b10b      	cbz	r3, 8006c6e <_strtod_l+0x4de>
 8006c6a:	4682      	mov	sl, r0
 8006c6c:	468b      	mov	fp, r1
 8006c6e:	4b2d      	ldr	r3, [pc, #180]	; (8006d24 <_strtod_l+0x594>)
 8006c70:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006c74:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006c78:	4652      	mov	r2, sl
 8006c7a:	465b      	mov	r3, fp
 8006c7c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006c80:	f7f9 fcc2 	bl	8000608 <__aeabi_dmul>
 8006c84:	4b28      	ldr	r3, [pc, #160]	; (8006d28 <_strtod_l+0x598>)
 8006c86:	460a      	mov	r2, r1
 8006c88:	400b      	ands	r3, r1
 8006c8a:	4928      	ldr	r1, [pc, #160]	; (8006d2c <_strtod_l+0x59c>)
 8006c8c:	428b      	cmp	r3, r1
 8006c8e:	4682      	mov	sl, r0
 8006c90:	d898      	bhi.n	8006bc4 <_strtod_l+0x434>
 8006c92:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006c96:	428b      	cmp	r3, r1
 8006c98:	bf86      	itte	hi
 8006c9a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006d34 <_strtod_l+0x5a4>
 8006c9e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8006ca2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	9304      	str	r3, [sp, #16]
 8006caa:	e077      	b.n	8006d9c <_strtod_l+0x60c>
 8006cac:	f018 0f01 	tst.w	r8, #1
 8006cb0:	d006      	beq.n	8006cc0 <_strtod_l+0x530>
 8006cb2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8006cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cba:	f7f9 fca5 	bl	8000608 <__aeabi_dmul>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	3501      	adds	r5, #1
 8006cc2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006cc6:	e7cc      	b.n	8006c62 <_strtod_l+0x4d2>
 8006cc8:	d0ed      	beq.n	8006ca6 <_strtod_l+0x516>
 8006cca:	f1c8 0800 	rsb	r8, r8, #0
 8006cce:	f018 020f 	ands.w	r2, r8, #15
 8006cd2:	d00a      	beq.n	8006cea <_strtod_l+0x55a>
 8006cd4:	4b12      	ldr	r3, [pc, #72]	; (8006d20 <_strtod_l+0x590>)
 8006cd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cda:	4650      	mov	r0, sl
 8006cdc:	4659      	mov	r1, fp
 8006cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce2:	f7f9 fdbb 	bl	800085c <__aeabi_ddiv>
 8006ce6:	4682      	mov	sl, r0
 8006ce8:	468b      	mov	fp, r1
 8006cea:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006cee:	d0da      	beq.n	8006ca6 <_strtod_l+0x516>
 8006cf0:	f1b8 0f1f 	cmp.w	r8, #31
 8006cf4:	dd20      	ble.n	8006d38 <_strtod_l+0x5a8>
 8006cf6:	2400      	movs	r4, #0
 8006cf8:	46a0      	mov	r8, r4
 8006cfa:	9407      	str	r4, [sp, #28]
 8006cfc:	9405      	str	r4, [sp, #20]
 8006cfe:	2322      	movs	r3, #34	; 0x22
 8006d00:	f04f 0a00 	mov.w	sl, #0
 8006d04:	f04f 0b00 	mov.w	fp, #0
 8006d08:	f8c9 3000 	str.w	r3, [r9]
 8006d0c:	e765      	b.n	8006bda <_strtod_l+0x44a>
 8006d0e:	bf00      	nop
 8006d10:	0800939d 	.word	0x0800939d
 8006d14:	0800942b 	.word	0x0800942b
 8006d18:	080093a5 	.word	0x080093a5
 8006d1c:	080093e8 	.word	0x080093e8
 8006d20:	08009468 	.word	0x08009468
 8006d24:	08009440 	.word	0x08009440
 8006d28:	7ff00000 	.word	0x7ff00000
 8006d2c:	7ca00000 	.word	0x7ca00000
 8006d30:	fff80000 	.word	0xfff80000
 8006d34:	7fefffff 	.word	0x7fefffff
 8006d38:	f018 0310 	ands.w	r3, r8, #16
 8006d3c:	bf18      	it	ne
 8006d3e:	236a      	movne	r3, #106	; 0x6a
 8006d40:	4da0      	ldr	r5, [pc, #640]	; (8006fc4 <_strtod_l+0x834>)
 8006d42:	9304      	str	r3, [sp, #16]
 8006d44:	4650      	mov	r0, sl
 8006d46:	4659      	mov	r1, fp
 8006d48:	2300      	movs	r3, #0
 8006d4a:	f1b8 0f00 	cmp.w	r8, #0
 8006d4e:	f300 810a 	bgt.w	8006f66 <_strtod_l+0x7d6>
 8006d52:	b10b      	cbz	r3, 8006d58 <_strtod_l+0x5c8>
 8006d54:	4682      	mov	sl, r0
 8006d56:	468b      	mov	fp, r1
 8006d58:	9b04      	ldr	r3, [sp, #16]
 8006d5a:	b1bb      	cbz	r3, 8006d8c <_strtod_l+0x5fc>
 8006d5c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006d60:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	4659      	mov	r1, fp
 8006d68:	dd10      	ble.n	8006d8c <_strtod_l+0x5fc>
 8006d6a:	2b1f      	cmp	r3, #31
 8006d6c:	f340 8107 	ble.w	8006f7e <_strtod_l+0x7ee>
 8006d70:	2b34      	cmp	r3, #52	; 0x34
 8006d72:	bfde      	ittt	le
 8006d74:	3b20      	suble	r3, #32
 8006d76:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8006d7a:	fa02 f303 	lslle.w	r3, r2, r3
 8006d7e:	f04f 0a00 	mov.w	sl, #0
 8006d82:	bfcc      	ite	gt
 8006d84:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006d88:	ea03 0b01 	andle.w	fp, r3, r1
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	2300      	movs	r3, #0
 8006d90:	4650      	mov	r0, sl
 8006d92:	4659      	mov	r1, fp
 8006d94:	f7f9 fea0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d98:	2800      	cmp	r0, #0
 8006d9a:	d1ac      	bne.n	8006cf6 <_strtod_l+0x566>
 8006d9c:	9b07      	ldr	r3, [sp, #28]
 8006d9e:	9300      	str	r3, [sp, #0]
 8006da0:	9a05      	ldr	r2, [sp, #20]
 8006da2:	9908      	ldr	r1, [sp, #32]
 8006da4:	4623      	mov	r3, r4
 8006da6:	4648      	mov	r0, r9
 8006da8:	f001 fd9e 	bl	80088e8 <__s2b>
 8006dac:	9007      	str	r0, [sp, #28]
 8006dae:	2800      	cmp	r0, #0
 8006db0:	f43f af08 	beq.w	8006bc4 <_strtod_l+0x434>
 8006db4:	9a06      	ldr	r2, [sp, #24]
 8006db6:	9b06      	ldr	r3, [sp, #24]
 8006db8:	2a00      	cmp	r2, #0
 8006dba:	f1c3 0300 	rsb	r3, r3, #0
 8006dbe:	bfa8      	it	ge
 8006dc0:	2300      	movge	r3, #0
 8006dc2:	930e      	str	r3, [sp, #56]	; 0x38
 8006dc4:	2400      	movs	r4, #0
 8006dc6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006dca:	9316      	str	r3, [sp, #88]	; 0x58
 8006dcc:	46a0      	mov	r8, r4
 8006dce:	9b07      	ldr	r3, [sp, #28]
 8006dd0:	4648      	mov	r0, r9
 8006dd2:	6859      	ldr	r1, [r3, #4]
 8006dd4:	f001 fd02 	bl	80087dc <_Balloc>
 8006dd8:	9005      	str	r0, [sp, #20]
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	f43f aef6 	beq.w	8006bcc <_strtod_l+0x43c>
 8006de0:	9b07      	ldr	r3, [sp, #28]
 8006de2:	691a      	ldr	r2, [r3, #16]
 8006de4:	3202      	adds	r2, #2
 8006de6:	f103 010c 	add.w	r1, r3, #12
 8006dea:	0092      	lsls	r2, r2, #2
 8006dec:	300c      	adds	r0, #12
 8006dee:	f7fe fd6f 	bl	80058d0 <memcpy>
 8006df2:	aa1e      	add	r2, sp, #120	; 0x78
 8006df4:	a91d      	add	r1, sp, #116	; 0x74
 8006df6:	ec4b ab10 	vmov	d0, sl, fp
 8006dfa:	4648      	mov	r0, r9
 8006dfc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006e00:	f002 f82e 	bl	8008e60 <__d2b>
 8006e04:	901c      	str	r0, [sp, #112]	; 0x70
 8006e06:	2800      	cmp	r0, #0
 8006e08:	f43f aee0 	beq.w	8006bcc <_strtod_l+0x43c>
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	4648      	mov	r0, r9
 8006e10:	f001 fdf6 	bl	8008a00 <__i2b>
 8006e14:	4680      	mov	r8, r0
 8006e16:	2800      	cmp	r0, #0
 8006e18:	f43f aed8 	beq.w	8006bcc <_strtod_l+0x43c>
 8006e1c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006e1e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006e20:	2e00      	cmp	r6, #0
 8006e22:	bfab      	itete	ge
 8006e24:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006e26:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006e28:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006e2a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8006e2c:	bfac      	ite	ge
 8006e2e:	18f7      	addge	r7, r6, r3
 8006e30:	1b9d      	sublt	r5, r3, r6
 8006e32:	9b04      	ldr	r3, [sp, #16]
 8006e34:	1af6      	subs	r6, r6, r3
 8006e36:	4416      	add	r6, r2
 8006e38:	4b63      	ldr	r3, [pc, #396]	; (8006fc8 <_strtod_l+0x838>)
 8006e3a:	3e01      	subs	r6, #1
 8006e3c:	429e      	cmp	r6, r3
 8006e3e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006e42:	f280 80af 	bge.w	8006fa4 <_strtod_l+0x814>
 8006e46:	1b9b      	subs	r3, r3, r6
 8006e48:	2b1f      	cmp	r3, #31
 8006e4a:	eba2 0203 	sub.w	r2, r2, r3
 8006e4e:	f04f 0101 	mov.w	r1, #1
 8006e52:	f300 809b 	bgt.w	8006f8c <_strtod_l+0x7fc>
 8006e56:	fa01 f303 	lsl.w	r3, r1, r3
 8006e5a:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e60:	18be      	adds	r6, r7, r2
 8006e62:	9b04      	ldr	r3, [sp, #16]
 8006e64:	42b7      	cmp	r7, r6
 8006e66:	4415      	add	r5, r2
 8006e68:	441d      	add	r5, r3
 8006e6a:	463b      	mov	r3, r7
 8006e6c:	bfa8      	it	ge
 8006e6e:	4633      	movge	r3, r6
 8006e70:	42ab      	cmp	r3, r5
 8006e72:	bfa8      	it	ge
 8006e74:	462b      	movge	r3, r5
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	bfc2      	ittt	gt
 8006e7a:	1af6      	subgt	r6, r6, r3
 8006e7c:	1aed      	subgt	r5, r5, r3
 8006e7e:	1aff      	subgt	r7, r7, r3
 8006e80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e82:	b1bb      	cbz	r3, 8006eb4 <_strtod_l+0x724>
 8006e84:	4641      	mov	r1, r8
 8006e86:	461a      	mov	r2, r3
 8006e88:	4648      	mov	r0, r9
 8006e8a:	f001 fe59 	bl	8008b40 <__pow5mult>
 8006e8e:	4680      	mov	r8, r0
 8006e90:	2800      	cmp	r0, #0
 8006e92:	f43f ae9b 	beq.w	8006bcc <_strtod_l+0x43c>
 8006e96:	4601      	mov	r1, r0
 8006e98:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006e9a:	4648      	mov	r0, r9
 8006e9c:	f001 fdb9 	bl	8008a12 <__multiply>
 8006ea0:	900c      	str	r0, [sp, #48]	; 0x30
 8006ea2:	2800      	cmp	r0, #0
 8006ea4:	f43f ae92 	beq.w	8006bcc <_strtod_l+0x43c>
 8006ea8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006eaa:	4648      	mov	r0, r9
 8006eac:	f001 fcca 	bl	8008844 <_Bfree>
 8006eb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006eb2:	931c      	str	r3, [sp, #112]	; 0x70
 8006eb4:	2e00      	cmp	r6, #0
 8006eb6:	dc7a      	bgt.n	8006fae <_strtod_l+0x81e>
 8006eb8:	9b06      	ldr	r3, [sp, #24]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	dd08      	ble.n	8006ed0 <_strtod_l+0x740>
 8006ebe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006ec0:	9905      	ldr	r1, [sp, #20]
 8006ec2:	4648      	mov	r0, r9
 8006ec4:	f001 fe3c 	bl	8008b40 <__pow5mult>
 8006ec8:	9005      	str	r0, [sp, #20]
 8006eca:	2800      	cmp	r0, #0
 8006ecc:	f43f ae7e 	beq.w	8006bcc <_strtod_l+0x43c>
 8006ed0:	2d00      	cmp	r5, #0
 8006ed2:	dd08      	ble.n	8006ee6 <_strtod_l+0x756>
 8006ed4:	462a      	mov	r2, r5
 8006ed6:	9905      	ldr	r1, [sp, #20]
 8006ed8:	4648      	mov	r0, r9
 8006eda:	f001 fe7f 	bl	8008bdc <__lshift>
 8006ede:	9005      	str	r0, [sp, #20]
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	f43f ae73 	beq.w	8006bcc <_strtod_l+0x43c>
 8006ee6:	2f00      	cmp	r7, #0
 8006ee8:	dd08      	ble.n	8006efc <_strtod_l+0x76c>
 8006eea:	4641      	mov	r1, r8
 8006eec:	463a      	mov	r2, r7
 8006eee:	4648      	mov	r0, r9
 8006ef0:	f001 fe74 	bl	8008bdc <__lshift>
 8006ef4:	4680      	mov	r8, r0
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	f43f ae68 	beq.w	8006bcc <_strtod_l+0x43c>
 8006efc:	9a05      	ldr	r2, [sp, #20]
 8006efe:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006f00:	4648      	mov	r0, r9
 8006f02:	f001 fed9 	bl	8008cb8 <__mdiff>
 8006f06:	4604      	mov	r4, r0
 8006f08:	2800      	cmp	r0, #0
 8006f0a:	f43f ae5f 	beq.w	8006bcc <_strtod_l+0x43c>
 8006f0e:	68c3      	ldr	r3, [r0, #12]
 8006f10:	930c      	str	r3, [sp, #48]	; 0x30
 8006f12:	2300      	movs	r3, #0
 8006f14:	60c3      	str	r3, [r0, #12]
 8006f16:	4641      	mov	r1, r8
 8006f18:	f001 feb4 	bl	8008c84 <__mcmp>
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	da55      	bge.n	8006fcc <_strtod_l+0x83c>
 8006f20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f22:	b9e3      	cbnz	r3, 8006f5e <_strtod_l+0x7ce>
 8006f24:	f1ba 0f00 	cmp.w	sl, #0
 8006f28:	d119      	bne.n	8006f5e <_strtod_l+0x7ce>
 8006f2a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006f2e:	b9b3      	cbnz	r3, 8006f5e <_strtod_l+0x7ce>
 8006f30:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006f34:	0d1b      	lsrs	r3, r3, #20
 8006f36:	051b      	lsls	r3, r3, #20
 8006f38:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006f3c:	d90f      	bls.n	8006f5e <_strtod_l+0x7ce>
 8006f3e:	6963      	ldr	r3, [r4, #20]
 8006f40:	b913      	cbnz	r3, 8006f48 <_strtod_l+0x7b8>
 8006f42:	6923      	ldr	r3, [r4, #16]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	dd0a      	ble.n	8006f5e <_strtod_l+0x7ce>
 8006f48:	4621      	mov	r1, r4
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	4648      	mov	r0, r9
 8006f4e:	f001 fe45 	bl	8008bdc <__lshift>
 8006f52:	4641      	mov	r1, r8
 8006f54:	4604      	mov	r4, r0
 8006f56:	f001 fe95 	bl	8008c84 <__mcmp>
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	dc67      	bgt.n	800702e <_strtod_l+0x89e>
 8006f5e:	9b04      	ldr	r3, [sp, #16]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d171      	bne.n	8007048 <_strtod_l+0x8b8>
 8006f64:	e63d      	b.n	8006be2 <_strtod_l+0x452>
 8006f66:	f018 0f01 	tst.w	r8, #1
 8006f6a:	d004      	beq.n	8006f76 <_strtod_l+0x7e6>
 8006f6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f70:	f7f9 fb4a 	bl	8000608 <__aeabi_dmul>
 8006f74:	2301      	movs	r3, #1
 8006f76:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006f7a:	3508      	adds	r5, #8
 8006f7c:	e6e5      	b.n	8006d4a <_strtod_l+0x5ba>
 8006f7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f82:	fa02 f303 	lsl.w	r3, r2, r3
 8006f86:	ea03 0a0a 	and.w	sl, r3, sl
 8006f8a:	e6ff      	b.n	8006d8c <_strtod_l+0x5fc>
 8006f8c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006f90:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006f94:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006f98:	36e2      	adds	r6, #226	; 0xe2
 8006f9a:	fa01 f306 	lsl.w	r3, r1, r6
 8006f9e:	930a      	str	r3, [sp, #40]	; 0x28
 8006fa0:	910f      	str	r1, [sp, #60]	; 0x3c
 8006fa2:	e75d      	b.n	8006e60 <_strtod_l+0x6d0>
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	930a      	str	r3, [sp, #40]	; 0x28
 8006fa8:	2301      	movs	r3, #1
 8006faa:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fac:	e758      	b.n	8006e60 <_strtod_l+0x6d0>
 8006fae:	4632      	mov	r2, r6
 8006fb0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006fb2:	4648      	mov	r0, r9
 8006fb4:	f001 fe12 	bl	8008bdc <__lshift>
 8006fb8:	901c      	str	r0, [sp, #112]	; 0x70
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	f47f af7c 	bne.w	8006eb8 <_strtod_l+0x728>
 8006fc0:	e604      	b.n	8006bcc <_strtod_l+0x43c>
 8006fc2:	bf00      	nop
 8006fc4:	08009400 	.word	0x08009400
 8006fc8:	fffffc02 	.word	0xfffffc02
 8006fcc:	465d      	mov	r5, fp
 8006fce:	f040 8086 	bne.w	80070de <_strtod_l+0x94e>
 8006fd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006fd8:	b32a      	cbz	r2, 8007026 <_strtod_l+0x896>
 8006fda:	4aaf      	ldr	r2, [pc, #700]	; (8007298 <_strtod_l+0xb08>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d153      	bne.n	8007088 <_strtod_l+0x8f8>
 8006fe0:	9b04      	ldr	r3, [sp, #16]
 8006fe2:	4650      	mov	r0, sl
 8006fe4:	b1d3      	cbz	r3, 800701c <_strtod_l+0x88c>
 8006fe6:	4aad      	ldr	r2, [pc, #692]	; (800729c <_strtod_l+0xb0c>)
 8006fe8:	402a      	ands	r2, r5
 8006fea:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006fee:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006ff2:	d816      	bhi.n	8007022 <_strtod_l+0x892>
 8006ff4:	0d12      	lsrs	r2, r2, #20
 8006ff6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8006ffe:	4298      	cmp	r0, r3
 8007000:	d142      	bne.n	8007088 <_strtod_l+0x8f8>
 8007002:	4ba7      	ldr	r3, [pc, #668]	; (80072a0 <_strtod_l+0xb10>)
 8007004:	429d      	cmp	r5, r3
 8007006:	d102      	bne.n	800700e <_strtod_l+0x87e>
 8007008:	3001      	adds	r0, #1
 800700a:	f43f addf 	beq.w	8006bcc <_strtod_l+0x43c>
 800700e:	4ba3      	ldr	r3, [pc, #652]	; (800729c <_strtod_l+0xb0c>)
 8007010:	402b      	ands	r3, r5
 8007012:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007016:	f04f 0a00 	mov.w	sl, #0
 800701a:	e7a0      	b.n	8006f5e <_strtod_l+0x7ce>
 800701c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007020:	e7ed      	b.n	8006ffe <_strtod_l+0x86e>
 8007022:	460b      	mov	r3, r1
 8007024:	e7eb      	b.n	8006ffe <_strtod_l+0x86e>
 8007026:	bb7b      	cbnz	r3, 8007088 <_strtod_l+0x8f8>
 8007028:	f1ba 0f00 	cmp.w	sl, #0
 800702c:	d12c      	bne.n	8007088 <_strtod_l+0x8f8>
 800702e:	9904      	ldr	r1, [sp, #16]
 8007030:	4a9a      	ldr	r2, [pc, #616]	; (800729c <_strtod_l+0xb0c>)
 8007032:	465b      	mov	r3, fp
 8007034:	b1f1      	cbz	r1, 8007074 <_strtod_l+0x8e4>
 8007036:	ea02 010b 	and.w	r1, r2, fp
 800703a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800703e:	dc19      	bgt.n	8007074 <_strtod_l+0x8e4>
 8007040:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007044:	f77f ae5b 	ble.w	8006cfe <_strtod_l+0x56e>
 8007048:	4a96      	ldr	r2, [pc, #600]	; (80072a4 <_strtod_l+0xb14>)
 800704a:	2300      	movs	r3, #0
 800704c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007050:	4650      	mov	r0, sl
 8007052:	4659      	mov	r1, fp
 8007054:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007058:	f7f9 fad6 	bl	8000608 <__aeabi_dmul>
 800705c:	4682      	mov	sl, r0
 800705e:	468b      	mov	fp, r1
 8007060:	2900      	cmp	r1, #0
 8007062:	f47f adbe 	bne.w	8006be2 <_strtod_l+0x452>
 8007066:	2800      	cmp	r0, #0
 8007068:	f47f adbb 	bne.w	8006be2 <_strtod_l+0x452>
 800706c:	2322      	movs	r3, #34	; 0x22
 800706e:	f8c9 3000 	str.w	r3, [r9]
 8007072:	e5b6      	b.n	8006be2 <_strtod_l+0x452>
 8007074:	4013      	ands	r3, r2
 8007076:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800707a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800707e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007082:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007086:	e76a      	b.n	8006f5e <_strtod_l+0x7ce>
 8007088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800708a:	b193      	cbz	r3, 80070b2 <_strtod_l+0x922>
 800708c:	422b      	tst	r3, r5
 800708e:	f43f af66 	beq.w	8006f5e <_strtod_l+0x7ce>
 8007092:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007094:	9a04      	ldr	r2, [sp, #16]
 8007096:	4650      	mov	r0, sl
 8007098:	4659      	mov	r1, fp
 800709a:	b173      	cbz	r3, 80070ba <_strtod_l+0x92a>
 800709c:	f7ff fb5a 	bl	8006754 <sulp>
 80070a0:	4602      	mov	r2, r0
 80070a2:	460b      	mov	r3, r1
 80070a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80070a8:	f7f9 f8f8 	bl	800029c <__adddf3>
 80070ac:	4682      	mov	sl, r0
 80070ae:	468b      	mov	fp, r1
 80070b0:	e755      	b.n	8006f5e <_strtod_l+0x7ce>
 80070b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070b4:	ea13 0f0a 	tst.w	r3, sl
 80070b8:	e7e9      	b.n	800708e <_strtod_l+0x8fe>
 80070ba:	f7ff fb4b 	bl	8006754 <sulp>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80070c6:	f7f9 f8e7 	bl	8000298 <__aeabi_dsub>
 80070ca:	2200      	movs	r2, #0
 80070cc:	2300      	movs	r3, #0
 80070ce:	4682      	mov	sl, r0
 80070d0:	468b      	mov	fp, r1
 80070d2:	f7f9 fd01 	bl	8000ad8 <__aeabi_dcmpeq>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f47f ae11 	bne.w	8006cfe <_strtod_l+0x56e>
 80070dc:	e73f      	b.n	8006f5e <_strtod_l+0x7ce>
 80070de:	4641      	mov	r1, r8
 80070e0:	4620      	mov	r0, r4
 80070e2:	f001 ff0c 	bl	8008efe <__ratio>
 80070e6:	ec57 6b10 	vmov	r6, r7, d0
 80070ea:	2200      	movs	r2, #0
 80070ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80070f0:	ee10 0a10 	vmov	r0, s0
 80070f4:	4639      	mov	r1, r7
 80070f6:	f7f9 fd03 	bl	8000b00 <__aeabi_dcmple>
 80070fa:	2800      	cmp	r0, #0
 80070fc:	d077      	beq.n	80071ee <_strtod_l+0xa5e>
 80070fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007100:	2b00      	cmp	r3, #0
 8007102:	d04a      	beq.n	800719a <_strtod_l+0xa0a>
 8007104:	4b68      	ldr	r3, [pc, #416]	; (80072a8 <_strtod_l+0xb18>)
 8007106:	2200      	movs	r2, #0
 8007108:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800710c:	4f66      	ldr	r7, [pc, #408]	; (80072a8 <_strtod_l+0xb18>)
 800710e:	2600      	movs	r6, #0
 8007110:	4b62      	ldr	r3, [pc, #392]	; (800729c <_strtod_l+0xb0c>)
 8007112:	402b      	ands	r3, r5
 8007114:	930f      	str	r3, [sp, #60]	; 0x3c
 8007116:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007118:	4b64      	ldr	r3, [pc, #400]	; (80072ac <_strtod_l+0xb1c>)
 800711a:	429a      	cmp	r2, r3
 800711c:	f040 80ce 	bne.w	80072bc <_strtod_l+0xb2c>
 8007120:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007124:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007128:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800712c:	ec4b ab10 	vmov	d0, sl, fp
 8007130:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007134:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007138:	f001 fe1c 	bl	8008d74 <__ulp>
 800713c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007140:	ec53 2b10 	vmov	r2, r3, d0
 8007144:	f7f9 fa60 	bl	8000608 <__aeabi_dmul>
 8007148:	4652      	mov	r2, sl
 800714a:	465b      	mov	r3, fp
 800714c:	f7f9 f8a6 	bl	800029c <__adddf3>
 8007150:	460b      	mov	r3, r1
 8007152:	4952      	ldr	r1, [pc, #328]	; (800729c <_strtod_l+0xb0c>)
 8007154:	4a56      	ldr	r2, [pc, #344]	; (80072b0 <_strtod_l+0xb20>)
 8007156:	4019      	ands	r1, r3
 8007158:	4291      	cmp	r1, r2
 800715a:	4682      	mov	sl, r0
 800715c:	d95b      	bls.n	8007216 <_strtod_l+0xa86>
 800715e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007160:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007164:	4293      	cmp	r3, r2
 8007166:	d103      	bne.n	8007170 <_strtod_l+0x9e0>
 8007168:	9b08      	ldr	r3, [sp, #32]
 800716a:	3301      	adds	r3, #1
 800716c:	f43f ad2e 	beq.w	8006bcc <_strtod_l+0x43c>
 8007170:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80072a0 <_strtod_l+0xb10>
 8007174:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007178:	991c      	ldr	r1, [sp, #112]	; 0x70
 800717a:	4648      	mov	r0, r9
 800717c:	f001 fb62 	bl	8008844 <_Bfree>
 8007180:	9905      	ldr	r1, [sp, #20]
 8007182:	4648      	mov	r0, r9
 8007184:	f001 fb5e 	bl	8008844 <_Bfree>
 8007188:	4641      	mov	r1, r8
 800718a:	4648      	mov	r0, r9
 800718c:	f001 fb5a 	bl	8008844 <_Bfree>
 8007190:	4621      	mov	r1, r4
 8007192:	4648      	mov	r0, r9
 8007194:	f001 fb56 	bl	8008844 <_Bfree>
 8007198:	e619      	b.n	8006dce <_strtod_l+0x63e>
 800719a:	f1ba 0f00 	cmp.w	sl, #0
 800719e:	d11a      	bne.n	80071d6 <_strtod_l+0xa46>
 80071a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071a4:	b9eb      	cbnz	r3, 80071e2 <_strtod_l+0xa52>
 80071a6:	2200      	movs	r2, #0
 80071a8:	4b3f      	ldr	r3, [pc, #252]	; (80072a8 <_strtod_l+0xb18>)
 80071aa:	4630      	mov	r0, r6
 80071ac:	4639      	mov	r1, r7
 80071ae:	f7f9 fc9d 	bl	8000aec <__aeabi_dcmplt>
 80071b2:	b9c8      	cbnz	r0, 80071e8 <_strtod_l+0xa58>
 80071b4:	4630      	mov	r0, r6
 80071b6:	4639      	mov	r1, r7
 80071b8:	2200      	movs	r2, #0
 80071ba:	4b3e      	ldr	r3, [pc, #248]	; (80072b4 <_strtod_l+0xb24>)
 80071bc:	f7f9 fa24 	bl	8000608 <__aeabi_dmul>
 80071c0:	4606      	mov	r6, r0
 80071c2:	460f      	mov	r7, r1
 80071c4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80071c8:	9618      	str	r6, [sp, #96]	; 0x60
 80071ca:	9319      	str	r3, [sp, #100]	; 0x64
 80071cc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80071d0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80071d4:	e79c      	b.n	8007110 <_strtod_l+0x980>
 80071d6:	f1ba 0f01 	cmp.w	sl, #1
 80071da:	d102      	bne.n	80071e2 <_strtod_l+0xa52>
 80071dc:	2d00      	cmp	r5, #0
 80071de:	f43f ad8e 	beq.w	8006cfe <_strtod_l+0x56e>
 80071e2:	2200      	movs	r2, #0
 80071e4:	4b34      	ldr	r3, [pc, #208]	; (80072b8 <_strtod_l+0xb28>)
 80071e6:	e78f      	b.n	8007108 <_strtod_l+0x978>
 80071e8:	2600      	movs	r6, #0
 80071ea:	4f32      	ldr	r7, [pc, #200]	; (80072b4 <_strtod_l+0xb24>)
 80071ec:	e7ea      	b.n	80071c4 <_strtod_l+0xa34>
 80071ee:	4b31      	ldr	r3, [pc, #196]	; (80072b4 <_strtod_l+0xb24>)
 80071f0:	4630      	mov	r0, r6
 80071f2:	4639      	mov	r1, r7
 80071f4:	2200      	movs	r2, #0
 80071f6:	f7f9 fa07 	bl	8000608 <__aeabi_dmul>
 80071fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071fc:	4606      	mov	r6, r0
 80071fe:	460f      	mov	r7, r1
 8007200:	b933      	cbnz	r3, 8007210 <_strtod_l+0xa80>
 8007202:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007206:	9010      	str	r0, [sp, #64]	; 0x40
 8007208:	9311      	str	r3, [sp, #68]	; 0x44
 800720a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800720e:	e7df      	b.n	80071d0 <_strtod_l+0xa40>
 8007210:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007214:	e7f9      	b.n	800720a <_strtod_l+0xa7a>
 8007216:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800721a:	9b04      	ldr	r3, [sp, #16]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1ab      	bne.n	8007178 <_strtod_l+0x9e8>
 8007220:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007224:	0d1b      	lsrs	r3, r3, #20
 8007226:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007228:	051b      	lsls	r3, r3, #20
 800722a:	429a      	cmp	r2, r3
 800722c:	465d      	mov	r5, fp
 800722e:	d1a3      	bne.n	8007178 <_strtod_l+0x9e8>
 8007230:	4639      	mov	r1, r7
 8007232:	4630      	mov	r0, r6
 8007234:	f7f9 fc98 	bl	8000b68 <__aeabi_d2iz>
 8007238:	f7f9 f97c 	bl	8000534 <__aeabi_i2d>
 800723c:	460b      	mov	r3, r1
 800723e:	4602      	mov	r2, r0
 8007240:	4639      	mov	r1, r7
 8007242:	4630      	mov	r0, r6
 8007244:	f7f9 f828 	bl	8000298 <__aeabi_dsub>
 8007248:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800724a:	4606      	mov	r6, r0
 800724c:	460f      	mov	r7, r1
 800724e:	b933      	cbnz	r3, 800725e <_strtod_l+0xace>
 8007250:	f1ba 0f00 	cmp.w	sl, #0
 8007254:	d103      	bne.n	800725e <_strtod_l+0xace>
 8007256:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800725a:	2d00      	cmp	r5, #0
 800725c:	d06d      	beq.n	800733a <_strtod_l+0xbaa>
 800725e:	a30a      	add	r3, pc, #40	; (adr r3, 8007288 <_strtod_l+0xaf8>)
 8007260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007264:	4630      	mov	r0, r6
 8007266:	4639      	mov	r1, r7
 8007268:	f7f9 fc40 	bl	8000aec <__aeabi_dcmplt>
 800726c:	2800      	cmp	r0, #0
 800726e:	f47f acb8 	bne.w	8006be2 <_strtod_l+0x452>
 8007272:	a307      	add	r3, pc, #28	; (adr r3, 8007290 <_strtod_l+0xb00>)
 8007274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007278:	4630      	mov	r0, r6
 800727a:	4639      	mov	r1, r7
 800727c:	f7f9 fc54 	bl	8000b28 <__aeabi_dcmpgt>
 8007280:	2800      	cmp	r0, #0
 8007282:	f43f af79 	beq.w	8007178 <_strtod_l+0x9e8>
 8007286:	e4ac      	b.n	8006be2 <_strtod_l+0x452>
 8007288:	94a03595 	.word	0x94a03595
 800728c:	3fdfffff 	.word	0x3fdfffff
 8007290:	35afe535 	.word	0x35afe535
 8007294:	3fe00000 	.word	0x3fe00000
 8007298:	000fffff 	.word	0x000fffff
 800729c:	7ff00000 	.word	0x7ff00000
 80072a0:	7fefffff 	.word	0x7fefffff
 80072a4:	39500000 	.word	0x39500000
 80072a8:	3ff00000 	.word	0x3ff00000
 80072ac:	7fe00000 	.word	0x7fe00000
 80072b0:	7c9fffff 	.word	0x7c9fffff
 80072b4:	3fe00000 	.word	0x3fe00000
 80072b8:	bff00000 	.word	0xbff00000
 80072bc:	9b04      	ldr	r3, [sp, #16]
 80072be:	b333      	cbz	r3, 800730e <_strtod_l+0xb7e>
 80072c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072c2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80072c6:	d822      	bhi.n	800730e <_strtod_l+0xb7e>
 80072c8:	a327      	add	r3, pc, #156	; (adr r3, 8007368 <_strtod_l+0xbd8>)
 80072ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ce:	4630      	mov	r0, r6
 80072d0:	4639      	mov	r1, r7
 80072d2:	f7f9 fc15 	bl	8000b00 <__aeabi_dcmple>
 80072d6:	b1a0      	cbz	r0, 8007302 <_strtod_l+0xb72>
 80072d8:	4639      	mov	r1, r7
 80072da:	4630      	mov	r0, r6
 80072dc:	f7f9 fc6c 	bl	8000bb8 <__aeabi_d2uiz>
 80072e0:	2800      	cmp	r0, #0
 80072e2:	bf08      	it	eq
 80072e4:	2001      	moveq	r0, #1
 80072e6:	f7f9 f915 	bl	8000514 <__aeabi_ui2d>
 80072ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072ec:	4606      	mov	r6, r0
 80072ee:	460f      	mov	r7, r1
 80072f0:	bb03      	cbnz	r3, 8007334 <_strtod_l+0xba4>
 80072f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80072f6:	9012      	str	r0, [sp, #72]	; 0x48
 80072f8:	9313      	str	r3, [sp, #76]	; 0x4c
 80072fa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80072fe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007304:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007306:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800730a:	1a9b      	subs	r3, r3, r2
 800730c:	930b      	str	r3, [sp, #44]	; 0x2c
 800730e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007312:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007316:	f001 fd2d 	bl	8008d74 <__ulp>
 800731a:	4650      	mov	r0, sl
 800731c:	ec53 2b10 	vmov	r2, r3, d0
 8007320:	4659      	mov	r1, fp
 8007322:	f7f9 f971 	bl	8000608 <__aeabi_dmul>
 8007326:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800732a:	f7f8 ffb7 	bl	800029c <__adddf3>
 800732e:	4682      	mov	sl, r0
 8007330:	468b      	mov	fp, r1
 8007332:	e772      	b.n	800721a <_strtod_l+0xa8a>
 8007334:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007338:	e7df      	b.n	80072fa <_strtod_l+0xb6a>
 800733a:	a30d      	add	r3, pc, #52	; (adr r3, 8007370 <_strtod_l+0xbe0>)
 800733c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007340:	f7f9 fbd4 	bl	8000aec <__aeabi_dcmplt>
 8007344:	e79c      	b.n	8007280 <_strtod_l+0xaf0>
 8007346:	2300      	movs	r3, #0
 8007348:	930d      	str	r3, [sp, #52]	; 0x34
 800734a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800734c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800734e:	6013      	str	r3, [r2, #0]
 8007350:	f7ff ba61 	b.w	8006816 <_strtod_l+0x86>
 8007354:	2b65      	cmp	r3, #101	; 0x65
 8007356:	f04f 0200 	mov.w	r2, #0
 800735a:	f43f ab4e 	beq.w	80069fa <_strtod_l+0x26a>
 800735e:	2101      	movs	r1, #1
 8007360:	4614      	mov	r4, r2
 8007362:	9104      	str	r1, [sp, #16]
 8007364:	f7ff bacb 	b.w	80068fe <_strtod_l+0x16e>
 8007368:	ffc00000 	.word	0xffc00000
 800736c:	41dfffff 	.word	0x41dfffff
 8007370:	94a03595 	.word	0x94a03595
 8007374:	3fcfffff 	.word	0x3fcfffff

08007378 <_strtod_r>:
 8007378:	4b05      	ldr	r3, [pc, #20]	; (8007390 <_strtod_r+0x18>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	b410      	push	{r4}
 800737e:	6a1b      	ldr	r3, [r3, #32]
 8007380:	4c04      	ldr	r4, [pc, #16]	; (8007394 <_strtod_r+0x1c>)
 8007382:	2b00      	cmp	r3, #0
 8007384:	bf08      	it	eq
 8007386:	4623      	moveq	r3, r4
 8007388:	f85d 4b04 	ldr.w	r4, [sp], #4
 800738c:	f7ff ba00 	b.w	8006790 <_strtod_l>
 8007390:	20000010 	.word	0x20000010
 8007394:	20000074 	.word	0x20000074

08007398 <_strtol_l.isra.0>:
 8007398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800739c:	4680      	mov	r8, r0
 800739e:	4689      	mov	r9, r1
 80073a0:	4692      	mov	sl, r2
 80073a2:	461e      	mov	r6, r3
 80073a4:	460f      	mov	r7, r1
 80073a6:	463d      	mov	r5, r7
 80073a8:	9808      	ldr	r0, [sp, #32]
 80073aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80073ae:	f001 f9ed 	bl	800878c <__locale_ctype_ptr_l>
 80073b2:	4420      	add	r0, r4
 80073b4:	7843      	ldrb	r3, [r0, #1]
 80073b6:	f013 0308 	ands.w	r3, r3, #8
 80073ba:	d132      	bne.n	8007422 <_strtol_l.isra.0+0x8a>
 80073bc:	2c2d      	cmp	r4, #45	; 0x2d
 80073be:	d132      	bne.n	8007426 <_strtol_l.isra.0+0x8e>
 80073c0:	787c      	ldrb	r4, [r7, #1]
 80073c2:	1cbd      	adds	r5, r7, #2
 80073c4:	2201      	movs	r2, #1
 80073c6:	2e00      	cmp	r6, #0
 80073c8:	d05d      	beq.n	8007486 <_strtol_l.isra.0+0xee>
 80073ca:	2e10      	cmp	r6, #16
 80073cc:	d109      	bne.n	80073e2 <_strtol_l.isra.0+0x4a>
 80073ce:	2c30      	cmp	r4, #48	; 0x30
 80073d0:	d107      	bne.n	80073e2 <_strtol_l.isra.0+0x4a>
 80073d2:	782b      	ldrb	r3, [r5, #0]
 80073d4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80073d8:	2b58      	cmp	r3, #88	; 0x58
 80073da:	d14f      	bne.n	800747c <_strtol_l.isra.0+0xe4>
 80073dc:	786c      	ldrb	r4, [r5, #1]
 80073de:	2610      	movs	r6, #16
 80073e0:	3502      	adds	r5, #2
 80073e2:	2a00      	cmp	r2, #0
 80073e4:	bf14      	ite	ne
 80073e6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80073ea:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80073ee:	2700      	movs	r7, #0
 80073f0:	fbb1 fcf6 	udiv	ip, r1, r6
 80073f4:	4638      	mov	r0, r7
 80073f6:	fb06 1e1c 	mls	lr, r6, ip, r1
 80073fa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80073fe:	2b09      	cmp	r3, #9
 8007400:	d817      	bhi.n	8007432 <_strtol_l.isra.0+0x9a>
 8007402:	461c      	mov	r4, r3
 8007404:	42a6      	cmp	r6, r4
 8007406:	dd23      	ble.n	8007450 <_strtol_l.isra.0+0xb8>
 8007408:	1c7b      	adds	r3, r7, #1
 800740a:	d007      	beq.n	800741c <_strtol_l.isra.0+0x84>
 800740c:	4584      	cmp	ip, r0
 800740e:	d31c      	bcc.n	800744a <_strtol_l.isra.0+0xb2>
 8007410:	d101      	bne.n	8007416 <_strtol_l.isra.0+0x7e>
 8007412:	45a6      	cmp	lr, r4
 8007414:	db19      	blt.n	800744a <_strtol_l.isra.0+0xb2>
 8007416:	fb00 4006 	mla	r0, r0, r6, r4
 800741a:	2701      	movs	r7, #1
 800741c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007420:	e7eb      	b.n	80073fa <_strtol_l.isra.0+0x62>
 8007422:	462f      	mov	r7, r5
 8007424:	e7bf      	b.n	80073a6 <_strtol_l.isra.0+0xe>
 8007426:	2c2b      	cmp	r4, #43	; 0x2b
 8007428:	bf04      	itt	eq
 800742a:	1cbd      	addeq	r5, r7, #2
 800742c:	787c      	ldrbeq	r4, [r7, #1]
 800742e:	461a      	mov	r2, r3
 8007430:	e7c9      	b.n	80073c6 <_strtol_l.isra.0+0x2e>
 8007432:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007436:	2b19      	cmp	r3, #25
 8007438:	d801      	bhi.n	800743e <_strtol_l.isra.0+0xa6>
 800743a:	3c37      	subs	r4, #55	; 0x37
 800743c:	e7e2      	b.n	8007404 <_strtol_l.isra.0+0x6c>
 800743e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007442:	2b19      	cmp	r3, #25
 8007444:	d804      	bhi.n	8007450 <_strtol_l.isra.0+0xb8>
 8007446:	3c57      	subs	r4, #87	; 0x57
 8007448:	e7dc      	b.n	8007404 <_strtol_l.isra.0+0x6c>
 800744a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800744e:	e7e5      	b.n	800741c <_strtol_l.isra.0+0x84>
 8007450:	1c7b      	adds	r3, r7, #1
 8007452:	d108      	bne.n	8007466 <_strtol_l.isra.0+0xce>
 8007454:	2322      	movs	r3, #34	; 0x22
 8007456:	f8c8 3000 	str.w	r3, [r8]
 800745a:	4608      	mov	r0, r1
 800745c:	f1ba 0f00 	cmp.w	sl, #0
 8007460:	d107      	bne.n	8007472 <_strtol_l.isra.0+0xda>
 8007462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007466:	b102      	cbz	r2, 800746a <_strtol_l.isra.0+0xd2>
 8007468:	4240      	negs	r0, r0
 800746a:	f1ba 0f00 	cmp.w	sl, #0
 800746e:	d0f8      	beq.n	8007462 <_strtol_l.isra.0+0xca>
 8007470:	b10f      	cbz	r7, 8007476 <_strtol_l.isra.0+0xde>
 8007472:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8007476:	f8ca 9000 	str.w	r9, [sl]
 800747a:	e7f2      	b.n	8007462 <_strtol_l.isra.0+0xca>
 800747c:	2430      	movs	r4, #48	; 0x30
 800747e:	2e00      	cmp	r6, #0
 8007480:	d1af      	bne.n	80073e2 <_strtol_l.isra.0+0x4a>
 8007482:	2608      	movs	r6, #8
 8007484:	e7ad      	b.n	80073e2 <_strtol_l.isra.0+0x4a>
 8007486:	2c30      	cmp	r4, #48	; 0x30
 8007488:	d0a3      	beq.n	80073d2 <_strtol_l.isra.0+0x3a>
 800748a:	260a      	movs	r6, #10
 800748c:	e7a9      	b.n	80073e2 <_strtol_l.isra.0+0x4a>
	...

08007490 <_strtol_r>:
 8007490:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007492:	4c06      	ldr	r4, [pc, #24]	; (80074ac <_strtol_r+0x1c>)
 8007494:	4d06      	ldr	r5, [pc, #24]	; (80074b0 <_strtol_r+0x20>)
 8007496:	6824      	ldr	r4, [r4, #0]
 8007498:	6a24      	ldr	r4, [r4, #32]
 800749a:	2c00      	cmp	r4, #0
 800749c:	bf08      	it	eq
 800749e:	462c      	moveq	r4, r5
 80074a0:	9400      	str	r4, [sp, #0]
 80074a2:	f7ff ff79 	bl	8007398 <_strtol_l.isra.0>
 80074a6:	b003      	add	sp, #12
 80074a8:	bd30      	pop	{r4, r5, pc}
 80074aa:	bf00      	nop
 80074ac:	20000010 	.word	0x20000010
 80074b0:	20000074 	.word	0x20000074

080074b4 <quorem>:
 80074b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b8:	6903      	ldr	r3, [r0, #16]
 80074ba:	690c      	ldr	r4, [r1, #16]
 80074bc:	42a3      	cmp	r3, r4
 80074be:	4680      	mov	r8, r0
 80074c0:	f2c0 8082 	blt.w	80075c8 <quorem+0x114>
 80074c4:	3c01      	subs	r4, #1
 80074c6:	f101 0714 	add.w	r7, r1, #20
 80074ca:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80074ce:	f100 0614 	add.w	r6, r0, #20
 80074d2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80074d6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80074da:	eb06 030c 	add.w	r3, r6, ip
 80074de:	3501      	adds	r5, #1
 80074e0:	eb07 090c 	add.w	r9, r7, ip
 80074e4:	9301      	str	r3, [sp, #4]
 80074e6:	fbb0 f5f5 	udiv	r5, r0, r5
 80074ea:	b395      	cbz	r5, 8007552 <quorem+0x9e>
 80074ec:	f04f 0a00 	mov.w	sl, #0
 80074f0:	4638      	mov	r0, r7
 80074f2:	46b6      	mov	lr, r6
 80074f4:	46d3      	mov	fp, sl
 80074f6:	f850 2b04 	ldr.w	r2, [r0], #4
 80074fa:	b293      	uxth	r3, r2
 80074fc:	fb05 a303 	mla	r3, r5, r3, sl
 8007500:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007504:	b29b      	uxth	r3, r3
 8007506:	ebab 0303 	sub.w	r3, fp, r3
 800750a:	0c12      	lsrs	r2, r2, #16
 800750c:	f8de b000 	ldr.w	fp, [lr]
 8007510:	fb05 a202 	mla	r2, r5, r2, sl
 8007514:	fa13 f38b 	uxtah	r3, r3, fp
 8007518:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800751c:	fa1f fb82 	uxth.w	fp, r2
 8007520:	f8de 2000 	ldr.w	r2, [lr]
 8007524:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007528:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800752c:	b29b      	uxth	r3, r3
 800752e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007532:	4581      	cmp	r9, r0
 8007534:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007538:	f84e 3b04 	str.w	r3, [lr], #4
 800753c:	d2db      	bcs.n	80074f6 <quorem+0x42>
 800753e:	f856 300c 	ldr.w	r3, [r6, ip]
 8007542:	b933      	cbnz	r3, 8007552 <quorem+0x9e>
 8007544:	9b01      	ldr	r3, [sp, #4]
 8007546:	3b04      	subs	r3, #4
 8007548:	429e      	cmp	r6, r3
 800754a:	461a      	mov	r2, r3
 800754c:	d330      	bcc.n	80075b0 <quorem+0xfc>
 800754e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007552:	4640      	mov	r0, r8
 8007554:	f001 fb96 	bl	8008c84 <__mcmp>
 8007558:	2800      	cmp	r0, #0
 800755a:	db25      	blt.n	80075a8 <quorem+0xf4>
 800755c:	3501      	adds	r5, #1
 800755e:	4630      	mov	r0, r6
 8007560:	f04f 0c00 	mov.w	ip, #0
 8007564:	f857 2b04 	ldr.w	r2, [r7], #4
 8007568:	f8d0 e000 	ldr.w	lr, [r0]
 800756c:	b293      	uxth	r3, r2
 800756e:	ebac 0303 	sub.w	r3, ip, r3
 8007572:	0c12      	lsrs	r2, r2, #16
 8007574:	fa13 f38e 	uxtah	r3, r3, lr
 8007578:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800757c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007580:	b29b      	uxth	r3, r3
 8007582:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007586:	45b9      	cmp	r9, r7
 8007588:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800758c:	f840 3b04 	str.w	r3, [r0], #4
 8007590:	d2e8      	bcs.n	8007564 <quorem+0xb0>
 8007592:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007596:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800759a:	b92a      	cbnz	r2, 80075a8 <quorem+0xf4>
 800759c:	3b04      	subs	r3, #4
 800759e:	429e      	cmp	r6, r3
 80075a0:	461a      	mov	r2, r3
 80075a2:	d30b      	bcc.n	80075bc <quorem+0x108>
 80075a4:	f8c8 4010 	str.w	r4, [r8, #16]
 80075a8:	4628      	mov	r0, r5
 80075aa:	b003      	add	sp, #12
 80075ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b0:	6812      	ldr	r2, [r2, #0]
 80075b2:	3b04      	subs	r3, #4
 80075b4:	2a00      	cmp	r2, #0
 80075b6:	d1ca      	bne.n	800754e <quorem+0x9a>
 80075b8:	3c01      	subs	r4, #1
 80075ba:	e7c5      	b.n	8007548 <quorem+0x94>
 80075bc:	6812      	ldr	r2, [r2, #0]
 80075be:	3b04      	subs	r3, #4
 80075c0:	2a00      	cmp	r2, #0
 80075c2:	d1ef      	bne.n	80075a4 <quorem+0xf0>
 80075c4:	3c01      	subs	r4, #1
 80075c6:	e7ea      	b.n	800759e <quorem+0xea>
 80075c8:	2000      	movs	r0, #0
 80075ca:	e7ee      	b.n	80075aa <quorem+0xf6>
 80075cc:	0000      	movs	r0, r0
	...

080075d0 <_dtoa_r>:
 80075d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d4:	ec57 6b10 	vmov	r6, r7, d0
 80075d8:	b097      	sub	sp, #92	; 0x5c
 80075da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80075dc:	9106      	str	r1, [sp, #24]
 80075de:	4604      	mov	r4, r0
 80075e0:	920b      	str	r2, [sp, #44]	; 0x2c
 80075e2:	9312      	str	r3, [sp, #72]	; 0x48
 80075e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80075e8:	e9cd 6700 	strd	r6, r7, [sp]
 80075ec:	b93d      	cbnz	r5, 80075fe <_dtoa_r+0x2e>
 80075ee:	2010      	movs	r0, #16
 80075f0:	f7fe f966 	bl	80058c0 <malloc>
 80075f4:	6260      	str	r0, [r4, #36]	; 0x24
 80075f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80075fa:	6005      	str	r5, [r0, #0]
 80075fc:	60c5      	str	r5, [r0, #12]
 80075fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007600:	6819      	ldr	r1, [r3, #0]
 8007602:	b151      	cbz	r1, 800761a <_dtoa_r+0x4a>
 8007604:	685a      	ldr	r2, [r3, #4]
 8007606:	604a      	str	r2, [r1, #4]
 8007608:	2301      	movs	r3, #1
 800760a:	4093      	lsls	r3, r2
 800760c:	608b      	str	r3, [r1, #8]
 800760e:	4620      	mov	r0, r4
 8007610:	f001 f918 	bl	8008844 <_Bfree>
 8007614:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007616:	2200      	movs	r2, #0
 8007618:	601a      	str	r2, [r3, #0]
 800761a:	1e3b      	subs	r3, r7, #0
 800761c:	bfbb      	ittet	lt
 800761e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007622:	9301      	strlt	r3, [sp, #4]
 8007624:	2300      	movge	r3, #0
 8007626:	2201      	movlt	r2, #1
 8007628:	bfac      	ite	ge
 800762a:	f8c8 3000 	strge.w	r3, [r8]
 800762e:	f8c8 2000 	strlt.w	r2, [r8]
 8007632:	4baf      	ldr	r3, [pc, #700]	; (80078f0 <_dtoa_r+0x320>)
 8007634:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007638:	ea33 0308 	bics.w	r3, r3, r8
 800763c:	d114      	bne.n	8007668 <_dtoa_r+0x98>
 800763e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007640:	f242 730f 	movw	r3, #9999	; 0x270f
 8007644:	6013      	str	r3, [r2, #0]
 8007646:	9b00      	ldr	r3, [sp, #0]
 8007648:	b923      	cbnz	r3, 8007654 <_dtoa_r+0x84>
 800764a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800764e:	2800      	cmp	r0, #0
 8007650:	f000 8542 	beq.w	80080d8 <_dtoa_r+0xb08>
 8007654:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007656:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007904 <_dtoa_r+0x334>
 800765a:	2b00      	cmp	r3, #0
 800765c:	f000 8544 	beq.w	80080e8 <_dtoa_r+0xb18>
 8007660:	f10b 0303 	add.w	r3, fp, #3
 8007664:	f000 bd3e 	b.w	80080e4 <_dtoa_r+0xb14>
 8007668:	e9dd 6700 	ldrd	r6, r7, [sp]
 800766c:	2200      	movs	r2, #0
 800766e:	2300      	movs	r3, #0
 8007670:	4630      	mov	r0, r6
 8007672:	4639      	mov	r1, r7
 8007674:	f7f9 fa30 	bl	8000ad8 <__aeabi_dcmpeq>
 8007678:	4681      	mov	r9, r0
 800767a:	b168      	cbz	r0, 8007698 <_dtoa_r+0xc8>
 800767c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800767e:	2301      	movs	r3, #1
 8007680:	6013      	str	r3, [r2, #0]
 8007682:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007684:	2b00      	cmp	r3, #0
 8007686:	f000 8524 	beq.w	80080d2 <_dtoa_r+0xb02>
 800768a:	4b9a      	ldr	r3, [pc, #616]	; (80078f4 <_dtoa_r+0x324>)
 800768c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800768e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8007692:	6013      	str	r3, [r2, #0]
 8007694:	f000 bd28 	b.w	80080e8 <_dtoa_r+0xb18>
 8007698:	aa14      	add	r2, sp, #80	; 0x50
 800769a:	a915      	add	r1, sp, #84	; 0x54
 800769c:	ec47 6b10 	vmov	d0, r6, r7
 80076a0:	4620      	mov	r0, r4
 80076a2:	f001 fbdd 	bl	8008e60 <__d2b>
 80076a6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80076aa:	9004      	str	r0, [sp, #16]
 80076ac:	2d00      	cmp	r5, #0
 80076ae:	d07c      	beq.n	80077aa <_dtoa_r+0x1da>
 80076b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80076b4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80076b8:	46b2      	mov	sl, r6
 80076ba:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80076be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80076c2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80076c6:	2200      	movs	r2, #0
 80076c8:	4b8b      	ldr	r3, [pc, #556]	; (80078f8 <_dtoa_r+0x328>)
 80076ca:	4650      	mov	r0, sl
 80076cc:	4659      	mov	r1, fp
 80076ce:	f7f8 fde3 	bl	8000298 <__aeabi_dsub>
 80076d2:	a381      	add	r3, pc, #516	; (adr r3, 80078d8 <_dtoa_r+0x308>)
 80076d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d8:	f7f8 ff96 	bl	8000608 <__aeabi_dmul>
 80076dc:	a380      	add	r3, pc, #512	; (adr r3, 80078e0 <_dtoa_r+0x310>)
 80076de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e2:	f7f8 fddb 	bl	800029c <__adddf3>
 80076e6:	4606      	mov	r6, r0
 80076e8:	4628      	mov	r0, r5
 80076ea:	460f      	mov	r7, r1
 80076ec:	f7f8 ff22 	bl	8000534 <__aeabi_i2d>
 80076f0:	a37d      	add	r3, pc, #500	; (adr r3, 80078e8 <_dtoa_r+0x318>)
 80076f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f6:	f7f8 ff87 	bl	8000608 <__aeabi_dmul>
 80076fa:	4602      	mov	r2, r0
 80076fc:	460b      	mov	r3, r1
 80076fe:	4630      	mov	r0, r6
 8007700:	4639      	mov	r1, r7
 8007702:	f7f8 fdcb 	bl	800029c <__adddf3>
 8007706:	4606      	mov	r6, r0
 8007708:	460f      	mov	r7, r1
 800770a:	f7f9 fa2d 	bl	8000b68 <__aeabi_d2iz>
 800770e:	2200      	movs	r2, #0
 8007710:	4682      	mov	sl, r0
 8007712:	2300      	movs	r3, #0
 8007714:	4630      	mov	r0, r6
 8007716:	4639      	mov	r1, r7
 8007718:	f7f9 f9e8 	bl	8000aec <__aeabi_dcmplt>
 800771c:	b148      	cbz	r0, 8007732 <_dtoa_r+0x162>
 800771e:	4650      	mov	r0, sl
 8007720:	f7f8 ff08 	bl	8000534 <__aeabi_i2d>
 8007724:	4632      	mov	r2, r6
 8007726:	463b      	mov	r3, r7
 8007728:	f7f9 f9d6 	bl	8000ad8 <__aeabi_dcmpeq>
 800772c:	b908      	cbnz	r0, 8007732 <_dtoa_r+0x162>
 800772e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007732:	f1ba 0f16 	cmp.w	sl, #22
 8007736:	d859      	bhi.n	80077ec <_dtoa_r+0x21c>
 8007738:	4970      	ldr	r1, [pc, #448]	; (80078fc <_dtoa_r+0x32c>)
 800773a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800773e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007742:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007746:	f7f9 f9ef 	bl	8000b28 <__aeabi_dcmpgt>
 800774a:	2800      	cmp	r0, #0
 800774c:	d050      	beq.n	80077f0 <_dtoa_r+0x220>
 800774e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007752:	2300      	movs	r3, #0
 8007754:	930f      	str	r3, [sp, #60]	; 0x3c
 8007756:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007758:	1b5d      	subs	r5, r3, r5
 800775a:	f1b5 0801 	subs.w	r8, r5, #1
 800775e:	bf49      	itett	mi
 8007760:	f1c5 0301 	rsbmi	r3, r5, #1
 8007764:	2300      	movpl	r3, #0
 8007766:	9305      	strmi	r3, [sp, #20]
 8007768:	f04f 0800 	movmi.w	r8, #0
 800776c:	bf58      	it	pl
 800776e:	9305      	strpl	r3, [sp, #20]
 8007770:	f1ba 0f00 	cmp.w	sl, #0
 8007774:	db3e      	blt.n	80077f4 <_dtoa_r+0x224>
 8007776:	2300      	movs	r3, #0
 8007778:	44d0      	add	r8, sl
 800777a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800777e:	9307      	str	r3, [sp, #28]
 8007780:	9b06      	ldr	r3, [sp, #24]
 8007782:	2b09      	cmp	r3, #9
 8007784:	f200 8090 	bhi.w	80078a8 <_dtoa_r+0x2d8>
 8007788:	2b05      	cmp	r3, #5
 800778a:	bfc4      	itt	gt
 800778c:	3b04      	subgt	r3, #4
 800778e:	9306      	strgt	r3, [sp, #24]
 8007790:	9b06      	ldr	r3, [sp, #24]
 8007792:	f1a3 0302 	sub.w	r3, r3, #2
 8007796:	bfcc      	ite	gt
 8007798:	2500      	movgt	r5, #0
 800779a:	2501      	movle	r5, #1
 800779c:	2b03      	cmp	r3, #3
 800779e:	f200 808f 	bhi.w	80078c0 <_dtoa_r+0x2f0>
 80077a2:	e8df f003 	tbb	[pc, r3]
 80077a6:	7f7d      	.short	0x7f7d
 80077a8:	7131      	.short	0x7131
 80077aa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80077ae:	441d      	add	r5, r3
 80077b0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80077b4:	2820      	cmp	r0, #32
 80077b6:	dd13      	ble.n	80077e0 <_dtoa_r+0x210>
 80077b8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80077bc:	9b00      	ldr	r3, [sp, #0]
 80077be:	fa08 f800 	lsl.w	r8, r8, r0
 80077c2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80077c6:	fa23 f000 	lsr.w	r0, r3, r0
 80077ca:	ea48 0000 	orr.w	r0, r8, r0
 80077ce:	f7f8 fea1 	bl	8000514 <__aeabi_ui2d>
 80077d2:	2301      	movs	r3, #1
 80077d4:	4682      	mov	sl, r0
 80077d6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80077da:	3d01      	subs	r5, #1
 80077dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80077de:	e772      	b.n	80076c6 <_dtoa_r+0xf6>
 80077e0:	9b00      	ldr	r3, [sp, #0]
 80077e2:	f1c0 0020 	rsb	r0, r0, #32
 80077e6:	fa03 f000 	lsl.w	r0, r3, r0
 80077ea:	e7f0      	b.n	80077ce <_dtoa_r+0x1fe>
 80077ec:	2301      	movs	r3, #1
 80077ee:	e7b1      	b.n	8007754 <_dtoa_r+0x184>
 80077f0:	900f      	str	r0, [sp, #60]	; 0x3c
 80077f2:	e7b0      	b.n	8007756 <_dtoa_r+0x186>
 80077f4:	9b05      	ldr	r3, [sp, #20]
 80077f6:	eba3 030a 	sub.w	r3, r3, sl
 80077fa:	9305      	str	r3, [sp, #20]
 80077fc:	f1ca 0300 	rsb	r3, sl, #0
 8007800:	9307      	str	r3, [sp, #28]
 8007802:	2300      	movs	r3, #0
 8007804:	930e      	str	r3, [sp, #56]	; 0x38
 8007806:	e7bb      	b.n	8007780 <_dtoa_r+0x1b0>
 8007808:	2301      	movs	r3, #1
 800780a:	930a      	str	r3, [sp, #40]	; 0x28
 800780c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800780e:	2b00      	cmp	r3, #0
 8007810:	dd59      	ble.n	80078c6 <_dtoa_r+0x2f6>
 8007812:	9302      	str	r3, [sp, #8]
 8007814:	4699      	mov	r9, r3
 8007816:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007818:	2200      	movs	r2, #0
 800781a:	6072      	str	r2, [r6, #4]
 800781c:	2204      	movs	r2, #4
 800781e:	f102 0014 	add.w	r0, r2, #20
 8007822:	4298      	cmp	r0, r3
 8007824:	6871      	ldr	r1, [r6, #4]
 8007826:	d953      	bls.n	80078d0 <_dtoa_r+0x300>
 8007828:	4620      	mov	r0, r4
 800782a:	f000 ffd7 	bl	80087dc <_Balloc>
 800782e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007830:	6030      	str	r0, [r6, #0]
 8007832:	f1b9 0f0e 	cmp.w	r9, #14
 8007836:	f8d3 b000 	ldr.w	fp, [r3]
 800783a:	f200 80e6 	bhi.w	8007a0a <_dtoa_r+0x43a>
 800783e:	2d00      	cmp	r5, #0
 8007840:	f000 80e3 	beq.w	8007a0a <_dtoa_r+0x43a>
 8007844:	ed9d 7b00 	vldr	d7, [sp]
 8007848:	f1ba 0f00 	cmp.w	sl, #0
 800784c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007850:	dd74      	ble.n	800793c <_dtoa_r+0x36c>
 8007852:	4a2a      	ldr	r2, [pc, #168]	; (80078fc <_dtoa_r+0x32c>)
 8007854:	f00a 030f 	and.w	r3, sl, #15
 8007858:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800785c:	ed93 7b00 	vldr	d7, [r3]
 8007860:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007864:	06f0      	lsls	r0, r6, #27
 8007866:	ed8d 7b08 	vstr	d7, [sp, #32]
 800786a:	d565      	bpl.n	8007938 <_dtoa_r+0x368>
 800786c:	4b24      	ldr	r3, [pc, #144]	; (8007900 <_dtoa_r+0x330>)
 800786e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007872:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007876:	f7f8 fff1 	bl	800085c <__aeabi_ddiv>
 800787a:	e9cd 0100 	strd	r0, r1, [sp]
 800787e:	f006 060f 	and.w	r6, r6, #15
 8007882:	2503      	movs	r5, #3
 8007884:	4f1e      	ldr	r7, [pc, #120]	; (8007900 <_dtoa_r+0x330>)
 8007886:	e04c      	b.n	8007922 <_dtoa_r+0x352>
 8007888:	2301      	movs	r3, #1
 800788a:	930a      	str	r3, [sp, #40]	; 0x28
 800788c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800788e:	4453      	add	r3, sl
 8007890:	f103 0901 	add.w	r9, r3, #1
 8007894:	9302      	str	r3, [sp, #8]
 8007896:	464b      	mov	r3, r9
 8007898:	2b01      	cmp	r3, #1
 800789a:	bfb8      	it	lt
 800789c:	2301      	movlt	r3, #1
 800789e:	e7ba      	b.n	8007816 <_dtoa_r+0x246>
 80078a0:	2300      	movs	r3, #0
 80078a2:	e7b2      	b.n	800780a <_dtoa_r+0x23a>
 80078a4:	2300      	movs	r3, #0
 80078a6:	e7f0      	b.n	800788a <_dtoa_r+0x2ba>
 80078a8:	2501      	movs	r5, #1
 80078aa:	2300      	movs	r3, #0
 80078ac:	9306      	str	r3, [sp, #24]
 80078ae:	950a      	str	r5, [sp, #40]	; 0x28
 80078b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80078b4:	9302      	str	r3, [sp, #8]
 80078b6:	4699      	mov	r9, r3
 80078b8:	2200      	movs	r2, #0
 80078ba:	2312      	movs	r3, #18
 80078bc:	920b      	str	r2, [sp, #44]	; 0x2c
 80078be:	e7aa      	b.n	8007816 <_dtoa_r+0x246>
 80078c0:	2301      	movs	r3, #1
 80078c2:	930a      	str	r3, [sp, #40]	; 0x28
 80078c4:	e7f4      	b.n	80078b0 <_dtoa_r+0x2e0>
 80078c6:	2301      	movs	r3, #1
 80078c8:	9302      	str	r3, [sp, #8]
 80078ca:	4699      	mov	r9, r3
 80078cc:	461a      	mov	r2, r3
 80078ce:	e7f5      	b.n	80078bc <_dtoa_r+0x2ec>
 80078d0:	3101      	adds	r1, #1
 80078d2:	6071      	str	r1, [r6, #4]
 80078d4:	0052      	lsls	r2, r2, #1
 80078d6:	e7a2      	b.n	800781e <_dtoa_r+0x24e>
 80078d8:	636f4361 	.word	0x636f4361
 80078dc:	3fd287a7 	.word	0x3fd287a7
 80078e0:	8b60c8b3 	.word	0x8b60c8b3
 80078e4:	3fc68a28 	.word	0x3fc68a28
 80078e8:	509f79fb 	.word	0x509f79fb
 80078ec:	3fd34413 	.word	0x3fd34413
 80078f0:	7ff00000 	.word	0x7ff00000
 80078f4:	080093a9 	.word	0x080093a9
 80078f8:	3ff80000 	.word	0x3ff80000
 80078fc:	08009468 	.word	0x08009468
 8007900:	08009440 	.word	0x08009440
 8007904:	08009431 	.word	0x08009431
 8007908:	07f1      	lsls	r1, r6, #31
 800790a:	d508      	bpl.n	800791e <_dtoa_r+0x34e>
 800790c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007910:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007914:	f7f8 fe78 	bl	8000608 <__aeabi_dmul>
 8007918:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800791c:	3501      	adds	r5, #1
 800791e:	1076      	asrs	r6, r6, #1
 8007920:	3708      	adds	r7, #8
 8007922:	2e00      	cmp	r6, #0
 8007924:	d1f0      	bne.n	8007908 <_dtoa_r+0x338>
 8007926:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800792a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800792e:	f7f8 ff95 	bl	800085c <__aeabi_ddiv>
 8007932:	e9cd 0100 	strd	r0, r1, [sp]
 8007936:	e01a      	b.n	800796e <_dtoa_r+0x39e>
 8007938:	2502      	movs	r5, #2
 800793a:	e7a3      	b.n	8007884 <_dtoa_r+0x2b4>
 800793c:	f000 80a0 	beq.w	8007a80 <_dtoa_r+0x4b0>
 8007940:	f1ca 0600 	rsb	r6, sl, #0
 8007944:	4b9f      	ldr	r3, [pc, #636]	; (8007bc4 <_dtoa_r+0x5f4>)
 8007946:	4fa0      	ldr	r7, [pc, #640]	; (8007bc8 <_dtoa_r+0x5f8>)
 8007948:	f006 020f 	and.w	r2, r6, #15
 800794c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007954:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007958:	f7f8 fe56 	bl	8000608 <__aeabi_dmul>
 800795c:	e9cd 0100 	strd	r0, r1, [sp]
 8007960:	1136      	asrs	r6, r6, #4
 8007962:	2300      	movs	r3, #0
 8007964:	2502      	movs	r5, #2
 8007966:	2e00      	cmp	r6, #0
 8007968:	d17f      	bne.n	8007a6a <_dtoa_r+0x49a>
 800796a:	2b00      	cmp	r3, #0
 800796c:	d1e1      	bne.n	8007932 <_dtoa_r+0x362>
 800796e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007970:	2b00      	cmp	r3, #0
 8007972:	f000 8087 	beq.w	8007a84 <_dtoa_r+0x4b4>
 8007976:	e9dd 6700 	ldrd	r6, r7, [sp]
 800797a:	2200      	movs	r2, #0
 800797c:	4b93      	ldr	r3, [pc, #588]	; (8007bcc <_dtoa_r+0x5fc>)
 800797e:	4630      	mov	r0, r6
 8007980:	4639      	mov	r1, r7
 8007982:	f7f9 f8b3 	bl	8000aec <__aeabi_dcmplt>
 8007986:	2800      	cmp	r0, #0
 8007988:	d07c      	beq.n	8007a84 <_dtoa_r+0x4b4>
 800798a:	f1b9 0f00 	cmp.w	r9, #0
 800798e:	d079      	beq.n	8007a84 <_dtoa_r+0x4b4>
 8007990:	9b02      	ldr	r3, [sp, #8]
 8007992:	2b00      	cmp	r3, #0
 8007994:	dd35      	ble.n	8007a02 <_dtoa_r+0x432>
 8007996:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800799a:	9308      	str	r3, [sp, #32]
 800799c:	4639      	mov	r1, r7
 800799e:	2200      	movs	r2, #0
 80079a0:	4b8b      	ldr	r3, [pc, #556]	; (8007bd0 <_dtoa_r+0x600>)
 80079a2:	4630      	mov	r0, r6
 80079a4:	f7f8 fe30 	bl	8000608 <__aeabi_dmul>
 80079a8:	e9cd 0100 	strd	r0, r1, [sp]
 80079ac:	9f02      	ldr	r7, [sp, #8]
 80079ae:	3501      	adds	r5, #1
 80079b0:	4628      	mov	r0, r5
 80079b2:	f7f8 fdbf 	bl	8000534 <__aeabi_i2d>
 80079b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079ba:	f7f8 fe25 	bl	8000608 <__aeabi_dmul>
 80079be:	2200      	movs	r2, #0
 80079c0:	4b84      	ldr	r3, [pc, #528]	; (8007bd4 <_dtoa_r+0x604>)
 80079c2:	f7f8 fc6b 	bl	800029c <__adddf3>
 80079c6:	4605      	mov	r5, r0
 80079c8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80079cc:	2f00      	cmp	r7, #0
 80079ce:	d15d      	bne.n	8007a8c <_dtoa_r+0x4bc>
 80079d0:	2200      	movs	r2, #0
 80079d2:	4b81      	ldr	r3, [pc, #516]	; (8007bd8 <_dtoa_r+0x608>)
 80079d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80079d8:	f7f8 fc5e 	bl	8000298 <__aeabi_dsub>
 80079dc:	462a      	mov	r2, r5
 80079de:	4633      	mov	r3, r6
 80079e0:	e9cd 0100 	strd	r0, r1, [sp]
 80079e4:	f7f9 f8a0 	bl	8000b28 <__aeabi_dcmpgt>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	f040 8288 	bne.w	8007efe <_dtoa_r+0x92e>
 80079ee:	462a      	mov	r2, r5
 80079f0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80079f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80079f8:	f7f9 f878 	bl	8000aec <__aeabi_dcmplt>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	f040 827c 	bne.w	8007efa <_dtoa_r+0x92a>
 8007a02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a06:	e9cd 2300 	strd	r2, r3, [sp]
 8007a0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f2c0 8150 	blt.w	8007cb2 <_dtoa_r+0x6e2>
 8007a12:	f1ba 0f0e 	cmp.w	sl, #14
 8007a16:	f300 814c 	bgt.w	8007cb2 <_dtoa_r+0x6e2>
 8007a1a:	4b6a      	ldr	r3, [pc, #424]	; (8007bc4 <_dtoa_r+0x5f4>)
 8007a1c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a20:	ed93 7b00 	vldr	d7, [r3]
 8007a24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007a2c:	f280 80d8 	bge.w	8007be0 <_dtoa_r+0x610>
 8007a30:	f1b9 0f00 	cmp.w	r9, #0
 8007a34:	f300 80d4 	bgt.w	8007be0 <_dtoa_r+0x610>
 8007a38:	f040 825e 	bne.w	8007ef8 <_dtoa_r+0x928>
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	4b66      	ldr	r3, [pc, #408]	; (8007bd8 <_dtoa_r+0x608>)
 8007a40:	ec51 0b17 	vmov	r0, r1, d7
 8007a44:	f7f8 fde0 	bl	8000608 <__aeabi_dmul>
 8007a48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a4c:	f7f9 f862 	bl	8000b14 <__aeabi_dcmpge>
 8007a50:	464f      	mov	r7, r9
 8007a52:	464e      	mov	r6, r9
 8007a54:	2800      	cmp	r0, #0
 8007a56:	f040 8234 	bne.w	8007ec2 <_dtoa_r+0x8f2>
 8007a5a:	2331      	movs	r3, #49	; 0x31
 8007a5c:	f10b 0501 	add.w	r5, fp, #1
 8007a60:	f88b 3000 	strb.w	r3, [fp]
 8007a64:	f10a 0a01 	add.w	sl, sl, #1
 8007a68:	e22f      	b.n	8007eca <_dtoa_r+0x8fa>
 8007a6a:	07f2      	lsls	r2, r6, #31
 8007a6c:	d505      	bpl.n	8007a7a <_dtoa_r+0x4aa>
 8007a6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a72:	f7f8 fdc9 	bl	8000608 <__aeabi_dmul>
 8007a76:	3501      	adds	r5, #1
 8007a78:	2301      	movs	r3, #1
 8007a7a:	1076      	asrs	r6, r6, #1
 8007a7c:	3708      	adds	r7, #8
 8007a7e:	e772      	b.n	8007966 <_dtoa_r+0x396>
 8007a80:	2502      	movs	r5, #2
 8007a82:	e774      	b.n	800796e <_dtoa_r+0x39e>
 8007a84:	f8cd a020 	str.w	sl, [sp, #32]
 8007a88:	464f      	mov	r7, r9
 8007a8a:	e791      	b.n	80079b0 <_dtoa_r+0x3e0>
 8007a8c:	4b4d      	ldr	r3, [pc, #308]	; (8007bc4 <_dtoa_r+0x5f4>)
 8007a8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a92:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007a96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d047      	beq.n	8007b2c <_dtoa_r+0x55c>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	2000      	movs	r0, #0
 8007aa2:	494e      	ldr	r1, [pc, #312]	; (8007bdc <_dtoa_r+0x60c>)
 8007aa4:	f7f8 feda 	bl	800085c <__aeabi_ddiv>
 8007aa8:	462a      	mov	r2, r5
 8007aaa:	4633      	mov	r3, r6
 8007aac:	f7f8 fbf4 	bl	8000298 <__aeabi_dsub>
 8007ab0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007ab4:	465d      	mov	r5, fp
 8007ab6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007aba:	f7f9 f855 	bl	8000b68 <__aeabi_d2iz>
 8007abe:	4606      	mov	r6, r0
 8007ac0:	f7f8 fd38 	bl	8000534 <__aeabi_i2d>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007acc:	f7f8 fbe4 	bl	8000298 <__aeabi_dsub>
 8007ad0:	3630      	adds	r6, #48	; 0x30
 8007ad2:	f805 6b01 	strb.w	r6, [r5], #1
 8007ad6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007ada:	e9cd 0100 	strd	r0, r1, [sp]
 8007ade:	f7f9 f805 	bl	8000aec <__aeabi_dcmplt>
 8007ae2:	2800      	cmp	r0, #0
 8007ae4:	d163      	bne.n	8007bae <_dtoa_r+0x5de>
 8007ae6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007aea:	2000      	movs	r0, #0
 8007aec:	4937      	ldr	r1, [pc, #220]	; (8007bcc <_dtoa_r+0x5fc>)
 8007aee:	f7f8 fbd3 	bl	8000298 <__aeabi_dsub>
 8007af2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007af6:	f7f8 fff9 	bl	8000aec <__aeabi_dcmplt>
 8007afa:	2800      	cmp	r0, #0
 8007afc:	f040 80b7 	bne.w	8007c6e <_dtoa_r+0x69e>
 8007b00:	eba5 030b 	sub.w	r3, r5, fp
 8007b04:	429f      	cmp	r7, r3
 8007b06:	f77f af7c 	ble.w	8007a02 <_dtoa_r+0x432>
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	4b30      	ldr	r3, [pc, #192]	; (8007bd0 <_dtoa_r+0x600>)
 8007b0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b12:	f7f8 fd79 	bl	8000608 <__aeabi_dmul>
 8007b16:	2200      	movs	r2, #0
 8007b18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007b1c:	4b2c      	ldr	r3, [pc, #176]	; (8007bd0 <_dtoa_r+0x600>)
 8007b1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b22:	f7f8 fd71 	bl	8000608 <__aeabi_dmul>
 8007b26:	e9cd 0100 	strd	r0, r1, [sp]
 8007b2a:	e7c4      	b.n	8007ab6 <_dtoa_r+0x4e6>
 8007b2c:	462a      	mov	r2, r5
 8007b2e:	4633      	mov	r3, r6
 8007b30:	f7f8 fd6a 	bl	8000608 <__aeabi_dmul>
 8007b34:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007b38:	eb0b 0507 	add.w	r5, fp, r7
 8007b3c:	465e      	mov	r6, fp
 8007b3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b42:	f7f9 f811 	bl	8000b68 <__aeabi_d2iz>
 8007b46:	4607      	mov	r7, r0
 8007b48:	f7f8 fcf4 	bl	8000534 <__aeabi_i2d>
 8007b4c:	3730      	adds	r7, #48	; 0x30
 8007b4e:	4602      	mov	r2, r0
 8007b50:	460b      	mov	r3, r1
 8007b52:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b56:	f7f8 fb9f 	bl	8000298 <__aeabi_dsub>
 8007b5a:	f806 7b01 	strb.w	r7, [r6], #1
 8007b5e:	42ae      	cmp	r6, r5
 8007b60:	e9cd 0100 	strd	r0, r1, [sp]
 8007b64:	f04f 0200 	mov.w	r2, #0
 8007b68:	d126      	bne.n	8007bb8 <_dtoa_r+0x5e8>
 8007b6a:	4b1c      	ldr	r3, [pc, #112]	; (8007bdc <_dtoa_r+0x60c>)
 8007b6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b70:	f7f8 fb94 	bl	800029c <__adddf3>
 8007b74:	4602      	mov	r2, r0
 8007b76:	460b      	mov	r3, r1
 8007b78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b7c:	f7f8 ffd4 	bl	8000b28 <__aeabi_dcmpgt>
 8007b80:	2800      	cmp	r0, #0
 8007b82:	d174      	bne.n	8007c6e <_dtoa_r+0x69e>
 8007b84:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007b88:	2000      	movs	r0, #0
 8007b8a:	4914      	ldr	r1, [pc, #80]	; (8007bdc <_dtoa_r+0x60c>)
 8007b8c:	f7f8 fb84 	bl	8000298 <__aeabi_dsub>
 8007b90:	4602      	mov	r2, r0
 8007b92:	460b      	mov	r3, r1
 8007b94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b98:	f7f8 ffa8 	bl	8000aec <__aeabi_dcmplt>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	f43f af30 	beq.w	8007a02 <_dtoa_r+0x432>
 8007ba2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ba6:	2b30      	cmp	r3, #48	; 0x30
 8007ba8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007bac:	d002      	beq.n	8007bb4 <_dtoa_r+0x5e4>
 8007bae:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007bb2:	e04a      	b.n	8007c4a <_dtoa_r+0x67a>
 8007bb4:	4615      	mov	r5, r2
 8007bb6:	e7f4      	b.n	8007ba2 <_dtoa_r+0x5d2>
 8007bb8:	4b05      	ldr	r3, [pc, #20]	; (8007bd0 <_dtoa_r+0x600>)
 8007bba:	f7f8 fd25 	bl	8000608 <__aeabi_dmul>
 8007bbe:	e9cd 0100 	strd	r0, r1, [sp]
 8007bc2:	e7bc      	b.n	8007b3e <_dtoa_r+0x56e>
 8007bc4:	08009468 	.word	0x08009468
 8007bc8:	08009440 	.word	0x08009440
 8007bcc:	3ff00000 	.word	0x3ff00000
 8007bd0:	40240000 	.word	0x40240000
 8007bd4:	401c0000 	.word	0x401c0000
 8007bd8:	40140000 	.word	0x40140000
 8007bdc:	3fe00000 	.word	0x3fe00000
 8007be0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007be4:	465d      	mov	r5, fp
 8007be6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bea:	4630      	mov	r0, r6
 8007bec:	4639      	mov	r1, r7
 8007bee:	f7f8 fe35 	bl	800085c <__aeabi_ddiv>
 8007bf2:	f7f8 ffb9 	bl	8000b68 <__aeabi_d2iz>
 8007bf6:	4680      	mov	r8, r0
 8007bf8:	f7f8 fc9c 	bl	8000534 <__aeabi_i2d>
 8007bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c00:	f7f8 fd02 	bl	8000608 <__aeabi_dmul>
 8007c04:	4602      	mov	r2, r0
 8007c06:	460b      	mov	r3, r1
 8007c08:	4630      	mov	r0, r6
 8007c0a:	4639      	mov	r1, r7
 8007c0c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007c10:	f7f8 fb42 	bl	8000298 <__aeabi_dsub>
 8007c14:	f805 6b01 	strb.w	r6, [r5], #1
 8007c18:	eba5 060b 	sub.w	r6, r5, fp
 8007c1c:	45b1      	cmp	r9, r6
 8007c1e:	4602      	mov	r2, r0
 8007c20:	460b      	mov	r3, r1
 8007c22:	d139      	bne.n	8007c98 <_dtoa_r+0x6c8>
 8007c24:	f7f8 fb3a 	bl	800029c <__adddf3>
 8007c28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c2c:	4606      	mov	r6, r0
 8007c2e:	460f      	mov	r7, r1
 8007c30:	f7f8 ff7a 	bl	8000b28 <__aeabi_dcmpgt>
 8007c34:	b9c8      	cbnz	r0, 8007c6a <_dtoa_r+0x69a>
 8007c36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	4639      	mov	r1, r7
 8007c3e:	f7f8 ff4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c42:	b110      	cbz	r0, 8007c4a <_dtoa_r+0x67a>
 8007c44:	f018 0f01 	tst.w	r8, #1
 8007c48:	d10f      	bne.n	8007c6a <_dtoa_r+0x69a>
 8007c4a:	9904      	ldr	r1, [sp, #16]
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	f000 fdf9 	bl	8008844 <_Bfree>
 8007c52:	2300      	movs	r3, #0
 8007c54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c56:	702b      	strb	r3, [r5, #0]
 8007c58:	f10a 0301 	add.w	r3, sl, #1
 8007c5c:	6013      	str	r3, [r2, #0]
 8007c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f000 8241 	beq.w	80080e8 <_dtoa_r+0xb18>
 8007c66:	601d      	str	r5, [r3, #0]
 8007c68:	e23e      	b.n	80080e8 <_dtoa_r+0xb18>
 8007c6a:	f8cd a020 	str.w	sl, [sp, #32]
 8007c6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c72:	2a39      	cmp	r2, #57	; 0x39
 8007c74:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8007c78:	d108      	bne.n	8007c8c <_dtoa_r+0x6bc>
 8007c7a:	459b      	cmp	fp, r3
 8007c7c:	d10a      	bne.n	8007c94 <_dtoa_r+0x6c4>
 8007c7e:	9b08      	ldr	r3, [sp, #32]
 8007c80:	3301      	adds	r3, #1
 8007c82:	9308      	str	r3, [sp, #32]
 8007c84:	2330      	movs	r3, #48	; 0x30
 8007c86:	f88b 3000 	strb.w	r3, [fp]
 8007c8a:	465b      	mov	r3, fp
 8007c8c:	781a      	ldrb	r2, [r3, #0]
 8007c8e:	3201      	adds	r2, #1
 8007c90:	701a      	strb	r2, [r3, #0]
 8007c92:	e78c      	b.n	8007bae <_dtoa_r+0x5de>
 8007c94:	461d      	mov	r5, r3
 8007c96:	e7ea      	b.n	8007c6e <_dtoa_r+0x69e>
 8007c98:	2200      	movs	r2, #0
 8007c9a:	4b9b      	ldr	r3, [pc, #620]	; (8007f08 <_dtoa_r+0x938>)
 8007c9c:	f7f8 fcb4 	bl	8000608 <__aeabi_dmul>
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	4606      	mov	r6, r0
 8007ca6:	460f      	mov	r7, r1
 8007ca8:	f7f8 ff16 	bl	8000ad8 <__aeabi_dcmpeq>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d09a      	beq.n	8007be6 <_dtoa_r+0x616>
 8007cb0:	e7cb      	b.n	8007c4a <_dtoa_r+0x67a>
 8007cb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cb4:	2a00      	cmp	r2, #0
 8007cb6:	f000 808b 	beq.w	8007dd0 <_dtoa_r+0x800>
 8007cba:	9a06      	ldr	r2, [sp, #24]
 8007cbc:	2a01      	cmp	r2, #1
 8007cbe:	dc6e      	bgt.n	8007d9e <_dtoa_r+0x7ce>
 8007cc0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cc2:	2a00      	cmp	r2, #0
 8007cc4:	d067      	beq.n	8007d96 <_dtoa_r+0x7c6>
 8007cc6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cca:	9f07      	ldr	r7, [sp, #28]
 8007ccc:	9d05      	ldr	r5, [sp, #20]
 8007cce:	9a05      	ldr	r2, [sp, #20]
 8007cd0:	2101      	movs	r1, #1
 8007cd2:	441a      	add	r2, r3
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	9205      	str	r2, [sp, #20]
 8007cd8:	4498      	add	r8, r3
 8007cda:	f000 fe91 	bl	8008a00 <__i2b>
 8007cde:	4606      	mov	r6, r0
 8007ce0:	2d00      	cmp	r5, #0
 8007ce2:	dd0c      	ble.n	8007cfe <_dtoa_r+0x72e>
 8007ce4:	f1b8 0f00 	cmp.w	r8, #0
 8007ce8:	dd09      	ble.n	8007cfe <_dtoa_r+0x72e>
 8007cea:	4545      	cmp	r5, r8
 8007cec:	9a05      	ldr	r2, [sp, #20]
 8007cee:	462b      	mov	r3, r5
 8007cf0:	bfa8      	it	ge
 8007cf2:	4643      	movge	r3, r8
 8007cf4:	1ad2      	subs	r2, r2, r3
 8007cf6:	9205      	str	r2, [sp, #20]
 8007cf8:	1aed      	subs	r5, r5, r3
 8007cfa:	eba8 0803 	sub.w	r8, r8, r3
 8007cfe:	9b07      	ldr	r3, [sp, #28]
 8007d00:	b1eb      	cbz	r3, 8007d3e <_dtoa_r+0x76e>
 8007d02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d067      	beq.n	8007dd8 <_dtoa_r+0x808>
 8007d08:	b18f      	cbz	r7, 8007d2e <_dtoa_r+0x75e>
 8007d0a:	4631      	mov	r1, r6
 8007d0c:	463a      	mov	r2, r7
 8007d0e:	4620      	mov	r0, r4
 8007d10:	f000 ff16 	bl	8008b40 <__pow5mult>
 8007d14:	9a04      	ldr	r2, [sp, #16]
 8007d16:	4601      	mov	r1, r0
 8007d18:	4606      	mov	r6, r0
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	f000 fe79 	bl	8008a12 <__multiply>
 8007d20:	9904      	ldr	r1, [sp, #16]
 8007d22:	9008      	str	r0, [sp, #32]
 8007d24:	4620      	mov	r0, r4
 8007d26:	f000 fd8d 	bl	8008844 <_Bfree>
 8007d2a:	9b08      	ldr	r3, [sp, #32]
 8007d2c:	9304      	str	r3, [sp, #16]
 8007d2e:	9b07      	ldr	r3, [sp, #28]
 8007d30:	1bda      	subs	r2, r3, r7
 8007d32:	d004      	beq.n	8007d3e <_dtoa_r+0x76e>
 8007d34:	9904      	ldr	r1, [sp, #16]
 8007d36:	4620      	mov	r0, r4
 8007d38:	f000 ff02 	bl	8008b40 <__pow5mult>
 8007d3c:	9004      	str	r0, [sp, #16]
 8007d3e:	2101      	movs	r1, #1
 8007d40:	4620      	mov	r0, r4
 8007d42:	f000 fe5d 	bl	8008a00 <__i2b>
 8007d46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d48:	4607      	mov	r7, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	f000 81d0 	beq.w	80080f0 <_dtoa_r+0xb20>
 8007d50:	461a      	mov	r2, r3
 8007d52:	4601      	mov	r1, r0
 8007d54:	4620      	mov	r0, r4
 8007d56:	f000 fef3 	bl	8008b40 <__pow5mult>
 8007d5a:	9b06      	ldr	r3, [sp, #24]
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	4607      	mov	r7, r0
 8007d60:	dc40      	bgt.n	8007de4 <_dtoa_r+0x814>
 8007d62:	9b00      	ldr	r3, [sp, #0]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d139      	bne.n	8007ddc <_dtoa_r+0x80c>
 8007d68:	9b01      	ldr	r3, [sp, #4]
 8007d6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d136      	bne.n	8007de0 <_dtoa_r+0x810>
 8007d72:	9b01      	ldr	r3, [sp, #4]
 8007d74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d78:	0d1b      	lsrs	r3, r3, #20
 8007d7a:	051b      	lsls	r3, r3, #20
 8007d7c:	b12b      	cbz	r3, 8007d8a <_dtoa_r+0x7ba>
 8007d7e:	9b05      	ldr	r3, [sp, #20]
 8007d80:	3301      	adds	r3, #1
 8007d82:	9305      	str	r3, [sp, #20]
 8007d84:	f108 0801 	add.w	r8, r8, #1
 8007d88:	2301      	movs	r3, #1
 8007d8a:	9307      	str	r3, [sp, #28]
 8007d8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d12a      	bne.n	8007de8 <_dtoa_r+0x818>
 8007d92:	2001      	movs	r0, #1
 8007d94:	e030      	b.n	8007df8 <_dtoa_r+0x828>
 8007d96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007d98:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d9c:	e795      	b.n	8007cca <_dtoa_r+0x6fa>
 8007d9e:	9b07      	ldr	r3, [sp, #28]
 8007da0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8007da4:	42bb      	cmp	r3, r7
 8007da6:	bfbf      	itttt	lt
 8007da8:	9b07      	ldrlt	r3, [sp, #28]
 8007daa:	9707      	strlt	r7, [sp, #28]
 8007dac:	1afa      	sublt	r2, r7, r3
 8007dae:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007db0:	bfbb      	ittet	lt
 8007db2:	189b      	addlt	r3, r3, r2
 8007db4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007db6:	1bdf      	subge	r7, r3, r7
 8007db8:	2700      	movlt	r7, #0
 8007dba:	f1b9 0f00 	cmp.w	r9, #0
 8007dbe:	bfb5      	itete	lt
 8007dc0:	9b05      	ldrlt	r3, [sp, #20]
 8007dc2:	9d05      	ldrge	r5, [sp, #20]
 8007dc4:	eba3 0509 	sublt.w	r5, r3, r9
 8007dc8:	464b      	movge	r3, r9
 8007dca:	bfb8      	it	lt
 8007dcc:	2300      	movlt	r3, #0
 8007dce:	e77e      	b.n	8007cce <_dtoa_r+0x6fe>
 8007dd0:	9f07      	ldr	r7, [sp, #28]
 8007dd2:	9d05      	ldr	r5, [sp, #20]
 8007dd4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007dd6:	e783      	b.n	8007ce0 <_dtoa_r+0x710>
 8007dd8:	9a07      	ldr	r2, [sp, #28]
 8007dda:	e7ab      	b.n	8007d34 <_dtoa_r+0x764>
 8007ddc:	2300      	movs	r3, #0
 8007dde:	e7d4      	b.n	8007d8a <_dtoa_r+0x7ba>
 8007de0:	9b00      	ldr	r3, [sp, #0]
 8007de2:	e7d2      	b.n	8007d8a <_dtoa_r+0x7ba>
 8007de4:	2300      	movs	r3, #0
 8007de6:	9307      	str	r3, [sp, #28]
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007dee:	6918      	ldr	r0, [r3, #16]
 8007df0:	f000 fdb8 	bl	8008964 <__hi0bits>
 8007df4:	f1c0 0020 	rsb	r0, r0, #32
 8007df8:	4440      	add	r0, r8
 8007dfa:	f010 001f 	ands.w	r0, r0, #31
 8007dfe:	d047      	beq.n	8007e90 <_dtoa_r+0x8c0>
 8007e00:	f1c0 0320 	rsb	r3, r0, #32
 8007e04:	2b04      	cmp	r3, #4
 8007e06:	dd3b      	ble.n	8007e80 <_dtoa_r+0x8b0>
 8007e08:	9b05      	ldr	r3, [sp, #20]
 8007e0a:	f1c0 001c 	rsb	r0, r0, #28
 8007e0e:	4403      	add	r3, r0
 8007e10:	9305      	str	r3, [sp, #20]
 8007e12:	4405      	add	r5, r0
 8007e14:	4480      	add	r8, r0
 8007e16:	9b05      	ldr	r3, [sp, #20]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	dd05      	ble.n	8007e28 <_dtoa_r+0x858>
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	9904      	ldr	r1, [sp, #16]
 8007e20:	4620      	mov	r0, r4
 8007e22:	f000 fedb 	bl	8008bdc <__lshift>
 8007e26:	9004      	str	r0, [sp, #16]
 8007e28:	f1b8 0f00 	cmp.w	r8, #0
 8007e2c:	dd05      	ble.n	8007e3a <_dtoa_r+0x86a>
 8007e2e:	4639      	mov	r1, r7
 8007e30:	4642      	mov	r2, r8
 8007e32:	4620      	mov	r0, r4
 8007e34:	f000 fed2 	bl	8008bdc <__lshift>
 8007e38:	4607      	mov	r7, r0
 8007e3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e3c:	b353      	cbz	r3, 8007e94 <_dtoa_r+0x8c4>
 8007e3e:	4639      	mov	r1, r7
 8007e40:	9804      	ldr	r0, [sp, #16]
 8007e42:	f000 ff1f 	bl	8008c84 <__mcmp>
 8007e46:	2800      	cmp	r0, #0
 8007e48:	da24      	bge.n	8007e94 <_dtoa_r+0x8c4>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	220a      	movs	r2, #10
 8007e4e:	9904      	ldr	r1, [sp, #16]
 8007e50:	4620      	mov	r0, r4
 8007e52:	f000 fd0e 	bl	8008872 <__multadd>
 8007e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e58:	9004      	str	r0, [sp, #16]
 8007e5a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	f000 814d 	beq.w	80080fe <_dtoa_r+0xb2e>
 8007e64:	2300      	movs	r3, #0
 8007e66:	4631      	mov	r1, r6
 8007e68:	220a      	movs	r2, #10
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	f000 fd01 	bl	8008872 <__multadd>
 8007e70:	9b02      	ldr	r3, [sp, #8]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	4606      	mov	r6, r0
 8007e76:	dc4f      	bgt.n	8007f18 <_dtoa_r+0x948>
 8007e78:	9b06      	ldr	r3, [sp, #24]
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	dd4c      	ble.n	8007f18 <_dtoa_r+0x948>
 8007e7e:	e011      	b.n	8007ea4 <_dtoa_r+0x8d4>
 8007e80:	d0c9      	beq.n	8007e16 <_dtoa_r+0x846>
 8007e82:	9a05      	ldr	r2, [sp, #20]
 8007e84:	331c      	adds	r3, #28
 8007e86:	441a      	add	r2, r3
 8007e88:	9205      	str	r2, [sp, #20]
 8007e8a:	441d      	add	r5, r3
 8007e8c:	4498      	add	r8, r3
 8007e8e:	e7c2      	b.n	8007e16 <_dtoa_r+0x846>
 8007e90:	4603      	mov	r3, r0
 8007e92:	e7f6      	b.n	8007e82 <_dtoa_r+0x8b2>
 8007e94:	f1b9 0f00 	cmp.w	r9, #0
 8007e98:	dc38      	bgt.n	8007f0c <_dtoa_r+0x93c>
 8007e9a:	9b06      	ldr	r3, [sp, #24]
 8007e9c:	2b02      	cmp	r3, #2
 8007e9e:	dd35      	ble.n	8007f0c <_dtoa_r+0x93c>
 8007ea0:	f8cd 9008 	str.w	r9, [sp, #8]
 8007ea4:	9b02      	ldr	r3, [sp, #8]
 8007ea6:	b963      	cbnz	r3, 8007ec2 <_dtoa_r+0x8f2>
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	2205      	movs	r2, #5
 8007eac:	4620      	mov	r0, r4
 8007eae:	f000 fce0 	bl	8008872 <__multadd>
 8007eb2:	4601      	mov	r1, r0
 8007eb4:	4607      	mov	r7, r0
 8007eb6:	9804      	ldr	r0, [sp, #16]
 8007eb8:	f000 fee4 	bl	8008c84 <__mcmp>
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	f73f adcc 	bgt.w	8007a5a <_dtoa_r+0x48a>
 8007ec2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ec4:	465d      	mov	r5, fp
 8007ec6:	ea6f 0a03 	mvn.w	sl, r3
 8007eca:	f04f 0900 	mov.w	r9, #0
 8007ece:	4639      	mov	r1, r7
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	f000 fcb7 	bl	8008844 <_Bfree>
 8007ed6:	2e00      	cmp	r6, #0
 8007ed8:	f43f aeb7 	beq.w	8007c4a <_dtoa_r+0x67a>
 8007edc:	f1b9 0f00 	cmp.w	r9, #0
 8007ee0:	d005      	beq.n	8007eee <_dtoa_r+0x91e>
 8007ee2:	45b1      	cmp	r9, r6
 8007ee4:	d003      	beq.n	8007eee <_dtoa_r+0x91e>
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	4620      	mov	r0, r4
 8007eea:	f000 fcab 	bl	8008844 <_Bfree>
 8007eee:	4631      	mov	r1, r6
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f000 fca7 	bl	8008844 <_Bfree>
 8007ef6:	e6a8      	b.n	8007c4a <_dtoa_r+0x67a>
 8007ef8:	2700      	movs	r7, #0
 8007efa:	463e      	mov	r6, r7
 8007efc:	e7e1      	b.n	8007ec2 <_dtoa_r+0x8f2>
 8007efe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007f02:	463e      	mov	r6, r7
 8007f04:	e5a9      	b.n	8007a5a <_dtoa_r+0x48a>
 8007f06:	bf00      	nop
 8007f08:	40240000 	.word	0x40240000
 8007f0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f0e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	f000 80fa 	beq.w	800810c <_dtoa_r+0xb3c>
 8007f18:	2d00      	cmp	r5, #0
 8007f1a:	dd05      	ble.n	8007f28 <_dtoa_r+0x958>
 8007f1c:	4631      	mov	r1, r6
 8007f1e:	462a      	mov	r2, r5
 8007f20:	4620      	mov	r0, r4
 8007f22:	f000 fe5b 	bl	8008bdc <__lshift>
 8007f26:	4606      	mov	r6, r0
 8007f28:	9b07      	ldr	r3, [sp, #28]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d04c      	beq.n	8007fc8 <_dtoa_r+0x9f8>
 8007f2e:	6871      	ldr	r1, [r6, #4]
 8007f30:	4620      	mov	r0, r4
 8007f32:	f000 fc53 	bl	80087dc <_Balloc>
 8007f36:	6932      	ldr	r2, [r6, #16]
 8007f38:	3202      	adds	r2, #2
 8007f3a:	4605      	mov	r5, r0
 8007f3c:	0092      	lsls	r2, r2, #2
 8007f3e:	f106 010c 	add.w	r1, r6, #12
 8007f42:	300c      	adds	r0, #12
 8007f44:	f7fd fcc4 	bl	80058d0 <memcpy>
 8007f48:	2201      	movs	r2, #1
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f000 fe45 	bl	8008bdc <__lshift>
 8007f52:	9b00      	ldr	r3, [sp, #0]
 8007f54:	f8cd b014 	str.w	fp, [sp, #20]
 8007f58:	f003 0301 	and.w	r3, r3, #1
 8007f5c:	46b1      	mov	r9, r6
 8007f5e:	9307      	str	r3, [sp, #28]
 8007f60:	4606      	mov	r6, r0
 8007f62:	4639      	mov	r1, r7
 8007f64:	9804      	ldr	r0, [sp, #16]
 8007f66:	f7ff faa5 	bl	80074b4 <quorem>
 8007f6a:	4649      	mov	r1, r9
 8007f6c:	4605      	mov	r5, r0
 8007f6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007f72:	9804      	ldr	r0, [sp, #16]
 8007f74:	f000 fe86 	bl	8008c84 <__mcmp>
 8007f78:	4632      	mov	r2, r6
 8007f7a:	9000      	str	r0, [sp, #0]
 8007f7c:	4639      	mov	r1, r7
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f000 fe9a 	bl	8008cb8 <__mdiff>
 8007f84:	68c3      	ldr	r3, [r0, #12]
 8007f86:	4602      	mov	r2, r0
 8007f88:	bb03      	cbnz	r3, 8007fcc <_dtoa_r+0x9fc>
 8007f8a:	4601      	mov	r1, r0
 8007f8c:	9008      	str	r0, [sp, #32]
 8007f8e:	9804      	ldr	r0, [sp, #16]
 8007f90:	f000 fe78 	bl	8008c84 <__mcmp>
 8007f94:	9a08      	ldr	r2, [sp, #32]
 8007f96:	4603      	mov	r3, r0
 8007f98:	4611      	mov	r1, r2
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	9308      	str	r3, [sp, #32]
 8007f9e:	f000 fc51 	bl	8008844 <_Bfree>
 8007fa2:	9b08      	ldr	r3, [sp, #32]
 8007fa4:	b9a3      	cbnz	r3, 8007fd0 <_dtoa_r+0xa00>
 8007fa6:	9a06      	ldr	r2, [sp, #24]
 8007fa8:	b992      	cbnz	r2, 8007fd0 <_dtoa_r+0xa00>
 8007faa:	9a07      	ldr	r2, [sp, #28]
 8007fac:	b982      	cbnz	r2, 8007fd0 <_dtoa_r+0xa00>
 8007fae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007fb2:	d029      	beq.n	8008008 <_dtoa_r+0xa38>
 8007fb4:	9b00      	ldr	r3, [sp, #0]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	dd01      	ble.n	8007fbe <_dtoa_r+0x9ee>
 8007fba:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007fbe:	9b05      	ldr	r3, [sp, #20]
 8007fc0:	1c5d      	adds	r5, r3, #1
 8007fc2:	f883 8000 	strb.w	r8, [r3]
 8007fc6:	e782      	b.n	8007ece <_dtoa_r+0x8fe>
 8007fc8:	4630      	mov	r0, r6
 8007fca:	e7c2      	b.n	8007f52 <_dtoa_r+0x982>
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e7e3      	b.n	8007f98 <_dtoa_r+0x9c8>
 8007fd0:	9a00      	ldr	r2, [sp, #0]
 8007fd2:	2a00      	cmp	r2, #0
 8007fd4:	db04      	blt.n	8007fe0 <_dtoa_r+0xa10>
 8007fd6:	d125      	bne.n	8008024 <_dtoa_r+0xa54>
 8007fd8:	9a06      	ldr	r2, [sp, #24]
 8007fda:	bb1a      	cbnz	r2, 8008024 <_dtoa_r+0xa54>
 8007fdc:	9a07      	ldr	r2, [sp, #28]
 8007fde:	bb0a      	cbnz	r2, 8008024 <_dtoa_r+0xa54>
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	ddec      	ble.n	8007fbe <_dtoa_r+0x9ee>
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	9904      	ldr	r1, [sp, #16]
 8007fe8:	4620      	mov	r0, r4
 8007fea:	f000 fdf7 	bl	8008bdc <__lshift>
 8007fee:	4639      	mov	r1, r7
 8007ff0:	9004      	str	r0, [sp, #16]
 8007ff2:	f000 fe47 	bl	8008c84 <__mcmp>
 8007ff6:	2800      	cmp	r0, #0
 8007ff8:	dc03      	bgt.n	8008002 <_dtoa_r+0xa32>
 8007ffa:	d1e0      	bne.n	8007fbe <_dtoa_r+0x9ee>
 8007ffc:	f018 0f01 	tst.w	r8, #1
 8008000:	d0dd      	beq.n	8007fbe <_dtoa_r+0x9ee>
 8008002:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008006:	d1d8      	bne.n	8007fba <_dtoa_r+0x9ea>
 8008008:	9b05      	ldr	r3, [sp, #20]
 800800a:	9a05      	ldr	r2, [sp, #20]
 800800c:	1c5d      	adds	r5, r3, #1
 800800e:	2339      	movs	r3, #57	; 0x39
 8008010:	7013      	strb	r3, [r2, #0]
 8008012:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008016:	2b39      	cmp	r3, #57	; 0x39
 8008018:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800801c:	d04f      	beq.n	80080be <_dtoa_r+0xaee>
 800801e:	3301      	adds	r3, #1
 8008020:	7013      	strb	r3, [r2, #0]
 8008022:	e754      	b.n	8007ece <_dtoa_r+0x8fe>
 8008024:	9a05      	ldr	r2, [sp, #20]
 8008026:	2b00      	cmp	r3, #0
 8008028:	f102 0501 	add.w	r5, r2, #1
 800802c:	dd06      	ble.n	800803c <_dtoa_r+0xa6c>
 800802e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008032:	d0e9      	beq.n	8008008 <_dtoa_r+0xa38>
 8008034:	f108 0801 	add.w	r8, r8, #1
 8008038:	9b05      	ldr	r3, [sp, #20]
 800803a:	e7c2      	b.n	8007fc2 <_dtoa_r+0x9f2>
 800803c:	9a02      	ldr	r2, [sp, #8]
 800803e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008042:	eba5 030b 	sub.w	r3, r5, fp
 8008046:	4293      	cmp	r3, r2
 8008048:	d021      	beq.n	800808e <_dtoa_r+0xabe>
 800804a:	2300      	movs	r3, #0
 800804c:	220a      	movs	r2, #10
 800804e:	9904      	ldr	r1, [sp, #16]
 8008050:	4620      	mov	r0, r4
 8008052:	f000 fc0e 	bl	8008872 <__multadd>
 8008056:	45b1      	cmp	r9, r6
 8008058:	9004      	str	r0, [sp, #16]
 800805a:	f04f 0300 	mov.w	r3, #0
 800805e:	f04f 020a 	mov.w	r2, #10
 8008062:	4649      	mov	r1, r9
 8008064:	4620      	mov	r0, r4
 8008066:	d105      	bne.n	8008074 <_dtoa_r+0xaa4>
 8008068:	f000 fc03 	bl	8008872 <__multadd>
 800806c:	4681      	mov	r9, r0
 800806e:	4606      	mov	r6, r0
 8008070:	9505      	str	r5, [sp, #20]
 8008072:	e776      	b.n	8007f62 <_dtoa_r+0x992>
 8008074:	f000 fbfd 	bl	8008872 <__multadd>
 8008078:	4631      	mov	r1, r6
 800807a:	4681      	mov	r9, r0
 800807c:	2300      	movs	r3, #0
 800807e:	220a      	movs	r2, #10
 8008080:	4620      	mov	r0, r4
 8008082:	f000 fbf6 	bl	8008872 <__multadd>
 8008086:	4606      	mov	r6, r0
 8008088:	e7f2      	b.n	8008070 <_dtoa_r+0xaa0>
 800808a:	f04f 0900 	mov.w	r9, #0
 800808e:	2201      	movs	r2, #1
 8008090:	9904      	ldr	r1, [sp, #16]
 8008092:	4620      	mov	r0, r4
 8008094:	f000 fda2 	bl	8008bdc <__lshift>
 8008098:	4639      	mov	r1, r7
 800809a:	9004      	str	r0, [sp, #16]
 800809c:	f000 fdf2 	bl	8008c84 <__mcmp>
 80080a0:	2800      	cmp	r0, #0
 80080a2:	dcb6      	bgt.n	8008012 <_dtoa_r+0xa42>
 80080a4:	d102      	bne.n	80080ac <_dtoa_r+0xadc>
 80080a6:	f018 0f01 	tst.w	r8, #1
 80080aa:	d1b2      	bne.n	8008012 <_dtoa_r+0xa42>
 80080ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80080b0:	2b30      	cmp	r3, #48	; 0x30
 80080b2:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80080b6:	f47f af0a 	bne.w	8007ece <_dtoa_r+0x8fe>
 80080ba:	4615      	mov	r5, r2
 80080bc:	e7f6      	b.n	80080ac <_dtoa_r+0xadc>
 80080be:	4593      	cmp	fp, r2
 80080c0:	d105      	bne.n	80080ce <_dtoa_r+0xafe>
 80080c2:	2331      	movs	r3, #49	; 0x31
 80080c4:	f10a 0a01 	add.w	sl, sl, #1
 80080c8:	f88b 3000 	strb.w	r3, [fp]
 80080cc:	e6ff      	b.n	8007ece <_dtoa_r+0x8fe>
 80080ce:	4615      	mov	r5, r2
 80080d0:	e79f      	b.n	8008012 <_dtoa_r+0xa42>
 80080d2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008138 <_dtoa_r+0xb68>
 80080d6:	e007      	b.n	80080e8 <_dtoa_r+0xb18>
 80080d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080da:	f8df b060 	ldr.w	fp, [pc, #96]	; 800813c <_dtoa_r+0xb6c>
 80080de:	b11b      	cbz	r3, 80080e8 <_dtoa_r+0xb18>
 80080e0:	f10b 0308 	add.w	r3, fp, #8
 80080e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80080e6:	6013      	str	r3, [r2, #0]
 80080e8:	4658      	mov	r0, fp
 80080ea:	b017      	add	sp, #92	; 0x5c
 80080ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f0:	9b06      	ldr	r3, [sp, #24]
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	f77f ae35 	ble.w	8007d62 <_dtoa_r+0x792>
 80080f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080fa:	9307      	str	r3, [sp, #28]
 80080fc:	e649      	b.n	8007d92 <_dtoa_r+0x7c2>
 80080fe:	9b02      	ldr	r3, [sp, #8]
 8008100:	2b00      	cmp	r3, #0
 8008102:	dc03      	bgt.n	800810c <_dtoa_r+0xb3c>
 8008104:	9b06      	ldr	r3, [sp, #24]
 8008106:	2b02      	cmp	r3, #2
 8008108:	f73f aecc 	bgt.w	8007ea4 <_dtoa_r+0x8d4>
 800810c:	465d      	mov	r5, fp
 800810e:	4639      	mov	r1, r7
 8008110:	9804      	ldr	r0, [sp, #16]
 8008112:	f7ff f9cf 	bl	80074b4 <quorem>
 8008116:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800811a:	f805 8b01 	strb.w	r8, [r5], #1
 800811e:	9a02      	ldr	r2, [sp, #8]
 8008120:	eba5 030b 	sub.w	r3, r5, fp
 8008124:	429a      	cmp	r2, r3
 8008126:	ddb0      	ble.n	800808a <_dtoa_r+0xaba>
 8008128:	2300      	movs	r3, #0
 800812a:	220a      	movs	r2, #10
 800812c:	9904      	ldr	r1, [sp, #16]
 800812e:	4620      	mov	r0, r4
 8008130:	f000 fb9f 	bl	8008872 <__multadd>
 8008134:	9004      	str	r0, [sp, #16]
 8008136:	e7ea      	b.n	800810e <_dtoa_r+0xb3e>
 8008138:	080093a8 	.word	0x080093a8
 800813c:	08009428 	.word	0x08009428

08008140 <rshift>:
 8008140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008142:	6906      	ldr	r6, [r0, #16]
 8008144:	114b      	asrs	r3, r1, #5
 8008146:	429e      	cmp	r6, r3
 8008148:	f100 0414 	add.w	r4, r0, #20
 800814c:	dd30      	ble.n	80081b0 <rshift+0x70>
 800814e:	f011 011f 	ands.w	r1, r1, #31
 8008152:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008156:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800815a:	d108      	bne.n	800816e <rshift+0x2e>
 800815c:	4621      	mov	r1, r4
 800815e:	42b2      	cmp	r2, r6
 8008160:	460b      	mov	r3, r1
 8008162:	d211      	bcs.n	8008188 <rshift+0x48>
 8008164:	f852 3b04 	ldr.w	r3, [r2], #4
 8008168:	f841 3b04 	str.w	r3, [r1], #4
 800816c:	e7f7      	b.n	800815e <rshift+0x1e>
 800816e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8008172:	f1c1 0c20 	rsb	ip, r1, #32
 8008176:	40cd      	lsrs	r5, r1
 8008178:	3204      	adds	r2, #4
 800817a:	4623      	mov	r3, r4
 800817c:	42b2      	cmp	r2, r6
 800817e:	4617      	mov	r7, r2
 8008180:	d30c      	bcc.n	800819c <rshift+0x5c>
 8008182:	601d      	str	r5, [r3, #0]
 8008184:	b105      	cbz	r5, 8008188 <rshift+0x48>
 8008186:	3304      	adds	r3, #4
 8008188:	1b1a      	subs	r2, r3, r4
 800818a:	42a3      	cmp	r3, r4
 800818c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008190:	bf08      	it	eq
 8008192:	2300      	moveq	r3, #0
 8008194:	6102      	str	r2, [r0, #16]
 8008196:	bf08      	it	eq
 8008198:	6143      	streq	r3, [r0, #20]
 800819a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800819c:	683f      	ldr	r7, [r7, #0]
 800819e:	fa07 f70c 	lsl.w	r7, r7, ip
 80081a2:	433d      	orrs	r5, r7
 80081a4:	f843 5b04 	str.w	r5, [r3], #4
 80081a8:	f852 5b04 	ldr.w	r5, [r2], #4
 80081ac:	40cd      	lsrs	r5, r1
 80081ae:	e7e5      	b.n	800817c <rshift+0x3c>
 80081b0:	4623      	mov	r3, r4
 80081b2:	e7e9      	b.n	8008188 <rshift+0x48>

080081b4 <__hexdig_fun>:
 80081b4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80081b8:	2b09      	cmp	r3, #9
 80081ba:	d802      	bhi.n	80081c2 <__hexdig_fun+0xe>
 80081bc:	3820      	subs	r0, #32
 80081be:	b2c0      	uxtb	r0, r0
 80081c0:	4770      	bx	lr
 80081c2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80081c6:	2b05      	cmp	r3, #5
 80081c8:	d801      	bhi.n	80081ce <__hexdig_fun+0x1a>
 80081ca:	3847      	subs	r0, #71	; 0x47
 80081cc:	e7f7      	b.n	80081be <__hexdig_fun+0xa>
 80081ce:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80081d2:	2b05      	cmp	r3, #5
 80081d4:	d801      	bhi.n	80081da <__hexdig_fun+0x26>
 80081d6:	3827      	subs	r0, #39	; 0x27
 80081d8:	e7f1      	b.n	80081be <__hexdig_fun+0xa>
 80081da:	2000      	movs	r0, #0
 80081dc:	4770      	bx	lr

080081de <__gethex>:
 80081de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e2:	b08b      	sub	sp, #44	; 0x2c
 80081e4:	468a      	mov	sl, r1
 80081e6:	9002      	str	r0, [sp, #8]
 80081e8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80081ea:	9306      	str	r3, [sp, #24]
 80081ec:	4690      	mov	r8, r2
 80081ee:	f000 fad0 	bl	8008792 <__localeconv_l>
 80081f2:	6803      	ldr	r3, [r0, #0]
 80081f4:	9303      	str	r3, [sp, #12]
 80081f6:	4618      	mov	r0, r3
 80081f8:	f7f7 fff2 	bl	80001e0 <strlen>
 80081fc:	9b03      	ldr	r3, [sp, #12]
 80081fe:	9001      	str	r0, [sp, #4]
 8008200:	4403      	add	r3, r0
 8008202:	f04f 0b00 	mov.w	fp, #0
 8008206:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800820a:	9307      	str	r3, [sp, #28]
 800820c:	f8da 3000 	ldr.w	r3, [sl]
 8008210:	3302      	adds	r3, #2
 8008212:	461f      	mov	r7, r3
 8008214:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008218:	2830      	cmp	r0, #48	; 0x30
 800821a:	d06c      	beq.n	80082f6 <__gethex+0x118>
 800821c:	f7ff ffca 	bl	80081b4 <__hexdig_fun>
 8008220:	4604      	mov	r4, r0
 8008222:	2800      	cmp	r0, #0
 8008224:	d16a      	bne.n	80082fc <__gethex+0x11e>
 8008226:	9a01      	ldr	r2, [sp, #4]
 8008228:	9903      	ldr	r1, [sp, #12]
 800822a:	4638      	mov	r0, r7
 800822c:	f7fe fa80 	bl	8006730 <strncmp>
 8008230:	2800      	cmp	r0, #0
 8008232:	d166      	bne.n	8008302 <__gethex+0x124>
 8008234:	9b01      	ldr	r3, [sp, #4]
 8008236:	5cf8      	ldrb	r0, [r7, r3]
 8008238:	18fe      	adds	r6, r7, r3
 800823a:	f7ff ffbb 	bl	80081b4 <__hexdig_fun>
 800823e:	2800      	cmp	r0, #0
 8008240:	d062      	beq.n	8008308 <__gethex+0x12a>
 8008242:	4633      	mov	r3, r6
 8008244:	7818      	ldrb	r0, [r3, #0]
 8008246:	2830      	cmp	r0, #48	; 0x30
 8008248:	461f      	mov	r7, r3
 800824a:	f103 0301 	add.w	r3, r3, #1
 800824e:	d0f9      	beq.n	8008244 <__gethex+0x66>
 8008250:	f7ff ffb0 	bl	80081b4 <__hexdig_fun>
 8008254:	fab0 f580 	clz	r5, r0
 8008258:	096d      	lsrs	r5, r5, #5
 800825a:	4634      	mov	r4, r6
 800825c:	f04f 0b01 	mov.w	fp, #1
 8008260:	463a      	mov	r2, r7
 8008262:	4616      	mov	r6, r2
 8008264:	3201      	adds	r2, #1
 8008266:	7830      	ldrb	r0, [r6, #0]
 8008268:	f7ff ffa4 	bl	80081b4 <__hexdig_fun>
 800826c:	2800      	cmp	r0, #0
 800826e:	d1f8      	bne.n	8008262 <__gethex+0x84>
 8008270:	9a01      	ldr	r2, [sp, #4]
 8008272:	9903      	ldr	r1, [sp, #12]
 8008274:	4630      	mov	r0, r6
 8008276:	f7fe fa5b 	bl	8006730 <strncmp>
 800827a:	b950      	cbnz	r0, 8008292 <__gethex+0xb4>
 800827c:	b954      	cbnz	r4, 8008294 <__gethex+0xb6>
 800827e:	9b01      	ldr	r3, [sp, #4]
 8008280:	18f4      	adds	r4, r6, r3
 8008282:	4622      	mov	r2, r4
 8008284:	4616      	mov	r6, r2
 8008286:	3201      	adds	r2, #1
 8008288:	7830      	ldrb	r0, [r6, #0]
 800828a:	f7ff ff93 	bl	80081b4 <__hexdig_fun>
 800828e:	2800      	cmp	r0, #0
 8008290:	d1f8      	bne.n	8008284 <__gethex+0xa6>
 8008292:	b10c      	cbz	r4, 8008298 <__gethex+0xba>
 8008294:	1ba4      	subs	r4, r4, r6
 8008296:	00a4      	lsls	r4, r4, #2
 8008298:	7833      	ldrb	r3, [r6, #0]
 800829a:	2b50      	cmp	r3, #80	; 0x50
 800829c:	d001      	beq.n	80082a2 <__gethex+0xc4>
 800829e:	2b70      	cmp	r3, #112	; 0x70
 80082a0:	d140      	bne.n	8008324 <__gethex+0x146>
 80082a2:	7873      	ldrb	r3, [r6, #1]
 80082a4:	2b2b      	cmp	r3, #43	; 0x2b
 80082a6:	d031      	beq.n	800830c <__gethex+0x12e>
 80082a8:	2b2d      	cmp	r3, #45	; 0x2d
 80082aa:	d033      	beq.n	8008314 <__gethex+0x136>
 80082ac:	1c71      	adds	r1, r6, #1
 80082ae:	f04f 0900 	mov.w	r9, #0
 80082b2:	7808      	ldrb	r0, [r1, #0]
 80082b4:	f7ff ff7e 	bl	80081b4 <__hexdig_fun>
 80082b8:	1e43      	subs	r3, r0, #1
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	2b18      	cmp	r3, #24
 80082be:	d831      	bhi.n	8008324 <__gethex+0x146>
 80082c0:	f1a0 0210 	sub.w	r2, r0, #16
 80082c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80082c8:	f7ff ff74 	bl	80081b4 <__hexdig_fun>
 80082cc:	1e43      	subs	r3, r0, #1
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	2b18      	cmp	r3, #24
 80082d2:	d922      	bls.n	800831a <__gethex+0x13c>
 80082d4:	f1b9 0f00 	cmp.w	r9, #0
 80082d8:	d000      	beq.n	80082dc <__gethex+0xfe>
 80082da:	4252      	negs	r2, r2
 80082dc:	4414      	add	r4, r2
 80082de:	f8ca 1000 	str.w	r1, [sl]
 80082e2:	b30d      	cbz	r5, 8008328 <__gethex+0x14a>
 80082e4:	f1bb 0f00 	cmp.w	fp, #0
 80082e8:	bf0c      	ite	eq
 80082ea:	2706      	moveq	r7, #6
 80082ec:	2700      	movne	r7, #0
 80082ee:	4638      	mov	r0, r7
 80082f0:	b00b      	add	sp, #44	; 0x2c
 80082f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f6:	f10b 0b01 	add.w	fp, fp, #1
 80082fa:	e78a      	b.n	8008212 <__gethex+0x34>
 80082fc:	2500      	movs	r5, #0
 80082fe:	462c      	mov	r4, r5
 8008300:	e7ae      	b.n	8008260 <__gethex+0x82>
 8008302:	463e      	mov	r6, r7
 8008304:	2501      	movs	r5, #1
 8008306:	e7c7      	b.n	8008298 <__gethex+0xba>
 8008308:	4604      	mov	r4, r0
 800830a:	e7fb      	b.n	8008304 <__gethex+0x126>
 800830c:	f04f 0900 	mov.w	r9, #0
 8008310:	1cb1      	adds	r1, r6, #2
 8008312:	e7ce      	b.n	80082b2 <__gethex+0xd4>
 8008314:	f04f 0901 	mov.w	r9, #1
 8008318:	e7fa      	b.n	8008310 <__gethex+0x132>
 800831a:	230a      	movs	r3, #10
 800831c:	fb03 0202 	mla	r2, r3, r2, r0
 8008320:	3a10      	subs	r2, #16
 8008322:	e7cf      	b.n	80082c4 <__gethex+0xe6>
 8008324:	4631      	mov	r1, r6
 8008326:	e7da      	b.n	80082de <__gethex+0x100>
 8008328:	1bf3      	subs	r3, r6, r7
 800832a:	3b01      	subs	r3, #1
 800832c:	4629      	mov	r1, r5
 800832e:	2b07      	cmp	r3, #7
 8008330:	dc49      	bgt.n	80083c6 <__gethex+0x1e8>
 8008332:	9802      	ldr	r0, [sp, #8]
 8008334:	f000 fa52 	bl	80087dc <_Balloc>
 8008338:	9b01      	ldr	r3, [sp, #4]
 800833a:	f100 0914 	add.w	r9, r0, #20
 800833e:	f04f 0b00 	mov.w	fp, #0
 8008342:	f1c3 0301 	rsb	r3, r3, #1
 8008346:	4605      	mov	r5, r0
 8008348:	f8cd 9010 	str.w	r9, [sp, #16]
 800834c:	46da      	mov	sl, fp
 800834e:	9308      	str	r3, [sp, #32]
 8008350:	42b7      	cmp	r7, r6
 8008352:	d33b      	bcc.n	80083cc <__gethex+0x1ee>
 8008354:	9804      	ldr	r0, [sp, #16]
 8008356:	f840 ab04 	str.w	sl, [r0], #4
 800835a:	eba0 0009 	sub.w	r0, r0, r9
 800835e:	1080      	asrs	r0, r0, #2
 8008360:	6128      	str	r0, [r5, #16]
 8008362:	0147      	lsls	r7, r0, #5
 8008364:	4650      	mov	r0, sl
 8008366:	f000 fafd 	bl	8008964 <__hi0bits>
 800836a:	f8d8 6000 	ldr.w	r6, [r8]
 800836e:	1a3f      	subs	r7, r7, r0
 8008370:	42b7      	cmp	r7, r6
 8008372:	dd64      	ble.n	800843e <__gethex+0x260>
 8008374:	1bbf      	subs	r7, r7, r6
 8008376:	4639      	mov	r1, r7
 8008378:	4628      	mov	r0, r5
 800837a:	f000 fe0d 	bl	8008f98 <__any_on>
 800837e:	4682      	mov	sl, r0
 8008380:	b178      	cbz	r0, 80083a2 <__gethex+0x1c4>
 8008382:	1e7b      	subs	r3, r7, #1
 8008384:	1159      	asrs	r1, r3, #5
 8008386:	f003 021f 	and.w	r2, r3, #31
 800838a:	f04f 0a01 	mov.w	sl, #1
 800838e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008392:	fa0a f202 	lsl.w	r2, sl, r2
 8008396:	420a      	tst	r2, r1
 8008398:	d003      	beq.n	80083a2 <__gethex+0x1c4>
 800839a:	4553      	cmp	r3, sl
 800839c:	dc46      	bgt.n	800842c <__gethex+0x24e>
 800839e:	f04f 0a02 	mov.w	sl, #2
 80083a2:	4639      	mov	r1, r7
 80083a4:	4628      	mov	r0, r5
 80083a6:	f7ff fecb 	bl	8008140 <rshift>
 80083aa:	443c      	add	r4, r7
 80083ac:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083b0:	42a3      	cmp	r3, r4
 80083b2:	da52      	bge.n	800845a <__gethex+0x27c>
 80083b4:	4629      	mov	r1, r5
 80083b6:	9802      	ldr	r0, [sp, #8]
 80083b8:	f000 fa44 	bl	8008844 <_Bfree>
 80083bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083be:	2300      	movs	r3, #0
 80083c0:	6013      	str	r3, [r2, #0]
 80083c2:	27a3      	movs	r7, #163	; 0xa3
 80083c4:	e793      	b.n	80082ee <__gethex+0x110>
 80083c6:	3101      	adds	r1, #1
 80083c8:	105b      	asrs	r3, r3, #1
 80083ca:	e7b0      	b.n	800832e <__gethex+0x150>
 80083cc:	1e73      	subs	r3, r6, #1
 80083ce:	9305      	str	r3, [sp, #20]
 80083d0:	9a07      	ldr	r2, [sp, #28]
 80083d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d018      	beq.n	800840c <__gethex+0x22e>
 80083da:	f1bb 0f20 	cmp.w	fp, #32
 80083de:	d107      	bne.n	80083f0 <__gethex+0x212>
 80083e0:	9b04      	ldr	r3, [sp, #16]
 80083e2:	f8c3 a000 	str.w	sl, [r3]
 80083e6:	3304      	adds	r3, #4
 80083e8:	f04f 0a00 	mov.w	sl, #0
 80083ec:	9304      	str	r3, [sp, #16]
 80083ee:	46d3      	mov	fp, sl
 80083f0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80083f4:	f7ff fede 	bl	80081b4 <__hexdig_fun>
 80083f8:	f000 000f 	and.w	r0, r0, #15
 80083fc:	fa00 f00b 	lsl.w	r0, r0, fp
 8008400:	ea4a 0a00 	orr.w	sl, sl, r0
 8008404:	f10b 0b04 	add.w	fp, fp, #4
 8008408:	9b05      	ldr	r3, [sp, #20]
 800840a:	e00d      	b.n	8008428 <__gethex+0x24a>
 800840c:	9b05      	ldr	r3, [sp, #20]
 800840e:	9a08      	ldr	r2, [sp, #32]
 8008410:	4413      	add	r3, r2
 8008412:	42bb      	cmp	r3, r7
 8008414:	d3e1      	bcc.n	80083da <__gethex+0x1fc>
 8008416:	4618      	mov	r0, r3
 8008418:	9a01      	ldr	r2, [sp, #4]
 800841a:	9903      	ldr	r1, [sp, #12]
 800841c:	9309      	str	r3, [sp, #36]	; 0x24
 800841e:	f7fe f987 	bl	8006730 <strncmp>
 8008422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008424:	2800      	cmp	r0, #0
 8008426:	d1d8      	bne.n	80083da <__gethex+0x1fc>
 8008428:	461e      	mov	r6, r3
 800842a:	e791      	b.n	8008350 <__gethex+0x172>
 800842c:	1eb9      	subs	r1, r7, #2
 800842e:	4628      	mov	r0, r5
 8008430:	f000 fdb2 	bl	8008f98 <__any_on>
 8008434:	2800      	cmp	r0, #0
 8008436:	d0b2      	beq.n	800839e <__gethex+0x1c0>
 8008438:	f04f 0a03 	mov.w	sl, #3
 800843c:	e7b1      	b.n	80083a2 <__gethex+0x1c4>
 800843e:	da09      	bge.n	8008454 <__gethex+0x276>
 8008440:	1bf7      	subs	r7, r6, r7
 8008442:	4629      	mov	r1, r5
 8008444:	463a      	mov	r2, r7
 8008446:	9802      	ldr	r0, [sp, #8]
 8008448:	f000 fbc8 	bl	8008bdc <__lshift>
 800844c:	1be4      	subs	r4, r4, r7
 800844e:	4605      	mov	r5, r0
 8008450:	f100 0914 	add.w	r9, r0, #20
 8008454:	f04f 0a00 	mov.w	sl, #0
 8008458:	e7a8      	b.n	80083ac <__gethex+0x1ce>
 800845a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800845e:	42a0      	cmp	r0, r4
 8008460:	dd6a      	ble.n	8008538 <__gethex+0x35a>
 8008462:	1b04      	subs	r4, r0, r4
 8008464:	42a6      	cmp	r6, r4
 8008466:	dc2e      	bgt.n	80084c6 <__gethex+0x2e8>
 8008468:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800846c:	2b02      	cmp	r3, #2
 800846e:	d022      	beq.n	80084b6 <__gethex+0x2d8>
 8008470:	2b03      	cmp	r3, #3
 8008472:	d024      	beq.n	80084be <__gethex+0x2e0>
 8008474:	2b01      	cmp	r3, #1
 8008476:	d115      	bne.n	80084a4 <__gethex+0x2c6>
 8008478:	42a6      	cmp	r6, r4
 800847a:	d113      	bne.n	80084a4 <__gethex+0x2c6>
 800847c:	2e01      	cmp	r6, #1
 800847e:	dc0b      	bgt.n	8008498 <__gethex+0x2ba>
 8008480:	9a06      	ldr	r2, [sp, #24]
 8008482:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008486:	6013      	str	r3, [r2, #0]
 8008488:	2301      	movs	r3, #1
 800848a:	612b      	str	r3, [r5, #16]
 800848c:	f8c9 3000 	str.w	r3, [r9]
 8008490:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008492:	2762      	movs	r7, #98	; 0x62
 8008494:	601d      	str	r5, [r3, #0]
 8008496:	e72a      	b.n	80082ee <__gethex+0x110>
 8008498:	1e71      	subs	r1, r6, #1
 800849a:	4628      	mov	r0, r5
 800849c:	f000 fd7c 	bl	8008f98 <__any_on>
 80084a0:	2800      	cmp	r0, #0
 80084a2:	d1ed      	bne.n	8008480 <__gethex+0x2a2>
 80084a4:	4629      	mov	r1, r5
 80084a6:	9802      	ldr	r0, [sp, #8]
 80084a8:	f000 f9cc 	bl	8008844 <_Bfree>
 80084ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80084ae:	2300      	movs	r3, #0
 80084b0:	6013      	str	r3, [r2, #0]
 80084b2:	2750      	movs	r7, #80	; 0x50
 80084b4:	e71b      	b.n	80082ee <__gethex+0x110>
 80084b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d0e1      	beq.n	8008480 <__gethex+0x2a2>
 80084bc:	e7f2      	b.n	80084a4 <__gethex+0x2c6>
 80084be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d1dd      	bne.n	8008480 <__gethex+0x2a2>
 80084c4:	e7ee      	b.n	80084a4 <__gethex+0x2c6>
 80084c6:	1e67      	subs	r7, r4, #1
 80084c8:	f1ba 0f00 	cmp.w	sl, #0
 80084cc:	d131      	bne.n	8008532 <__gethex+0x354>
 80084ce:	b127      	cbz	r7, 80084da <__gethex+0x2fc>
 80084d0:	4639      	mov	r1, r7
 80084d2:	4628      	mov	r0, r5
 80084d4:	f000 fd60 	bl	8008f98 <__any_on>
 80084d8:	4682      	mov	sl, r0
 80084da:	117a      	asrs	r2, r7, #5
 80084dc:	2301      	movs	r3, #1
 80084de:	f007 071f 	and.w	r7, r7, #31
 80084e2:	fa03 f707 	lsl.w	r7, r3, r7
 80084e6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80084ea:	4621      	mov	r1, r4
 80084ec:	421f      	tst	r7, r3
 80084ee:	4628      	mov	r0, r5
 80084f0:	bf18      	it	ne
 80084f2:	f04a 0a02 	orrne.w	sl, sl, #2
 80084f6:	1b36      	subs	r6, r6, r4
 80084f8:	f7ff fe22 	bl	8008140 <rshift>
 80084fc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008500:	2702      	movs	r7, #2
 8008502:	f1ba 0f00 	cmp.w	sl, #0
 8008506:	d048      	beq.n	800859a <__gethex+0x3bc>
 8008508:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800850c:	2b02      	cmp	r3, #2
 800850e:	d015      	beq.n	800853c <__gethex+0x35e>
 8008510:	2b03      	cmp	r3, #3
 8008512:	d017      	beq.n	8008544 <__gethex+0x366>
 8008514:	2b01      	cmp	r3, #1
 8008516:	d109      	bne.n	800852c <__gethex+0x34e>
 8008518:	f01a 0f02 	tst.w	sl, #2
 800851c:	d006      	beq.n	800852c <__gethex+0x34e>
 800851e:	f8d9 3000 	ldr.w	r3, [r9]
 8008522:	ea4a 0a03 	orr.w	sl, sl, r3
 8008526:	f01a 0f01 	tst.w	sl, #1
 800852a:	d10e      	bne.n	800854a <__gethex+0x36c>
 800852c:	f047 0710 	orr.w	r7, r7, #16
 8008530:	e033      	b.n	800859a <__gethex+0x3bc>
 8008532:	f04f 0a01 	mov.w	sl, #1
 8008536:	e7d0      	b.n	80084da <__gethex+0x2fc>
 8008538:	2701      	movs	r7, #1
 800853a:	e7e2      	b.n	8008502 <__gethex+0x324>
 800853c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800853e:	f1c3 0301 	rsb	r3, r3, #1
 8008542:	9315      	str	r3, [sp, #84]	; 0x54
 8008544:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008546:	2b00      	cmp	r3, #0
 8008548:	d0f0      	beq.n	800852c <__gethex+0x34e>
 800854a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800854e:	f105 0314 	add.w	r3, r5, #20
 8008552:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008556:	eb03 010a 	add.w	r1, r3, sl
 800855a:	f04f 0c00 	mov.w	ip, #0
 800855e:	4618      	mov	r0, r3
 8008560:	f853 2b04 	ldr.w	r2, [r3], #4
 8008564:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8008568:	d01c      	beq.n	80085a4 <__gethex+0x3c6>
 800856a:	3201      	adds	r2, #1
 800856c:	6002      	str	r2, [r0, #0]
 800856e:	2f02      	cmp	r7, #2
 8008570:	f105 0314 	add.w	r3, r5, #20
 8008574:	d138      	bne.n	80085e8 <__gethex+0x40a>
 8008576:	f8d8 2000 	ldr.w	r2, [r8]
 800857a:	3a01      	subs	r2, #1
 800857c:	42b2      	cmp	r2, r6
 800857e:	d10a      	bne.n	8008596 <__gethex+0x3b8>
 8008580:	1171      	asrs	r1, r6, #5
 8008582:	2201      	movs	r2, #1
 8008584:	f006 061f 	and.w	r6, r6, #31
 8008588:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800858c:	fa02 f606 	lsl.w	r6, r2, r6
 8008590:	421e      	tst	r6, r3
 8008592:	bf18      	it	ne
 8008594:	4617      	movne	r7, r2
 8008596:	f047 0720 	orr.w	r7, r7, #32
 800859a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800859c:	601d      	str	r5, [r3, #0]
 800859e:	9b06      	ldr	r3, [sp, #24]
 80085a0:	601c      	str	r4, [r3, #0]
 80085a2:	e6a4      	b.n	80082ee <__gethex+0x110>
 80085a4:	4299      	cmp	r1, r3
 80085a6:	f843 cc04 	str.w	ip, [r3, #-4]
 80085aa:	d8d8      	bhi.n	800855e <__gethex+0x380>
 80085ac:	68ab      	ldr	r3, [r5, #8]
 80085ae:	4599      	cmp	r9, r3
 80085b0:	db12      	blt.n	80085d8 <__gethex+0x3fa>
 80085b2:	6869      	ldr	r1, [r5, #4]
 80085b4:	9802      	ldr	r0, [sp, #8]
 80085b6:	3101      	adds	r1, #1
 80085b8:	f000 f910 	bl	80087dc <_Balloc>
 80085bc:	692a      	ldr	r2, [r5, #16]
 80085be:	3202      	adds	r2, #2
 80085c0:	f105 010c 	add.w	r1, r5, #12
 80085c4:	4683      	mov	fp, r0
 80085c6:	0092      	lsls	r2, r2, #2
 80085c8:	300c      	adds	r0, #12
 80085ca:	f7fd f981 	bl	80058d0 <memcpy>
 80085ce:	4629      	mov	r1, r5
 80085d0:	9802      	ldr	r0, [sp, #8]
 80085d2:	f000 f937 	bl	8008844 <_Bfree>
 80085d6:	465d      	mov	r5, fp
 80085d8:	692b      	ldr	r3, [r5, #16]
 80085da:	1c5a      	adds	r2, r3, #1
 80085dc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80085e0:	612a      	str	r2, [r5, #16]
 80085e2:	2201      	movs	r2, #1
 80085e4:	615a      	str	r2, [r3, #20]
 80085e6:	e7c2      	b.n	800856e <__gethex+0x390>
 80085e8:	692a      	ldr	r2, [r5, #16]
 80085ea:	454a      	cmp	r2, r9
 80085ec:	dd0b      	ble.n	8008606 <__gethex+0x428>
 80085ee:	2101      	movs	r1, #1
 80085f0:	4628      	mov	r0, r5
 80085f2:	f7ff fda5 	bl	8008140 <rshift>
 80085f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80085fa:	3401      	adds	r4, #1
 80085fc:	42a3      	cmp	r3, r4
 80085fe:	f6ff aed9 	blt.w	80083b4 <__gethex+0x1d6>
 8008602:	2701      	movs	r7, #1
 8008604:	e7c7      	b.n	8008596 <__gethex+0x3b8>
 8008606:	f016 061f 	ands.w	r6, r6, #31
 800860a:	d0fa      	beq.n	8008602 <__gethex+0x424>
 800860c:	449a      	add	sl, r3
 800860e:	f1c6 0620 	rsb	r6, r6, #32
 8008612:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008616:	f000 f9a5 	bl	8008964 <__hi0bits>
 800861a:	42b0      	cmp	r0, r6
 800861c:	dbe7      	blt.n	80085ee <__gethex+0x410>
 800861e:	e7f0      	b.n	8008602 <__gethex+0x424>

08008620 <L_shift>:
 8008620:	f1c2 0208 	rsb	r2, r2, #8
 8008624:	0092      	lsls	r2, r2, #2
 8008626:	b570      	push	{r4, r5, r6, lr}
 8008628:	f1c2 0620 	rsb	r6, r2, #32
 800862c:	6843      	ldr	r3, [r0, #4]
 800862e:	6804      	ldr	r4, [r0, #0]
 8008630:	fa03 f506 	lsl.w	r5, r3, r6
 8008634:	432c      	orrs	r4, r5
 8008636:	40d3      	lsrs	r3, r2
 8008638:	6004      	str	r4, [r0, #0]
 800863a:	f840 3f04 	str.w	r3, [r0, #4]!
 800863e:	4288      	cmp	r0, r1
 8008640:	d3f4      	bcc.n	800862c <L_shift+0xc>
 8008642:	bd70      	pop	{r4, r5, r6, pc}

08008644 <__match>:
 8008644:	b530      	push	{r4, r5, lr}
 8008646:	6803      	ldr	r3, [r0, #0]
 8008648:	3301      	adds	r3, #1
 800864a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800864e:	b914      	cbnz	r4, 8008656 <__match+0x12>
 8008650:	6003      	str	r3, [r0, #0]
 8008652:	2001      	movs	r0, #1
 8008654:	bd30      	pop	{r4, r5, pc}
 8008656:	f813 2b01 	ldrb.w	r2, [r3], #1
 800865a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800865e:	2d19      	cmp	r5, #25
 8008660:	bf98      	it	ls
 8008662:	3220      	addls	r2, #32
 8008664:	42a2      	cmp	r2, r4
 8008666:	d0f0      	beq.n	800864a <__match+0x6>
 8008668:	2000      	movs	r0, #0
 800866a:	e7f3      	b.n	8008654 <__match+0x10>

0800866c <__hexnan>:
 800866c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008670:	680b      	ldr	r3, [r1, #0]
 8008672:	6801      	ldr	r1, [r0, #0]
 8008674:	115f      	asrs	r7, r3, #5
 8008676:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800867a:	f013 031f 	ands.w	r3, r3, #31
 800867e:	b087      	sub	sp, #28
 8008680:	bf18      	it	ne
 8008682:	3704      	addne	r7, #4
 8008684:	2500      	movs	r5, #0
 8008686:	1f3e      	subs	r6, r7, #4
 8008688:	4682      	mov	sl, r0
 800868a:	4690      	mov	r8, r2
 800868c:	9301      	str	r3, [sp, #4]
 800868e:	f847 5c04 	str.w	r5, [r7, #-4]
 8008692:	46b1      	mov	r9, r6
 8008694:	4634      	mov	r4, r6
 8008696:	9502      	str	r5, [sp, #8]
 8008698:	46ab      	mov	fp, r5
 800869a:	784a      	ldrb	r2, [r1, #1]
 800869c:	1c4b      	adds	r3, r1, #1
 800869e:	9303      	str	r3, [sp, #12]
 80086a0:	b342      	cbz	r2, 80086f4 <__hexnan+0x88>
 80086a2:	4610      	mov	r0, r2
 80086a4:	9105      	str	r1, [sp, #20]
 80086a6:	9204      	str	r2, [sp, #16]
 80086a8:	f7ff fd84 	bl	80081b4 <__hexdig_fun>
 80086ac:	2800      	cmp	r0, #0
 80086ae:	d143      	bne.n	8008738 <__hexnan+0xcc>
 80086b0:	9a04      	ldr	r2, [sp, #16]
 80086b2:	9905      	ldr	r1, [sp, #20]
 80086b4:	2a20      	cmp	r2, #32
 80086b6:	d818      	bhi.n	80086ea <__hexnan+0x7e>
 80086b8:	9b02      	ldr	r3, [sp, #8]
 80086ba:	459b      	cmp	fp, r3
 80086bc:	dd13      	ble.n	80086e6 <__hexnan+0x7a>
 80086be:	454c      	cmp	r4, r9
 80086c0:	d206      	bcs.n	80086d0 <__hexnan+0x64>
 80086c2:	2d07      	cmp	r5, #7
 80086c4:	dc04      	bgt.n	80086d0 <__hexnan+0x64>
 80086c6:	462a      	mov	r2, r5
 80086c8:	4649      	mov	r1, r9
 80086ca:	4620      	mov	r0, r4
 80086cc:	f7ff ffa8 	bl	8008620 <L_shift>
 80086d0:	4544      	cmp	r4, r8
 80086d2:	d944      	bls.n	800875e <__hexnan+0xf2>
 80086d4:	2300      	movs	r3, #0
 80086d6:	f1a4 0904 	sub.w	r9, r4, #4
 80086da:	f844 3c04 	str.w	r3, [r4, #-4]
 80086de:	f8cd b008 	str.w	fp, [sp, #8]
 80086e2:	464c      	mov	r4, r9
 80086e4:	461d      	mov	r5, r3
 80086e6:	9903      	ldr	r1, [sp, #12]
 80086e8:	e7d7      	b.n	800869a <__hexnan+0x2e>
 80086ea:	2a29      	cmp	r2, #41	; 0x29
 80086ec:	d14a      	bne.n	8008784 <__hexnan+0x118>
 80086ee:	3102      	adds	r1, #2
 80086f0:	f8ca 1000 	str.w	r1, [sl]
 80086f4:	f1bb 0f00 	cmp.w	fp, #0
 80086f8:	d044      	beq.n	8008784 <__hexnan+0x118>
 80086fa:	454c      	cmp	r4, r9
 80086fc:	d206      	bcs.n	800870c <__hexnan+0xa0>
 80086fe:	2d07      	cmp	r5, #7
 8008700:	dc04      	bgt.n	800870c <__hexnan+0xa0>
 8008702:	462a      	mov	r2, r5
 8008704:	4649      	mov	r1, r9
 8008706:	4620      	mov	r0, r4
 8008708:	f7ff ff8a 	bl	8008620 <L_shift>
 800870c:	4544      	cmp	r4, r8
 800870e:	d928      	bls.n	8008762 <__hexnan+0xf6>
 8008710:	4643      	mov	r3, r8
 8008712:	f854 2b04 	ldr.w	r2, [r4], #4
 8008716:	f843 2b04 	str.w	r2, [r3], #4
 800871a:	42a6      	cmp	r6, r4
 800871c:	d2f9      	bcs.n	8008712 <__hexnan+0xa6>
 800871e:	2200      	movs	r2, #0
 8008720:	f843 2b04 	str.w	r2, [r3], #4
 8008724:	429e      	cmp	r6, r3
 8008726:	d2fb      	bcs.n	8008720 <__hexnan+0xb4>
 8008728:	6833      	ldr	r3, [r6, #0]
 800872a:	b91b      	cbnz	r3, 8008734 <__hexnan+0xc8>
 800872c:	4546      	cmp	r6, r8
 800872e:	d127      	bne.n	8008780 <__hexnan+0x114>
 8008730:	2301      	movs	r3, #1
 8008732:	6033      	str	r3, [r6, #0]
 8008734:	2005      	movs	r0, #5
 8008736:	e026      	b.n	8008786 <__hexnan+0x11a>
 8008738:	3501      	adds	r5, #1
 800873a:	2d08      	cmp	r5, #8
 800873c:	f10b 0b01 	add.w	fp, fp, #1
 8008740:	dd06      	ble.n	8008750 <__hexnan+0xe4>
 8008742:	4544      	cmp	r4, r8
 8008744:	d9cf      	bls.n	80086e6 <__hexnan+0x7a>
 8008746:	2300      	movs	r3, #0
 8008748:	f844 3c04 	str.w	r3, [r4, #-4]
 800874c:	2501      	movs	r5, #1
 800874e:	3c04      	subs	r4, #4
 8008750:	6822      	ldr	r2, [r4, #0]
 8008752:	f000 000f 	and.w	r0, r0, #15
 8008756:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800875a:	6020      	str	r0, [r4, #0]
 800875c:	e7c3      	b.n	80086e6 <__hexnan+0x7a>
 800875e:	2508      	movs	r5, #8
 8008760:	e7c1      	b.n	80086e6 <__hexnan+0x7a>
 8008762:	9b01      	ldr	r3, [sp, #4]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d0df      	beq.n	8008728 <__hexnan+0xbc>
 8008768:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800876c:	f1c3 0320 	rsb	r3, r3, #32
 8008770:	fa22 f303 	lsr.w	r3, r2, r3
 8008774:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008778:	401a      	ands	r2, r3
 800877a:	f847 2c04 	str.w	r2, [r7, #-4]
 800877e:	e7d3      	b.n	8008728 <__hexnan+0xbc>
 8008780:	3e04      	subs	r6, #4
 8008782:	e7d1      	b.n	8008728 <__hexnan+0xbc>
 8008784:	2004      	movs	r0, #4
 8008786:	b007      	add	sp, #28
 8008788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800878c <__locale_ctype_ptr_l>:
 800878c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008790:	4770      	bx	lr

08008792 <__localeconv_l>:
 8008792:	30f0      	adds	r0, #240	; 0xf0
 8008794:	4770      	bx	lr
	...

08008798 <_localeconv_r>:
 8008798:	4b04      	ldr	r3, [pc, #16]	; (80087ac <_localeconv_r+0x14>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	6a18      	ldr	r0, [r3, #32]
 800879e:	4b04      	ldr	r3, [pc, #16]	; (80087b0 <_localeconv_r+0x18>)
 80087a0:	2800      	cmp	r0, #0
 80087a2:	bf08      	it	eq
 80087a4:	4618      	moveq	r0, r3
 80087a6:	30f0      	adds	r0, #240	; 0xf0
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop
 80087ac:	20000010 	.word	0x20000010
 80087b0:	20000074 	.word	0x20000074

080087b4 <__ascii_mbtowc>:
 80087b4:	b082      	sub	sp, #8
 80087b6:	b901      	cbnz	r1, 80087ba <__ascii_mbtowc+0x6>
 80087b8:	a901      	add	r1, sp, #4
 80087ba:	b142      	cbz	r2, 80087ce <__ascii_mbtowc+0x1a>
 80087bc:	b14b      	cbz	r3, 80087d2 <__ascii_mbtowc+0x1e>
 80087be:	7813      	ldrb	r3, [r2, #0]
 80087c0:	600b      	str	r3, [r1, #0]
 80087c2:	7812      	ldrb	r2, [r2, #0]
 80087c4:	1c10      	adds	r0, r2, #0
 80087c6:	bf18      	it	ne
 80087c8:	2001      	movne	r0, #1
 80087ca:	b002      	add	sp, #8
 80087cc:	4770      	bx	lr
 80087ce:	4610      	mov	r0, r2
 80087d0:	e7fb      	b.n	80087ca <__ascii_mbtowc+0x16>
 80087d2:	f06f 0001 	mvn.w	r0, #1
 80087d6:	e7f8      	b.n	80087ca <__ascii_mbtowc+0x16>

080087d8 <__malloc_lock>:
 80087d8:	4770      	bx	lr

080087da <__malloc_unlock>:
 80087da:	4770      	bx	lr

080087dc <_Balloc>:
 80087dc:	b570      	push	{r4, r5, r6, lr}
 80087de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80087e0:	4604      	mov	r4, r0
 80087e2:	460e      	mov	r6, r1
 80087e4:	b93d      	cbnz	r5, 80087f6 <_Balloc+0x1a>
 80087e6:	2010      	movs	r0, #16
 80087e8:	f7fd f86a 	bl	80058c0 <malloc>
 80087ec:	6260      	str	r0, [r4, #36]	; 0x24
 80087ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80087f2:	6005      	str	r5, [r0, #0]
 80087f4:	60c5      	str	r5, [r0, #12]
 80087f6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80087f8:	68eb      	ldr	r3, [r5, #12]
 80087fa:	b183      	cbz	r3, 800881e <_Balloc+0x42>
 80087fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008804:	b9b8      	cbnz	r0, 8008836 <_Balloc+0x5a>
 8008806:	2101      	movs	r1, #1
 8008808:	fa01 f506 	lsl.w	r5, r1, r6
 800880c:	1d6a      	adds	r2, r5, #5
 800880e:	0092      	lsls	r2, r2, #2
 8008810:	4620      	mov	r0, r4
 8008812:	f000 fbe2 	bl	8008fda <_calloc_r>
 8008816:	b160      	cbz	r0, 8008832 <_Balloc+0x56>
 8008818:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800881c:	e00e      	b.n	800883c <_Balloc+0x60>
 800881e:	2221      	movs	r2, #33	; 0x21
 8008820:	2104      	movs	r1, #4
 8008822:	4620      	mov	r0, r4
 8008824:	f000 fbd9 	bl	8008fda <_calloc_r>
 8008828:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800882a:	60e8      	str	r0, [r5, #12]
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d1e4      	bne.n	80087fc <_Balloc+0x20>
 8008832:	2000      	movs	r0, #0
 8008834:	bd70      	pop	{r4, r5, r6, pc}
 8008836:	6802      	ldr	r2, [r0, #0]
 8008838:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800883c:	2300      	movs	r3, #0
 800883e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008842:	e7f7      	b.n	8008834 <_Balloc+0x58>

08008844 <_Bfree>:
 8008844:	b570      	push	{r4, r5, r6, lr}
 8008846:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008848:	4606      	mov	r6, r0
 800884a:	460d      	mov	r5, r1
 800884c:	b93c      	cbnz	r4, 800885e <_Bfree+0x1a>
 800884e:	2010      	movs	r0, #16
 8008850:	f7fd f836 	bl	80058c0 <malloc>
 8008854:	6270      	str	r0, [r6, #36]	; 0x24
 8008856:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800885a:	6004      	str	r4, [r0, #0]
 800885c:	60c4      	str	r4, [r0, #12]
 800885e:	b13d      	cbz	r5, 8008870 <_Bfree+0x2c>
 8008860:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008862:	686a      	ldr	r2, [r5, #4]
 8008864:	68db      	ldr	r3, [r3, #12]
 8008866:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800886a:	6029      	str	r1, [r5, #0]
 800886c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008870:	bd70      	pop	{r4, r5, r6, pc}

08008872 <__multadd>:
 8008872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008876:	690d      	ldr	r5, [r1, #16]
 8008878:	461f      	mov	r7, r3
 800887a:	4606      	mov	r6, r0
 800887c:	460c      	mov	r4, r1
 800887e:	f101 0c14 	add.w	ip, r1, #20
 8008882:	2300      	movs	r3, #0
 8008884:	f8dc 0000 	ldr.w	r0, [ip]
 8008888:	b281      	uxth	r1, r0
 800888a:	fb02 7101 	mla	r1, r2, r1, r7
 800888e:	0c0f      	lsrs	r7, r1, #16
 8008890:	0c00      	lsrs	r0, r0, #16
 8008892:	fb02 7000 	mla	r0, r2, r0, r7
 8008896:	b289      	uxth	r1, r1
 8008898:	3301      	adds	r3, #1
 800889a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800889e:	429d      	cmp	r5, r3
 80088a0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80088a4:	f84c 1b04 	str.w	r1, [ip], #4
 80088a8:	dcec      	bgt.n	8008884 <__multadd+0x12>
 80088aa:	b1d7      	cbz	r7, 80088e2 <__multadd+0x70>
 80088ac:	68a3      	ldr	r3, [r4, #8]
 80088ae:	42ab      	cmp	r3, r5
 80088b0:	dc12      	bgt.n	80088d8 <__multadd+0x66>
 80088b2:	6861      	ldr	r1, [r4, #4]
 80088b4:	4630      	mov	r0, r6
 80088b6:	3101      	adds	r1, #1
 80088b8:	f7ff ff90 	bl	80087dc <_Balloc>
 80088bc:	6922      	ldr	r2, [r4, #16]
 80088be:	3202      	adds	r2, #2
 80088c0:	f104 010c 	add.w	r1, r4, #12
 80088c4:	4680      	mov	r8, r0
 80088c6:	0092      	lsls	r2, r2, #2
 80088c8:	300c      	adds	r0, #12
 80088ca:	f7fd f801 	bl	80058d0 <memcpy>
 80088ce:	4621      	mov	r1, r4
 80088d0:	4630      	mov	r0, r6
 80088d2:	f7ff ffb7 	bl	8008844 <_Bfree>
 80088d6:	4644      	mov	r4, r8
 80088d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80088dc:	3501      	adds	r5, #1
 80088de:	615f      	str	r7, [r3, #20]
 80088e0:	6125      	str	r5, [r4, #16]
 80088e2:	4620      	mov	r0, r4
 80088e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080088e8 <__s2b>:
 80088e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088ec:	460c      	mov	r4, r1
 80088ee:	4615      	mov	r5, r2
 80088f0:	461f      	mov	r7, r3
 80088f2:	2209      	movs	r2, #9
 80088f4:	3308      	adds	r3, #8
 80088f6:	4606      	mov	r6, r0
 80088f8:	fb93 f3f2 	sdiv	r3, r3, r2
 80088fc:	2100      	movs	r1, #0
 80088fe:	2201      	movs	r2, #1
 8008900:	429a      	cmp	r2, r3
 8008902:	db20      	blt.n	8008946 <__s2b+0x5e>
 8008904:	4630      	mov	r0, r6
 8008906:	f7ff ff69 	bl	80087dc <_Balloc>
 800890a:	9b08      	ldr	r3, [sp, #32]
 800890c:	6143      	str	r3, [r0, #20]
 800890e:	2d09      	cmp	r5, #9
 8008910:	f04f 0301 	mov.w	r3, #1
 8008914:	6103      	str	r3, [r0, #16]
 8008916:	dd19      	ble.n	800894c <__s2b+0x64>
 8008918:	f104 0809 	add.w	r8, r4, #9
 800891c:	46c1      	mov	r9, r8
 800891e:	442c      	add	r4, r5
 8008920:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008924:	4601      	mov	r1, r0
 8008926:	3b30      	subs	r3, #48	; 0x30
 8008928:	220a      	movs	r2, #10
 800892a:	4630      	mov	r0, r6
 800892c:	f7ff ffa1 	bl	8008872 <__multadd>
 8008930:	45a1      	cmp	r9, r4
 8008932:	d1f5      	bne.n	8008920 <__s2b+0x38>
 8008934:	eb08 0405 	add.w	r4, r8, r5
 8008938:	3c08      	subs	r4, #8
 800893a:	1b2d      	subs	r5, r5, r4
 800893c:	1963      	adds	r3, r4, r5
 800893e:	42bb      	cmp	r3, r7
 8008940:	db07      	blt.n	8008952 <__s2b+0x6a>
 8008942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008946:	0052      	lsls	r2, r2, #1
 8008948:	3101      	adds	r1, #1
 800894a:	e7d9      	b.n	8008900 <__s2b+0x18>
 800894c:	340a      	adds	r4, #10
 800894e:	2509      	movs	r5, #9
 8008950:	e7f3      	b.n	800893a <__s2b+0x52>
 8008952:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008956:	4601      	mov	r1, r0
 8008958:	3b30      	subs	r3, #48	; 0x30
 800895a:	220a      	movs	r2, #10
 800895c:	4630      	mov	r0, r6
 800895e:	f7ff ff88 	bl	8008872 <__multadd>
 8008962:	e7eb      	b.n	800893c <__s2b+0x54>

08008964 <__hi0bits>:
 8008964:	0c02      	lsrs	r2, r0, #16
 8008966:	0412      	lsls	r2, r2, #16
 8008968:	4603      	mov	r3, r0
 800896a:	b9b2      	cbnz	r2, 800899a <__hi0bits+0x36>
 800896c:	0403      	lsls	r3, r0, #16
 800896e:	2010      	movs	r0, #16
 8008970:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008974:	bf04      	itt	eq
 8008976:	021b      	lsleq	r3, r3, #8
 8008978:	3008      	addeq	r0, #8
 800897a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800897e:	bf04      	itt	eq
 8008980:	011b      	lsleq	r3, r3, #4
 8008982:	3004      	addeq	r0, #4
 8008984:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008988:	bf04      	itt	eq
 800898a:	009b      	lsleq	r3, r3, #2
 800898c:	3002      	addeq	r0, #2
 800898e:	2b00      	cmp	r3, #0
 8008990:	db06      	blt.n	80089a0 <__hi0bits+0x3c>
 8008992:	005b      	lsls	r3, r3, #1
 8008994:	d503      	bpl.n	800899e <__hi0bits+0x3a>
 8008996:	3001      	adds	r0, #1
 8008998:	4770      	bx	lr
 800899a:	2000      	movs	r0, #0
 800899c:	e7e8      	b.n	8008970 <__hi0bits+0xc>
 800899e:	2020      	movs	r0, #32
 80089a0:	4770      	bx	lr

080089a2 <__lo0bits>:
 80089a2:	6803      	ldr	r3, [r0, #0]
 80089a4:	f013 0207 	ands.w	r2, r3, #7
 80089a8:	4601      	mov	r1, r0
 80089aa:	d00b      	beq.n	80089c4 <__lo0bits+0x22>
 80089ac:	07da      	lsls	r2, r3, #31
 80089ae:	d423      	bmi.n	80089f8 <__lo0bits+0x56>
 80089b0:	0798      	lsls	r0, r3, #30
 80089b2:	bf49      	itett	mi
 80089b4:	085b      	lsrmi	r3, r3, #1
 80089b6:	089b      	lsrpl	r3, r3, #2
 80089b8:	2001      	movmi	r0, #1
 80089ba:	600b      	strmi	r3, [r1, #0]
 80089bc:	bf5c      	itt	pl
 80089be:	600b      	strpl	r3, [r1, #0]
 80089c0:	2002      	movpl	r0, #2
 80089c2:	4770      	bx	lr
 80089c4:	b298      	uxth	r0, r3
 80089c6:	b9a8      	cbnz	r0, 80089f4 <__lo0bits+0x52>
 80089c8:	0c1b      	lsrs	r3, r3, #16
 80089ca:	2010      	movs	r0, #16
 80089cc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80089d0:	bf04      	itt	eq
 80089d2:	0a1b      	lsreq	r3, r3, #8
 80089d4:	3008      	addeq	r0, #8
 80089d6:	071a      	lsls	r2, r3, #28
 80089d8:	bf04      	itt	eq
 80089da:	091b      	lsreq	r3, r3, #4
 80089dc:	3004      	addeq	r0, #4
 80089de:	079a      	lsls	r2, r3, #30
 80089e0:	bf04      	itt	eq
 80089e2:	089b      	lsreq	r3, r3, #2
 80089e4:	3002      	addeq	r0, #2
 80089e6:	07da      	lsls	r2, r3, #31
 80089e8:	d402      	bmi.n	80089f0 <__lo0bits+0x4e>
 80089ea:	085b      	lsrs	r3, r3, #1
 80089ec:	d006      	beq.n	80089fc <__lo0bits+0x5a>
 80089ee:	3001      	adds	r0, #1
 80089f0:	600b      	str	r3, [r1, #0]
 80089f2:	4770      	bx	lr
 80089f4:	4610      	mov	r0, r2
 80089f6:	e7e9      	b.n	80089cc <__lo0bits+0x2a>
 80089f8:	2000      	movs	r0, #0
 80089fa:	4770      	bx	lr
 80089fc:	2020      	movs	r0, #32
 80089fe:	4770      	bx	lr

08008a00 <__i2b>:
 8008a00:	b510      	push	{r4, lr}
 8008a02:	460c      	mov	r4, r1
 8008a04:	2101      	movs	r1, #1
 8008a06:	f7ff fee9 	bl	80087dc <_Balloc>
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	6144      	str	r4, [r0, #20]
 8008a0e:	6102      	str	r2, [r0, #16]
 8008a10:	bd10      	pop	{r4, pc}

08008a12 <__multiply>:
 8008a12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a16:	4614      	mov	r4, r2
 8008a18:	690a      	ldr	r2, [r1, #16]
 8008a1a:	6923      	ldr	r3, [r4, #16]
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	bfb8      	it	lt
 8008a20:	460b      	movlt	r3, r1
 8008a22:	4688      	mov	r8, r1
 8008a24:	bfbc      	itt	lt
 8008a26:	46a0      	movlt	r8, r4
 8008a28:	461c      	movlt	r4, r3
 8008a2a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008a2e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008a32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a36:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008a3a:	eb07 0609 	add.w	r6, r7, r9
 8008a3e:	42b3      	cmp	r3, r6
 8008a40:	bfb8      	it	lt
 8008a42:	3101      	addlt	r1, #1
 8008a44:	f7ff feca 	bl	80087dc <_Balloc>
 8008a48:	f100 0514 	add.w	r5, r0, #20
 8008a4c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008a50:	462b      	mov	r3, r5
 8008a52:	2200      	movs	r2, #0
 8008a54:	4573      	cmp	r3, lr
 8008a56:	d316      	bcc.n	8008a86 <__multiply+0x74>
 8008a58:	f104 0214 	add.w	r2, r4, #20
 8008a5c:	f108 0114 	add.w	r1, r8, #20
 8008a60:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008a64:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008a68:	9300      	str	r3, [sp, #0]
 8008a6a:	9b00      	ldr	r3, [sp, #0]
 8008a6c:	9201      	str	r2, [sp, #4]
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d80c      	bhi.n	8008a8c <__multiply+0x7a>
 8008a72:	2e00      	cmp	r6, #0
 8008a74:	dd03      	ble.n	8008a7e <__multiply+0x6c>
 8008a76:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d05d      	beq.n	8008b3a <__multiply+0x128>
 8008a7e:	6106      	str	r6, [r0, #16]
 8008a80:	b003      	add	sp, #12
 8008a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a86:	f843 2b04 	str.w	r2, [r3], #4
 8008a8a:	e7e3      	b.n	8008a54 <__multiply+0x42>
 8008a8c:	f8b2 b000 	ldrh.w	fp, [r2]
 8008a90:	f1bb 0f00 	cmp.w	fp, #0
 8008a94:	d023      	beq.n	8008ade <__multiply+0xcc>
 8008a96:	4689      	mov	r9, r1
 8008a98:	46ac      	mov	ip, r5
 8008a9a:	f04f 0800 	mov.w	r8, #0
 8008a9e:	f859 4b04 	ldr.w	r4, [r9], #4
 8008aa2:	f8dc a000 	ldr.w	sl, [ip]
 8008aa6:	b2a3      	uxth	r3, r4
 8008aa8:	fa1f fa8a 	uxth.w	sl, sl
 8008aac:	fb0b a303 	mla	r3, fp, r3, sl
 8008ab0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008ab4:	f8dc 4000 	ldr.w	r4, [ip]
 8008ab8:	4443      	add	r3, r8
 8008aba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008abe:	fb0b 840a 	mla	r4, fp, sl, r8
 8008ac2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008ac6:	46e2      	mov	sl, ip
 8008ac8:	b29b      	uxth	r3, r3
 8008aca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008ace:	454f      	cmp	r7, r9
 8008ad0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008ad4:	f84a 3b04 	str.w	r3, [sl], #4
 8008ad8:	d82b      	bhi.n	8008b32 <__multiply+0x120>
 8008ada:	f8cc 8004 	str.w	r8, [ip, #4]
 8008ade:	9b01      	ldr	r3, [sp, #4]
 8008ae0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008ae4:	3204      	adds	r2, #4
 8008ae6:	f1ba 0f00 	cmp.w	sl, #0
 8008aea:	d020      	beq.n	8008b2e <__multiply+0x11c>
 8008aec:	682b      	ldr	r3, [r5, #0]
 8008aee:	4689      	mov	r9, r1
 8008af0:	46a8      	mov	r8, r5
 8008af2:	f04f 0b00 	mov.w	fp, #0
 8008af6:	f8b9 c000 	ldrh.w	ip, [r9]
 8008afa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008afe:	fb0a 440c 	mla	r4, sl, ip, r4
 8008b02:	445c      	add	r4, fp
 8008b04:	46c4      	mov	ip, r8
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008b0c:	f84c 3b04 	str.w	r3, [ip], #4
 8008b10:	f859 3b04 	ldr.w	r3, [r9], #4
 8008b14:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008b18:	0c1b      	lsrs	r3, r3, #16
 8008b1a:	fb0a b303 	mla	r3, sl, r3, fp
 8008b1e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008b22:	454f      	cmp	r7, r9
 8008b24:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008b28:	d805      	bhi.n	8008b36 <__multiply+0x124>
 8008b2a:	f8c8 3004 	str.w	r3, [r8, #4]
 8008b2e:	3504      	adds	r5, #4
 8008b30:	e79b      	b.n	8008a6a <__multiply+0x58>
 8008b32:	46d4      	mov	ip, sl
 8008b34:	e7b3      	b.n	8008a9e <__multiply+0x8c>
 8008b36:	46e0      	mov	r8, ip
 8008b38:	e7dd      	b.n	8008af6 <__multiply+0xe4>
 8008b3a:	3e01      	subs	r6, #1
 8008b3c:	e799      	b.n	8008a72 <__multiply+0x60>
	...

08008b40 <__pow5mult>:
 8008b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b44:	4615      	mov	r5, r2
 8008b46:	f012 0203 	ands.w	r2, r2, #3
 8008b4a:	4606      	mov	r6, r0
 8008b4c:	460f      	mov	r7, r1
 8008b4e:	d007      	beq.n	8008b60 <__pow5mult+0x20>
 8008b50:	3a01      	subs	r2, #1
 8008b52:	4c21      	ldr	r4, [pc, #132]	; (8008bd8 <__pow5mult+0x98>)
 8008b54:	2300      	movs	r3, #0
 8008b56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b5a:	f7ff fe8a 	bl	8008872 <__multadd>
 8008b5e:	4607      	mov	r7, r0
 8008b60:	10ad      	asrs	r5, r5, #2
 8008b62:	d035      	beq.n	8008bd0 <__pow5mult+0x90>
 8008b64:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b66:	b93c      	cbnz	r4, 8008b78 <__pow5mult+0x38>
 8008b68:	2010      	movs	r0, #16
 8008b6a:	f7fc fea9 	bl	80058c0 <malloc>
 8008b6e:	6270      	str	r0, [r6, #36]	; 0x24
 8008b70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b74:	6004      	str	r4, [r0, #0]
 8008b76:	60c4      	str	r4, [r0, #12]
 8008b78:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008b7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b80:	b94c      	cbnz	r4, 8008b96 <__pow5mult+0x56>
 8008b82:	f240 2171 	movw	r1, #625	; 0x271
 8008b86:	4630      	mov	r0, r6
 8008b88:	f7ff ff3a 	bl	8008a00 <__i2b>
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b92:	4604      	mov	r4, r0
 8008b94:	6003      	str	r3, [r0, #0]
 8008b96:	f04f 0800 	mov.w	r8, #0
 8008b9a:	07eb      	lsls	r3, r5, #31
 8008b9c:	d50a      	bpl.n	8008bb4 <__pow5mult+0x74>
 8008b9e:	4639      	mov	r1, r7
 8008ba0:	4622      	mov	r2, r4
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	f7ff ff35 	bl	8008a12 <__multiply>
 8008ba8:	4639      	mov	r1, r7
 8008baa:	4681      	mov	r9, r0
 8008bac:	4630      	mov	r0, r6
 8008bae:	f7ff fe49 	bl	8008844 <_Bfree>
 8008bb2:	464f      	mov	r7, r9
 8008bb4:	106d      	asrs	r5, r5, #1
 8008bb6:	d00b      	beq.n	8008bd0 <__pow5mult+0x90>
 8008bb8:	6820      	ldr	r0, [r4, #0]
 8008bba:	b938      	cbnz	r0, 8008bcc <__pow5mult+0x8c>
 8008bbc:	4622      	mov	r2, r4
 8008bbe:	4621      	mov	r1, r4
 8008bc0:	4630      	mov	r0, r6
 8008bc2:	f7ff ff26 	bl	8008a12 <__multiply>
 8008bc6:	6020      	str	r0, [r4, #0]
 8008bc8:	f8c0 8000 	str.w	r8, [r0]
 8008bcc:	4604      	mov	r4, r0
 8008bce:	e7e4      	b.n	8008b9a <__pow5mult+0x5a>
 8008bd0:	4638      	mov	r0, r7
 8008bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bd6:	bf00      	nop
 8008bd8:	08009530 	.word	0x08009530

08008bdc <__lshift>:
 8008bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008be0:	460c      	mov	r4, r1
 8008be2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008be6:	6923      	ldr	r3, [r4, #16]
 8008be8:	6849      	ldr	r1, [r1, #4]
 8008bea:	eb0a 0903 	add.w	r9, sl, r3
 8008bee:	68a3      	ldr	r3, [r4, #8]
 8008bf0:	4607      	mov	r7, r0
 8008bf2:	4616      	mov	r6, r2
 8008bf4:	f109 0501 	add.w	r5, r9, #1
 8008bf8:	42ab      	cmp	r3, r5
 8008bfa:	db32      	blt.n	8008c62 <__lshift+0x86>
 8008bfc:	4638      	mov	r0, r7
 8008bfe:	f7ff fded 	bl	80087dc <_Balloc>
 8008c02:	2300      	movs	r3, #0
 8008c04:	4680      	mov	r8, r0
 8008c06:	f100 0114 	add.w	r1, r0, #20
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	4553      	cmp	r3, sl
 8008c0e:	db2b      	blt.n	8008c68 <__lshift+0x8c>
 8008c10:	6920      	ldr	r0, [r4, #16]
 8008c12:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c16:	f104 0314 	add.w	r3, r4, #20
 8008c1a:	f016 021f 	ands.w	r2, r6, #31
 8008c1e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c22:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c26:	d025      	beq.n	8008c74 <__lshift+0x98>
 8008c28:	f1c2 0e20 	rsb	lr, r2, #32
 8008c2c:	2000      	movs	r0, #0
 8008c2e:	681e      	ldr	r6, [r3, #0]
 8008c30:	468a      	mov	sl, r1
 8008c32:	4096      	lsls	r6, r2
 8008c34:	4330      	orrs	r0, r6
 8008c36:	f84a 0b04 	str.w	r0, [sl], #4
 8008c3a:	f853 0b04 	ldr.w	r0, [r3], #4
 8008c3e:	459c      	cmp	ip, r3
 8008c40:	fa20 f00e 	lsr.w	r0, r0, lr
 8008c44:	d814      	bhi.n	8008c70 <__lshift+0x94>
 8008c46:	6048      	str	r0, [r1, #4]
 8008c48:	b108      	cbz	r0, 8008c4e <__lshift+0x72>
 8008c4a:	f109 0502 	add.w	r5, r9, #2
 8008c4e:	3d01      	subs	r5, #1
 8008c50:	4638      	mov	r0, r7
 8008c52:	f8c8 5010 	str.w	r5, [r8, #16]
 8008c56:	4621      	mov	r1, r4
 8008c58:	f7ff fdf4 	bl	8008844 <_Bfree>
 8008c5c:	4640      	mov	r0, r8
 8008c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c62:	3101      	adds	r1, #1
 8008c64:	005b      	lsls	r3, r3, #1
 8008c66:	e7c7      	b.n	8008bf8 <__lshift+0x1c>
 8008c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008c6c:	3301      	adds	r3, #1
 8008c6e:	e7cd      	b.n	8008c0c <__lshift+0x30>
 8008c70:	4651      	mov	r1, sl
 8008c72:	e7dc      	b.n	8008c2e <__lshift+0x52>
 8008c74:	3904      	subs	r1, #4
 8008c76:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c7a:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c7e:	459c      	cmp	ip, r3
 8008c80:	d8f9      	bhi.n	8008c76 <__lshift+0x9a>
 8008c82:	e7e4      	b.n	8008c4e <__lshift+0x72>

08008c84 <__mcmp>:
 8008c84:	6903      	ldr	r3, [r0, #16]
 8008c86:	690a      	ldr	r2, [r1, #16]
 8008c88:	1a9b      	subs	r3, r3, r2
 8008c8a:	b530      	push	{r4, r5, lr}
 8008c8c:	d10c      	bne.n	8008ca8 <__mcmp+0x24>
 8008c8e:	0092      	lsls	r2, r2, #2
 8008c90:	3014      	adds	r0, #20
 8008c92:	3114      	adds	r1, #20
 8008c94:	1884      	adds	r4, r0, r2
 8008c96:	4411      	add	r1, r2
 8008c98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ca0:	4295      	cmp	r5, r2
 8008ca2:	d003      	beq.n	8008cac <__mcmp+0x28>
 8008ca4:	d305      	bcc.n	8008cb2 <__mcmp+0x2e>
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	4618      	mov	r0, r3
 8008caa:	bd30      	pop	{r4, r5, pc}
 8008cac:	42a0      	cmp	r0, r4
 8008cae:	d3f3      	bcc.n	8008c98 <__mcmp+0x14>
 8008cb0:	e7fa      	b.n	8008ca8 <__mcmp+0x24>
 8008cb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008cb6:	e7f7      	b.n	8008ca8 <__mcmp+0x24>

08008cb8 <__mdiff>:
 8008cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cbc:	460d      	mov	r5, r1
 8008cbe:	4607      	mov	r7, r0
 8008cc0:	4611      	mov	r1, r2
 8008cc2:	4628      	mov	r0, r5
 8008cc4:	4614      	mov	r4, r2
 8008cc6:	f7ff ffdd 	bl	8008c84 <__mcmp>
 8008cca:	1e06      	subs	r6, r0, #0
 8008ccc:	d108      	bne.n	8008ce0 <__mdiff+0x28>
 8008cce:	4631      	mov	r1, r6
 8008cd0:	4638      	mov	r0, r7
 8008cd2:	f7ff fd83 	bl	80087dc <_Balloc>
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ce0:	bfa4      	itt	ge
 8008ce2:	4623      	movge	r3, r4
 8008ce4:	462c      	movge	r4, r5
 8008ce6:	4638      	mov	r0, r7
 8008ce8:	6861      	ldr	r1, [r4, #4]
 8008cea:	bfa6      	itte	ge
 8008cec:	461d      	movge	r5, r3
 8008cee:	2600      	movge	r6, #0
 8008cf0:	2601      	movlt	r6, #1
 8008cf2:	f7ff fd73 	bl	80087dc <_Balloc>
 8008cf6:	692b      	ldr	r3, [r5, #16]
 8008cf8:	60c6      	str	r6, [r0, #12]
 8008cfa:	6926      	ldr	r6, [r4, #16]
 8008cfc:	f105 0914 	add.w	r9, r5, #20
 8008d00:	f104 0214 	add.w	r2, r4, #20
 8008d04:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008d08:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008d0c:	f100 0514 	add.w	r5, r0, #20
 8008d10:	f04f 0e00 	mov.w	lr, #0
 8008d14:	f852 ab04 	ldr.w	sl, [r2], #4
 8008d18:	f859 4b04 	ldr.w	r4, [r9], #4
 8008d1c:	fa1e f18a 	uxtah	r1, lr, sl
 8008d20:	b2a3      	uxth	r3, r4
 8008d22:	1ac9      	subs	r1, r1, r3
 8008d24:	0c23      	lsrs	r3, r4, #16
 8008d26:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008d2a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008d2e:	b289      	uxth	r1, r1
 8008d30:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008d34:	45c8      	cmp	r8, r9
 8008d36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008d3a:	4694      	mov	ip, r2
 8008d3c:	f845 3b04 	str.w	r3, [r5], #4
 8008d40:	d8e8      	bhi.n	8008d14 <__mdiff+0x5c>
 8008d42:	45bc      	cmp	ip, r7
 8008d44:	d304      	bcc.n	8008d50 <__mdiff+0x98>
 8008d46:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008d4a:	b183      	cbz	r3, 8008d6e <__mdiff+0xb6>
 8008d4c:	6106      	str	r6, [r0, #16]
 8008d4e:	e7c5      	b.n	8008cdc <__mdiff+0x24>
 8008d50:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008d54:	fa1e f381 	uxtah	r3, lr, r1
 8008d58:	141a      	asrs	r2, r3, #16
 8008d5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d64:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008d68:	f845 3b04 	str.w	r3, [r5], #4
 8008d6c:	e7e9      	b.n	8008d42 <__mdiff+0x8a>
 8008d6e:	3e01      	subs	r6, #1
 8008d70:	e7e9      	b.n	8008d46 <__mdiff+0x8e>
	...

08008d74 <__ulp>:
 8008d74:	4b12      	ldr	r3, [pc, #72]	; (8008dc0 <__ulp+0x4c>)
 8008d76:	ee10 2a90 	vmov	r2, s1
 8008d7a:	401a      	ands	r2, r3
 8008d7c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	dd04      	ble.n	8008d8e <__ulp+0x1a>
 8008d84:	2000      	movs	r0, #0
 8008d86:	4619      	mov	r1, r3
 8008d88:	ec41 0b10 	vmov	d0, r0, r1
 8008d8c:	4770      	bx	lr
 8008d8e:	425b      	negs	r3, r3
 8008d90:	151b      	asrs	r3, r3, #20
 8008d92:	2b13      	cmp	r3, #19
 8008d94:	f04f 0000 	mov.w	r0, #0
 8008d98:	f04f 0100 	mov.w	r1, #0
 8008d9c:	dc04      	bgt.n	8008da8 <__ulp+0x34>
 8008d9e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008da2:	fa42 f103 	asr.w	r1, r2, r3
 8008da6:	e7ef      	b.n	8008d88 <__ulp+0x14>
 8008da8:	3b14      	subs	r3, #20
 8008daa:	2b1e      	cmp	r3, #30
 8008dac:	f04f 0201 	mov.w	r2, #1
 8008db0:	bfda      	itte	le
 8008db2:	f1c3 031f 	rsble	r3, r3, #31
 8008db6:	fa02 f303 	lslle.w	r3, r2, r3
 8008dba:	4613      	movgt	r3, r2
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	e7e3      	b.n	8008d88 <__ulp+0x14>
 8008dc0:	7ff00000 	.word	0x7ff00000

08008dc4 <__b2d>:
 8008dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dc6:	6905      	ldr	r5, [r0, #16]
 8008dc8:	f100 0714 	add.w	r7, r0, #20
 8008dcc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008dd0:	1f2e      	subs	r6, r5, #4
 8008dd2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	f7ff fdc4 	bl	8008964 <__hi0bits>
 8008ddc:	f1c0 0320 	rsb	r3, r0, #32
 8008de0:	280a      	cmp	r0, #10
 8008de2:	600b      	str	r3, [r1, #0]
 8008de4:	f8df c074 	ldr.w	ip, [pc, #116]	; 8008e5c <__b2d+0x98>
 8008de8:	dc14      	bgt.n	8008e14 <__b2d+0x50>
 8008dea:	f1c0 0e0b 	rsb	lr, r0, #11
 8008dee:	fa24 f10e 	lsr.w	r1, r4, lr
 8008df2:	42b7      	cmp	r7, r6
 8008df4:	ea41 030c 	orr.w	r3, r1, ip
 8008df8:	bf34      	ite	cc
 8008dfa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008dfe:	2100      	movcs	r1, #0
 8008e00:	3015      	adds	r0, #21
 8008e02:	fa04 f000 	lsl.w	r0, r4, r0
 8008e06:	fa21 f10e 	lsr.w	r1, r1, lr
 8008e0a:	ea40 0201 	orr.w	r2, r0, r1
 8008e0e:	ec43 2b10 	vmov	d0, r2, r3
 8008e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e14:	42b7      	cmp	r7, r6
 8008e16:	bf3a      	itte	cc
 8008e18:	f1a5 0608 	subcc.w	r6, r5, #8
 8008e1c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008e20:	2100      	movcs	r1, #0
 8008e22:	380b      	subs	r0, #11
 8008e24:	d015      	beq.n	8008e52 <__b2d+0x8e>
 8008e26:	4084      	lsls	r4, r0
 8008e28:	f1c0 0520 	rsb	r5, r0, #32
 8008e2c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8008e30:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8008e34:	42be      	cmp	r6, r7
 8008e36:	fa21 fc05 	lsr.w	ip, r1, r5
 8008e3a:	ea44 030c 	orr.w	r3, r4, ip
 8008e3e:	bf8c      	ite	hi
 8008e40:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008e44:	2400      	movls	r4, #0
 8008e46:	fa01 f000 	lsl.w	r0, r1, r0
 8008e4a:	40ec      	lsrs	r4, r5
 8008e4c:	ea40 0204 	orr.w	r2, r0, r4
 8008e50:	e7dd      	b.n	8008e0e <__b2d+0x4a>
 8008e52:	ea44 030c 	orr.w	r3, r4, ip
 8008e56:	460a      	mov	r2, r1
 8008e58:	e7d9      	b.n	8008e0e <__b2d+0x4a>
 8008e5a:	bf00      	nop
 8008e5c:	3ff00000 	.word	0x3ff00000

08008e60 <__d2b>:
 8008e60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e64:	460e      	mov	r6, r1
 8008e66:	2101      	movs	r1, #1
 8008e68:	ec59 8b10 	vmov	r8, r9, d0
 8008e6c:	4615      	mov	r5, r2
 8008e6e:	f7ff fcb5 	bl	80087dc <_Balloc>
 8008e72:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008e76:	4607      	mov	r7, r0
 8008e78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e7c:	bb34      	cbnz	r4, 8008ecc <__d2b+0x6c>
 8008e7e:	9301      	str	r3, [sp, #4]
 8008e80:	f1b8 0300 	subs.w	r3, r8, #0
 8008e84:	d027      	beq.n	8008ed6 <__d2b+0x76>
 8008e86:	a802      	add	r0, sp, #8
 8008e88:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008e8c:	f7ff fd89 	bl	80089a2 <__lo0bits>
 8008e90:	9900      	ldr	r1, [sp, #0]
 8008e92:	b1f0      	cbz	r0, 8008ed2 <__d2b+0x72>
 8008e94:	9a01      	ldr	r2, [sp, #4]
 8008e96:	f1c0 0320 	rsb	r3, r0, #32
 8008e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e9e:	430b      	orrs	r3, r1
 8008ea0:	40c2      	lsrs	r2, r0
 8008ea2:	617b      	str	r3, [r7, #20]
 8008ea4:	9201      	str	r2, [sp, #4]
 8008ea6:	9b01      	ldr	r3, [sp, #4]
 8008ea8:	61bb      	str	r3, [r7, #24]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	bf14      	ite	ne
 8008eae:	2102      	movne	r1, #2
 8008eb0:	2101      	moveq	r1, #1
 8008eb2:	6139      	str	r1, [r7, #16]
 8008eb4:	b1c4      	cbz	r4, 8008ee8 <__d2b+0x88>
 8008eb6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008eba:	4404      	add	r4, r0
 8008ebc:	6034      	str	r4, [r6, #0]
 8008ebe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008ec2:	6028      	str	r0, [r5, #0]
 8008ec4:	4638      	mov	r0, r7
 8008ec6:	b003      	add	sp, #12
 8008ec8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ecc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ed0:	e7d5      	b.n	8008e7e <__d2b+0x1e>
 8008ed2:	6179      	str	r1, [r7, #20]
 8008ed4:	e7e7      	b.n	8008ea6 <__d2b+0x46>
 8008ed6:	a801      	add	r0, sp, #4
 8008ed8:	f7ff fd63 	bl	80089a2 <__lo0bits>
 8008edc:	9b01      	ldr	r3, [sp, #4]
 8008ede:	617b      	str	r3, [r7, #20]
 8008ee0:	2101      	movs	r1, #1
 8008ee2:	6139      	str	r1, [r7, #16]
 8008ee4:	3020      	adds	r0, #32
 8008ee6:	e7e5      	b.n	8008eb4 <__d2b+0x54>
 8008ee8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008eec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ef0:	6030      	str	r0, [r6, #0]
 8008ef2:	6918      	ldr	r0, [r3, #16]
 8008ef4:	f7ff fd36 	bl	8008964 <__hi0bits>
 8008ef8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008efc:	e7e1      	b.n	8008ec2 <__d2b+0x62>

08008efe <__ratio>:
 8008efe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f02:	4688      	mov	r8, r1
 8008f04:	4669      	mov	r1, sp
 8008f06:	4681      	mov	r9, r0
 8008f08:	f7ff ff5c 	bl	8008dc4 <__b2d>
 8008f0c:	a901      	add	r1, sp, #4
 8008f0e:	4640      	mov	r0, r8
 8008f10:	ec57 6b10 	vmov	r6, r7, d0
 8008f14:	f7ff ff56 	bl	8008dc4 <__b2d>
 8008f18:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008f1c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008f20:	eba3 0c02 	sub.w	ip, r3, r2
 8008f24:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008f28:	1a9b      	subs	r3, r3, r2
 8008f2a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008f2e:	ec5b ab10 	vmov	sl, fp, d0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	bfce      	itee	gt
 8008f36:	463a      	movgt	r2, r7
 8008f38:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008f3c:	465a      	movle	r2, fp
 8008f3e:	4659      	mov	r1, fp
 8008f40:	463d      	mov	r5, r7
 8008f42:	bfd4      	ite	le
 8008f44:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8008f48:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8008f4c:	4630      	mov	r0, r6
 8008f4e:	ee10 2a10 	vmov	r2, s0
 8008f52:	460b      	mov	r3, r1
 8008f54:	4629      	mov	r1, r5
 8008f56:	f7f7 fc81 	bl	800085c <__aeabi_ddiv>
 8008f5a:	ec41 0b10 	vmov	d0, r0, r1
 8008f5e:	b003      	add	sp, #12
 8008f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008f64 <__copybits>:
 8008f64:	3901      	subs	r1, #1
 8008f66:	b510      	push	{r4, lr}
 8008f68:	1149      	asrs	r1, r1, #5
 8008f6a:	6914      	ldr	r4, [r2, #16]
 8008f6c:	3101      	adds	r1, #1
 8008f6e:	f102 0314 	add.w	r3, r2, #20
 8008f72:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008f76:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008f7a:	42a3      	cmp	r3, r4
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	d303      	bcc.n	8008f88 <__copybits+0x24>
 8008f80:	2300      	movs	r3, #0
 8008f82:	428a      	cmp	r2, r1
 8008f84:	d305      	bcc.n	8008f92 <__copybits+0x2e>
 8008f86:	bd10      	pop	{r4, pc}
 8008f88:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f8c:	f840 2b04 	str.w	r2, [r0], #4
 8008f90:	e7f3      	b.n	8008f7a <__copybits+0x16>
 8008f92:	f842 3b04 	str.w	r3, [r2], #4
 8008f96:	e7f4      	b.n	8008f82 <__copybits+0x1e>

08008f98 <__any_on>:
 8008f98:	f100 0214 	add.w	r2, r0, #20
 8008f9c:	6900      	ldr	r0, [r0, #16]
 8008f9e:	114b      	asrs	r3, r1, #5
 8008fa0:	4298      	cmp	r0, r3
 8008fa2:	b510      	push	{r4, lr}
 8008fa4:	db11      	blt.n	8008fca <__any_on+0x32>
 8008fa6:	dd0a      	ble.n	8008fbe <__any_on+0x26>
 8008fa8:	f011 011f 	ands.w	r1, r1, #31
 8008fac:	d007      	beq.n	8008fbe <__any_on+0x26>
 8008fae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008fb2:	fa24 f001 	lsr.w	r0, r4, r1
 8008fb6:	fa00 f101 	lsl.w	r1, r0, r1
 8008fba:	428c      	cmp	r4, r1
 8008fbc:	d10b      	bne.n	8008fd6 <__any_on+0x3e>
 8008fbe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d803      	bhi.n	8008fce <__any_on+0x36>
 8008fc6:	2000      	movs	r0, #0
 8008fc8:	bd10      	pop	{r4, pc}
 8008fca:	4603      	mov	r3, r0
 8008fcc:	e7f7      	b.n	8008fbe <__any_on+0x26>
 8008fce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008fd2:	2900      	cmp	r1, #0
 8008fd4:	d0f5      	beq.n	8008fc2 <__any_on+0x2a>
 8008fd6:	2001      	movs	r0, #1
 8008fd8:	e7f6      	b.n	8008fc8 <__any_on+0x30>

08008fda <_calloc_r>:
 8008fda:	b538      	push	{r3, r4, r5, lr}
 8008fdc:	fb02 f401 	mul.w	r4, r2, r1
 8008fe0:	4621      	mov	r1, r4
 8008fe2:	f7fc fcd7 	bl	8005994 <_malloc_r>
 8008fe6:	4605      	mov	r5, r0
 8008fe8:	b118      	cbz	r0, 8008ff2 <_calloc_r+0x18>
 8008fea:	4622      	mov	r2, r4
 8008fec:	2100      	movs	r1, #0
 8008fee:	f7fc fc7a 	bl	80058e6 <memset>
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	bd38      	pop	{r3, r4, r5, pc}

08008ff6 <__ssputs_r>:
 8008ff6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ffa:	688e      	ldr	r6, [r1, #8]
 8008ffc:	429e      	cmp	r6, r3
 8008ffe:	4682      	mov	sl, r0
 8009000:	460c      	mov	r4, r1
 8009002:	4690      	mov	r8, r2
 8009004:	4699      	mov	r9, r3
 8009006:	d837      	bhi.n	8009078 <__ssputs_r+0x82>
 8009008:	898a      	ldrh	r2, [r1, #12]
 800900a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800900e:	d031      	beq.n	8009074 <__ssputs_r+0x7e>
 8009010:	6825      	ldr	r5, [r4, #0]
 8009012:	6909      	ldr	r1, [r1, #16]
 8009014:	1a6f      	subs	r7, r5, r1
 8009016:	6965      	ldr	r5, [r4, #20]
 8009018:	2302      	movs	r3, #2
 800901a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800901e:	fb95 f5f3 	sdiv	r5, r5, r3
 8009022:	f109 0301 	add.w	r3, r9, #1
 8009026:	443b      	add	r3, r7
 8009028:	429d      	cmp	r5, r3
 800902a:	bf38      	it	cc
 800902c:	461d      	movcc	r5, r3
 800902e:	0553      	lsls	r3, r2, #21
 8009030:	d530      	bpl.n	8009094 <__ssputs_r+0x9e>
 8009032:	4629      	mov	r1, r5
 8009034:	f7fc fcae 	bl	8005994 <_malloc_r>
 8009038:	4606      	mov	r6, r0
 800903a:	b950      	cbnz	r0, 8009052 <__ssputs_r+0x5c>
 800903c:	230c      	movs	r3, #12
 800903e:	f8ca 3000 	str.w	r3, [sl]
 8009042:	89a3      	ldrh	r3, [r4, #12]
 8009044:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009048:	81a3      	strh	r3, [r4, #12]
 800904a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800904e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009052:	463a      	mov	r2, r7
 8009054:	6921      	ldr	r1, [r4, #16]
 8009056:	f7fc fc3b 	bl	80058d0 <memcpy>
 800905a:	89a3      	ldrh	r3, [r4, #12]
 800905c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009064:	81a3      	strh	r3, [r4, #12]
 8009066:	6126      	str	r6, [r4, #16]
 8009068:	6165      	str	r5, [r4, #20]
 800906a:	443e      	add	r6, r7
 800906c:	1bed      	subs	r5, r5, r7
 800906e:	6026      	str	r6, [r4, #0]
 8009070:	60a5      	str	r5, [r4, #8]
 8009072:	464e      	mov	r6, r9
 8009074:	454e      	cmp	r6, r9
 8009076:	d900      	bls.n	800907a <__ssputs_r+0x84>
 8009078:	464e      	mov	r6, r9
 800907a:	4632      	mov	r2, r6
 800907c:	4641      	mov	r1, r8
 800907e:	6820      	ldr	r0, [r4, #0]
 8009080:	f000 f919 	bl	80092b6 <memmove>
 8009084:	68a3      	ldr	r3, [r4, #8]
 8009086:	1b9b      	subs	r3, r3, r6
 8009088:	60a3      	str	r3, [r4, #8]
 800908a:	6823      	ldr	r3, [r4, #0]
 800908c:	441e      	add	r6, r3
 800908e:	6026      	str	r6, [r4, #0]
 8009090:	2000      	movs	r0, #0
 8009092:	e7dc      	b.n	800904e <__ssputs_r+0x58>
 8009094:	462a      	mov	r2, r5
 8009096:	f000 f927 	bl	80092e8 <_realloc_r>
 800909a:	4606      	mov	r6, r0
 800909c:	2800      	cmp	r0, #0
 800909e:	d1e2      	bne.n	8009066 <__ssputs_r+0x70>
 80090a0:	6921      	ldr	r1, [r4, #16]
 80090a2:	4650      	mov	r0, sl
 80090a4:	f7fc fc28 	bl	80058f8 <_free_r>
 80090a8:	e7c8      	b.n	800903c <__ssputs_r+0x46>
	...

080090ac <_svfiprintf_r>:
 80090ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b0:	461d      	mov	r5, r3
 80090b2:	898b      	ldrh	r3, [r1, #12]
 80090b4:	061f      	lsls	r7, r3, #24
 80090b6:	b09d      	sub	sp, #116	; 0x74
 80090b8:	4680      	mov	r8, r0
 80090ba:	460c      	mov	r4, r1
 80090bc:	4616      	mov	r6, r2
 80090be:	d50f      	bpl.n	80090e0 <_svfiprintf_r+0x34>
 80090c0:	690b      	ldr	r3, [r1, #16]
 80090c2:	b96b      	cbnz	r3, 80090e0 <_svfiprintf_r+0x34>
 80090c4:	2140      	movs	r1, #64	; 0x40
 80090c6:	f7fc fc65 	bl	8005994 <_malloc_r>
 80090ca:	6020      	str	r0, [r4, #0]
 80090cc:	6120      	str	r0, [r4, #16]
 80090ce:	b928      	cbnz	r0, 80090dc <_svfiprintf_r+0x30>
 80090d0:	230c      	movs	r3, #12
 80090d2:	f8c8 3000 	str.w	r3, [r8]
 80090d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090da:	e0c8      	b.n	800926e <_svfiprintf_r+0x1c2>
 80090dc:	2340      	movs	r3, #64	; 0x40
 80090de:	6163      	str	r3, [r4, #20]
 80090e0:	2300      	movs	r3, #0
 80090e2:	9309      	str	r3, [sp, #36]	; 0x24
 80090e4:	2320      	movs	r3, #32
 80090e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090ea:	2330      	movs	r3, #48	; 0x30
 80090ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090f0:	9503      	str	r5, [sp, #12]
 80090f2:	f04f 0b01 	mov.w	fp, #1
 80090f6:	4637      	mov	r7, r6
 80090f8:	463d      	mov	r5, r7
 80090fa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80090fe:	b10b      	cbz	r3, 8009104 <_svfiprintf_r+0x58>
 8009100:	2b25      	cmp	r3, #37	; 0x25
 8009102:	d13e      	bne.n	8009182 <_svfiprintf_r+0xd6>
 8009104:	ebb7 0a06 	subs.w	sl, r7, r6
 8009108:	d00b      	beq.n	8009122 <_svfiprintf_r+0x76>
 800910a:	4653      	mov	r3, sl
 800910c:	4632      	mov	r2, r6
 800910e:	4621      	mov	r1, r4
 8009110:	4640      	mov	r0, r8
 8009112:	f7ff ff70 	bl	8008ff6 <__ssputs_r>
 8009116:	3001      	adds	r0, #1
 8009118:	f000 80a4 	beq.w	8009264 <_svfiprintf_r+0x1b8>
 800911c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800911e:	4453      	add	r3, sl
 8009120:	9309      	str	r3, [sp, #36]	; 0x24
 8009122:	783b      	ldrb	r3, [r7, #0]
 8009124:	2b00      	cmp	r3, #0
 8009126:	f000 809d 	beq.w	8009264 <_svfiprintf_r+0x1b8>
 800912a:	2300      	movs	r3, #0
 800912c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009130:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009134:	9304      	str	r3, [sp, #16]
 8009136:	9307      	str	r3, [sp, #28]
 8009138:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800913c:	931a      	str	r3, [sp, #104]	; 0x68
 800913e:	462f      	mov	r7, r5
 8009140:	2205      	movs	r2, #5
 8009142:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009146:	4850      	ldr	r0, [pc, #320]	; (8009288 <_svfiprintf_r+0x1dc>)
 8009148:	f7f7 f852 	bl	80001f0 <memchr>
 800914c:	9b04      	ldr	r3, [sp, #16]
 800914e:	b9d0      	cbnz	r0, 8009186 <_svfiprintf_r+0xda>
 8009150:	06d9      	lsls	r1, r3, #27
 8009152:	bf44      	itt	mi
 8009154:	2220      	movmi	r2, #32
 8009156:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800915a:	071a      	lsls	r2, r3, #28
 800915c:	bf44      	itt	mi
 800915e:	222b      	movmi	r2, #43	; 0x2b
 8009160:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009164:	782a      	ldrb	r2, [r5, #0]
 8009166:	2a2a      	cmp	r2, #42	; 0x2a
 8009168:	d015      	beq.n	8009196 <_svfiprintf_r+0xea>
 800916a:	9a07      	ldr	r2, [sp, #28]
 800916c:	462f      	mov	r7, r5
 800916e:	2000      	movs	r0, #0
 8009170:	250a      	movs	r5, #10
 8009172:	4639      	mov	r1, r7
 8009174:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009178:	3b30      	subs	r3, #48	; 0x30
 800917a:	2b09      	cmp	r3, #9
 800917c:	d94d      	bls.n	800921a <_svfiprintf_r+0x16e>
 800917e:	b1b8      	cbz	r0, 80091b0 <_svfiprintf_r+0x104>
 8009180:	e00f      	b.n	80091a2 <_svfiprintf_r+0xf6>
 8009182:	462f      	mov	r7, r5
 8009184:	e7b8      	b.n	80090f8 <_svfiprintf_r+0x4c>
 8009186:	4a40      	ldr	r2, [pc, #256]	; (8009288 <_svfiprintf_r+0x1dc>)
 8009188:	1a80      	subs	r0, r0, r2
 800918a:	fa0b f000 	lsl.w	r0, fp, r0
 800918e:	4318      	orrs	r0, r3
 8009190:	9004      	str	r0, [sp, #16]
 8009192:	463d      	mov	r5, r7
 8009194:	e7d3      	b.n	800913e <_svfiprintf_r+0x92>
 8009196:	9a03      	ldr	r2, [sp, #12]
 8009198:	1d11      	adds	r1, r2, #4
 800919a:	6812      	ldr	r2, [r2, #0]
 800919c:	9103      	str	r1, [sp, #12]
 800919e:	2a00      	cmp	r2, #0
 80091a0:	db01      	blt.n	80091a6 <_svfiprintf_r+0xfa>
 80091a2:	9207      	str	r2, [sp, #28]
 80091a4:	e004      	b.n	80091b0 <_svfiprintf_r+0x104>
 80091a6:	4252      	negs	r2, r2
 80091a8:	f043 0302 	orr.w	r3, r3, #2
 80091ac:	9207      	str	r2, [sp, #28]
 80091ae:	9304      	str	r3, [sp, #16]
 80091b0:	783b      	ldrb	r3, [r7, #0]
 80091b2:	2b2e      	cmp	r3, #46	; 0x2e
 80091b4:	d10c      	bne.n	80091d0 <_svfiprintf_r+0x124>
 80091b6:	787b      	ldrb	r3, [r7, #1]
 80091b8:	2b2a      	cmp	r3, #42	; 0x2a
 80091ba:	d133      	bne.n	8009224 <_svfiprintf_r+0x178>
 80091bc:	9b03      	ldr	r3, [sp, #12]
 80091be:	1d1a      	adds	r2, r3, #4
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	9203      	str	r2, [sp, #12]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	bfb8      	it	lt
 80091c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80091cc:	3702      	adds	r7, #2
 80091ce:	9305      	str	r3, [sp, #20]
 80091d0:	4d2e      	ldr	r5, [pc, #184]	; (800928c <_svfiprintf_r+0x1e0>)
 80091d2:	7839      	ldrb	r1, [r7, #0]
 80091d4:	2203      	movs	r2, #3
 80091d6:	4628      	mov	r0, r5
 80091d8:	f7f7 f80a 	bl	80001f0 <memchr>
 80091dc:	b138      	cbz	r0, 80091ee <_svfiprintf_r+0x142>
 80091de:	2340      	movs	r3, #64	; 0x40
 80091e0:	1b40      	subs	r0, r0, r5
 80091e2:	fa03 f000 	lsl.w	r0, r3, r0
 80091e6:	9b04      	ldr	r3, [sp, #16]
 80091e8:	4303      	orrs	r3, r0
 80091ea:	3701      	adds	r7, #1
 80091ec:	9304      	str	r3, [sp, #16]
 80091ee:	7839      	ldrb	r1, [r7, #0]
 80091f0:	4827      	ldr	r0, [pc, #156]	; (8009290 <_svfiprintf_r+0x1e4>)
 80091f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091f6:	2206      	movs	r2, #6
 80091f8:	1c7e      	adds	r6, r7, #1
 80091fa:	f7f6 fff9 	bl	80001f0 <memchr>
 80091fe:	2800      	cmp	r0, #0
 8009200:	d038      	beq.n	8009274 <_svfiprintf_r+0x1c8>
 8009202:	4b24      	ldr	r3, [pc, #144]	; (8009294 <_svfiprintf_r+0x1e8>)
 8009204:	bb13      	cbnz	r3, 800924c <_svfiprintf_r+0x1a0>
 8009206:	9b03      	ldr	r3, [sp, #12]
 8009208:	3307      	adds	r3, #7
 800920a:	f023 0307 	bic.w	r3, r3, #7
 800920e:	3308      	adds	r3, #8
 8009210:	9303      	str	r3, [sp, #12]
 8009212:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009214:	444b      	add	r3, r9
 8009216:	9309      	str	r3, [sp, #36]	; 0x24
 8009218:	e76d      	b.n	80090f6 <_svfiprintf_r+0x4a>
 800921a:	fb05 3202 	mla	r2, r5, r2, r3
 800921e:	2001      	movs	r0, #1
 8009220:	460f      	mov	r7, r1
 8009222:	e7a6      	b.n	8009172 <_svfiprintf_r+0xc6>
 8009224:	2300      	movs	r3, #0
 8009226:	3701      	adds	r7, #1
 8009228:	9305      	str	r3, [sp, #20]
 800922a:	4619      	mov	r1, r3
 800922c:	250a      	movs	r5, #10
 800922e:	4638      	mov	r0, r7
 8009230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009234:	3a30      	subs	r2, #48	; 0x30
 8009236:	2a09      	cmp	r2, #9
 8009238:	d903      	bls.n	8009242 <_svfiprintf_r+0x196>
 800923a:	2b00      	cmp	r3, #0
 800923c:	d0c8      	beq.n	80091d0 <_svfiprintf_r+0x124>
 800923e:	9105      	str	r1, [sp, #20]
 8009240:	e7c6      	b.n	80091d0 <_svfiprintf_r+0x124>
 8009242:	fb05 2101 	mla	r1, r5, r1, r2
 8009246:	2301      	movs	r3, #1
 8009248:	4607      	mov	r7, r0
 800924a:	e7f0      	b.n	800922e <_svfiprintf_r+0x182>
 800924c:	ab03      	add	r3, sp, #12
 800924e:	9300      	str	r3, [sp, #0]
 8009250:	4622      	mov	r2, r4
 8009252:	4b11      	ldr	r3, [pc, #68]	; (8009298 <_svfiprintf_r+0x1ec>)
 8009254:	a904      	add	r1, sp, #16
 8009256:	4640      	mov	r0, r8
 8009258:	f7fc fc8a 	bl	8005b70 <_printf_float>
 800925c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009260:	4681      	mov	r9, r0
 8009262:	d1d6      	bne.n	8009212 <_svfiprintf_r+0x166>
 8009264:	89a3      	ldrh	r3, [r4, #12]
 8009266:	065b      	lsls	r3, r3, #25
 8009268:	f53f af35 	bmi.w	80090d6 <_svfiprintf_r+0x2a>
 800926c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800926e:	b01d      	add	sp, #116	; 0x74
 8009270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009274:	ab03      	add	r3, sp, #12
 8009276:	9300      	str	r3, [sp, #0]
 8009278:	4622      	mov	r2, r4
 800927a:	4b07      	ldr	r3, [pc, #28]	; (8009298 <_svfiprintf_r+0x1ec>)
 800927c:	a904      	add	r1, sp, #16
 800927e:	4640      	mov	r0, r8
 8009280:	f7fc ff2c 	bl	80060dc <_printf_i>
 8009284:	e7ea      	b.n	800925c <_svfiprintf_r+0x1b0>
 8009286:	bf00      	nop
 8009288:	0800953c 	.word	0x0800953c
 800928c:	08009542 	.word	0x08009542
 8009290:	08009546 	.word	0x08009546
 8009294:	08005b71 	.word	0x08005b71
 8009298:	08008ff7 	.word	0x08008ff7

0800929c <__ascii_wctomb>:
 800929c:	b149      	cbz	r1, 80092b2 <__ascii_wctomb+0x16>
 800929e:	2aff      	cmp	r2, #255	; 0xff
 80092a0:	bf85      	ittet	hi
 80092a2:	238a      	movhi	r3, #138	; 0x8a
 80092a4:	6003      	strhi	r3, [r0, #0]
 80092a6:	700a      	strbls	r2, [r1, #0]
 80092a8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80092ac:	bf98      	it	ls
 80092ae:	2001      	movls	r0, #1
 80092b0:	4770      	bx	lr
 80092b2:	4608      	mov	r0, r1
 80092b4:	4770      	bx	lr

080092b6 <memmove>:
 80092b6:	4288      	cmp	r0, r1
 80092b8:	b510      	push	{r4, lr}
 80092ba:	eb01 0302 	add.w	r3, r1, r2
 80092be:	d807      	bhi.n	80092d0 <memmove+0x1a>
 80092c0:	1e42      	subs	r2, r0, #1
 80092c2:	4299      	cmp	r1, r3
 80092c4:	d00a      	beq.n	80092dc <memmove+0x26>
 80092c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092ca:	f802 4f01 	strb.w	r4, [r2, #1]!
 80092ce:	e7f8      	b.n	80092c2 <memmove+0xc>
 80092d0:	4283      	cmp	r3, r0
 80092d2:	d9f5      	bls.n	80092c0 <memmove+0xa>
 80092d4:	1881      	adds	r1, r0, r2
 80092d6:	1ad2      	subs	r2, r2, r3
 80092d8:	42d3      	cmn	r3, r2
 80092da:	d100      	bne.n	80092de <memmove+0x28>
 80092dc:	bd10      	pop	{r4, pc}
 80092de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092e2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80092e6:	e7f7      	b.n	80092d8 <memmove+0x22>

080092e8 <_realloc_r>:
 80092e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ea:	4607      	mov	r7, r0
 80092ec:	4614      	mov	r4, r2
 80092ee:	460e      	mov	r6, r1
 80092f0:	b921      	cbnz	r1, 80092fc <_realloc_r+0x14>
 80092f2:	4611      	mov	r1, r2
 80092f4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80092f8:	f7fc bb4c 	b.w	8005994 <_malloc_r>
 80092fc:	b922      	cbnz	r2, 8009308 <_realloc_r+0x20>
 80092fe:	f7fc fafb 	bl	80058f8 <_free_r>
 8009302:	4625      	mov	r5, r4
 8009304:	4628      	mov	r0, r5
 8009306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009308:	f000 f814 	bl	8009334 <_malloc_usable_size_r>
 800930c:	42a0      	cmp	r0, r4
 800930e:	d20f      	bcs.n	8009330 <_realloc_r+0x48>
 8009310:	4621      	mov	r1, r4
 8009312:	4638      	mov	r0, r7
 8009314:	f7fc fb3e 	bl	8005994 <_malloc_r>
 8009318:	4605      	mov	r5, r0
 800931a:	2800      	cmp	r0, #0
 800931c:	d0f2      	beq.n	8009304 <_realloc_r+0x1c>
 800931e:	4631      	mov	r1, r6
 8009320:	4622      	mov	r2, r4
 8009322:	f7fc fad5 	bl	80058d0 <memcpy>
 8009326:	4631      	mov	r1, r6
 8009328:	4638      	mov	r0, r7
 800932a:	f7fc fae5 	bl	80058f8 <_free_r>
 800932e:	e7e9      	b.n	8009304 <_realloc_r+0x1c>
 8009330:	4635      	mov	r5, r6
 8009332:	e7e7      	b.n	8009304 <_realloc_r+0x1c>

08009334 <_malloc_usable_size_r>:
 8009334:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009338:	1f18      	subs	r0, r3, #4
 800933a:	2b00      	cmp	r3, #0
 800933c:	bfbc      	itt	lt
 800933e:	580b      	ldrlt	r3, [r1, r0]
 8009340:	18c0      	addlt	r0, r0, r3
 8009342:	4770      	bx	lr

08009344 <_init>:
 8009344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009346:	bf00      	nop
 8009348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800934a:	bc08      	pop	{r3}
 800934c:	469e      	mov	lr, r3
 800934e:	4770      	bx	lr

08009350 <_fini>:
 8009350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009352:	bf00      	nop
 8009354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009356:	bc08      	pop	{r3}
 8009358:	469e      	mov	lr, r3
 800935a:	4770      	bx	lr
