============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:37:21 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7 ps) Setup Check with Pin out_index_reg[28]/CK->B
          Group: reg2reg
     Startpoint: (R) out_index_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) out_index_reg[28]/B
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1650            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1650            0     
                                              
             Setup:-     142                  
       Uncertainty:-     125                  
     Required Time:=    1383                  
      Launch Clock:-       0                  
         Data Path:-    1376                  
             Slack:=       7                  

#----------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge       Cell         Fanout Trans Delay Arrival 
#                                                                           (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_index_reg[0]/CK        -       -      R     (arrival)             32     0     0       0 
  out_index_reg[0]/QN        -       CK->QN F     A2DFFQN_X2M_A9TL       2    95   233     233 
  g473/Y                     -       A->Y   R     INV_X2M_A9TL           4   115   102     335 
  inc_add_32_55_g436__1705/Y -       B->Y   F     NAND2_X3A_A9TL         2    95    91     426 
  inc_add_32_55_g414__6161/Y -       B->Y   R     NOR2_X6B_A9TL          4    95    95     521 
  inc_add_32_55_g412__7482/Y -       B->Y   R     AND2_X4M_A9TL          6    96   143     664 
  inc_add_32_55_g401__3680/Y -       A->Y   R     AND3_X8M_A9TR         15   117   184     848 
  inc_add_32_55_g388__2883/Y -       A->Y   F     NAND3XXB_X2M_A9TR      1   132   114     962 
  inc_add_32_55_g367__5107/Y -       A->Y   R     XNOR2_X1M_A9TL         1   191   118    1080 
  g502/Y                     -       A->Y   R     BUFH_X1M_A9TH          1   168   297    1376 
  out_index_reg[28]/B        <<<     -      R     A2DFFQ_X2M_A9TL        1     -     0    1376 
#----------------------------------------------------------------------------------------------

