Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug 23 15:13:52 2023
| Host         : LAPTOP-3AEAIHJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file metro_timing_summary_routed.rpt -pb metro_timing_summary_routed.pb -rpx metro_timing_summary_routed.rpx -warn_on_violation
| Design       : metro
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 46 register/latch pins with no clock driven by root clock pin: saniyelik_sayac_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.683        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.683        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 2.391ns (44.955%)  route 2.928ns (55.045%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  sayac_arttir_reg[26]/Q
                         net (fo=2, routed)           0.859     6.403    sayac_arttir_reg[26]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.527 r  saniyelik_sayac_i_8/O
                         net (fo=1, routed)           0.839     7.365    saniyelik_sayac_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.489 r  saniyelik_sayac_i_5/O
                         net (fo=1, routed)           0.401     7.891    saniyelik_sayac_i_5_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.843    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.967 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.967    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.499 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.727    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.955 r  sayac_arttir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    sayac_arttir_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.069 r  sayac_arttir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.069    sayac_arttir_reg[20]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.183 r  sayac_arttir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.183    sayac_arttir_reg[24]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.406 r  sayac_arttir_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.406    sayac_arttir_reg[28]_i_1_n_7
    SLICE_X36Y48         FDRE                                         r  sayac_arttir_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sayac_arttir_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    sayac_arttir_reg[28]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.388ns (45.021%)  route 2.916ns (54.979%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  sayac_arttir_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  sayac_arttir_reg[19]/Q
                         net (fo=2, routed)           0.679     6.221    sayac_arttir_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  saniyelik_sayac_i_6/O
                         net (fo=1, routed)           0.406     6.752    saniyelik_sayac_i_6_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.876 r  saniyelik_sayac_i_3/O
                         net (fo=1, routed)           1.003     7.878    saniyelik_sayac_i_3_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.002 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.830    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.954 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.954    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.486 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  sayac_arttir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    sayac_arttir_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  sayac_arttir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    sayac_arttir_reg[20]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.390 r  sayac_arttir_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.390    sayac_arttir_reg[24]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    sayac_arttir_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 2.367ns (44.803%)  route 2.916ns (55.197%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  sayac_arttir_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  sayac_arttir_reg[19]/Q
                         net (fo=2, routed)           0.679     6.221    sayac_arttir_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  saniyelik_sayac_i_6/O
                         net (fo=1, routed)           0.406     6.752    saniyelik_sayac_i_6_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.876 r  saniyelik_sayac_i_3/O
                         net (fo=1, routed)           1.003     7.878    saniyelik_sayac_i_3_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.002 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.830    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.954 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.954    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.486 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  sayac_arttir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    sayac_arttir_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  sayac_arttir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    sayac_arttir_reg[20]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.369 r  sayac_arttir_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.369    sayac_arttir_reg[24]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    sayac_arttir_reg[27]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 2.293ns (44.019%)  route 2.916ns (55.981%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  sayac_arttir_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  sayac_arttir_reg[19]/Q
                         net (fo=2, routed)           0.679     6.221    sayac_arttir_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  saniyelik_sayac_i_6/O
                         net (fo=1, routed)           0.406     6.752    saniyelik_sayac_i_6_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.876 r  saniyelik_sayac_i_3/O
                         net (fo=1, routed)           1.003     7.878    saniyelik_sayac_i_3_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.002 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.830    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.954 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.954    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.486 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  sayac_arttir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    sayac_arttir_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  sayac_arttir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    sayac_arttir_reg[20]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.295 r  sayac_arttir_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.295    sayac_arttir_reg[24]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    sayac_arttir_reg[26]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 2.274ns (43.717%)  route 2.928ns (56.283%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  sayac_arttir_reg[26]/Q
                         net (fo=2, routed)           0.859     6.403    sayac_arttir_reg[26]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.527 r  saniyelik_sayac_i_8/O
                         net (fo=1, routed)           0.839     7.365    saniyelik_sayac_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.489 r  saniyelik_sayac_i_5/O
                         net (fo=1, routed)           0.401     7.891    saniyelik_sayac_i_5_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.843    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.967 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.967    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.499 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.727    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.955 r  sayac_arttir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    sayac_arttir_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.289 r  sayac_arttir_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.289    sayac_arttir_reg[20]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  sayac_arttir_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  sayac_arttir_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    sayac_arttir_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.277ns (43.846%)  route 2.916ns (56.154%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  sayac_arttir_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  sayac_arttir_reg[19]/Q
                         net (fo=2, routed)           0.679     6.221    sayac_arttir_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  saniyelik_sayac_i_6/O
                         net (fo=1, routed)           0.406     6.752    saniyelik_sayac_i_6_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.876 r  saniyelik_sayac_i_3/O
                         net (fo=1, routed)           1.003     7.878    saniyelik_sayac_i_3_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.002 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.830    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.954 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.954    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.486 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  sayac_arttir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    sayac_arttir_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  sayac_arttir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    sayac_arttir_reg[20]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.279 r  sayac_arttir_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.279    sayac_arttir_reg[24]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    sayac_arttir_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 2.253ns (43.489%)  route 2.928ns (56.511%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  sayac_arttir_reg[26]/Q
                         net (fo=2, routed)           0.859     6.403    sayac_arttir_reg[26]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.527 r  saniyelik_sayac_i_8/O
                         net (fo=1, routed)           0.839     7.365    saniyelik_sayac_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.489 r  saniyelik_sayac_i_5/O
                         net (fo=1, routed)           0.401     7.891    saniyelik_sayac_i_5_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.843    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.967 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.967    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.499 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.727    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.955 r  sayac_arttir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    sayac_arttir_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.268 r  sayac_arttir_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.268    sayac_arttir_reg[20]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  sayac_arttir_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  sayac_arttir_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    sayac_arttir_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 2.179ns (42.670%)  route 2.928ns (57.330%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  sayac_arttir_reg[26]/Q
                         net (fo=2, routed)           0.859     6.403    sayac_arttir_reg[26]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.527 r  saniyelik_sayac_i_8/O
                         net (fo=1, routed)           0.839     7.365    saniyelik_sayac_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.489 r  saniyelik_sayac_i_5/O
                         net (fo=1, routed)           0.401     7.891    saniyelik_sayac_i_5_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.843    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.967 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.967    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.499 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.727    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.955 r  sayac_arttir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    sayac_arttir_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.194 r  sayac_arttir_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.194    sayac_arttir_reg[20]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  sayac_arttir_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  sayac_arttir_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    sayac_arttir_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 2.163ns (42.490%)  route 2.928ns (57.510%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  sayac_arttir_reg[26]/Q
                         net (fo=2, routed)           0.859     6.403    sayac_arttir_reg[26]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.527 r  saniyelik_sayac_i_8/O
                         net (fo=1, routed)           0.839     7.365    saniyelik_sayac_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.489 r  saniyelik_sayac_i_5/O
                         net (fo=1, routed)           0.401     7.891    saniyelik_sayac_i_5_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.843    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.967 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.967    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.499 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.727    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.955 r  sayac_arttir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.955    sayac_arttir_reg[16]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.178 r  sayac_arttir_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.178    sayac_arttir_reg[20]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  sayac_arttir_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  sayac_arttir_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    sayac_arttir_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 sayac_arttir_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_arttir_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 2.160ns (42.456%)  route 2.928ns (57.544%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  sayac_arttir_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  sayac_arttir_reg[26]/Q
                         net (fo=2, routed)           0.859     6.403    sayac_arttir_reg[26]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.527 r  saniyelik_sayac_i_8/O
                         net (fo=1, routed)           0.839     7.365    saniyelik_sayac_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.489 r  saniyelik_sayac_i_5/O
                         net (fo=1, routed)           0.401     7.891    saniyelik_sayac_i_5_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  saniyelik_sayac_i_2/O
                         net (fo=30, routed)          0.828     8.843    load
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.967 r  sayac_arttir[0]_i_5/O
                         net (fo=1, routed)           0.000     8.967    sayac_arttir[0]_i_5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.499 r  sayac_arttir_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sayac_arttir_reg[0]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  sayac_arttir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    sayac_arttir_reg[4]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  sayac_arttir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.727    sayac_arttir_reg[8]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  sayac_arttir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    sayac_arttir_reg[12]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.175 r  sayac_arttir_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.175    sayac_arttir_reg[16]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  sayac_arttir_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  sayac_arttir_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    sayac_arttir_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ancount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  ancount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ancount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.726    ancount_reg_n_0_[11]
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  ancount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    ancount_reg[8]_i_1_n_4
    SLICE_X61Y43         FDRE                                         r  ancount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  ancount_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.105     1.582    ancount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ancount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  ancount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ancount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    ancount_reg_n_0_[15]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  ancount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    ancount_reg[12]_i_1_n_4
    SLICE_X61Y44         FDRE                                         r  ancount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  ancount_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y44         FDRE (Hold_fdre_C_D)         0.105     1.582    ancount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ancount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  ancount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ancount_reg[3]/Q
                         net (fo=1, routed)           0.108     1.725    ancount_reg_n_0_[3]
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  ancount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    ancount_reg[0]_i_1_n_4
    SLICE_X61Y41         FDRE                                         r  ancount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  ancount_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y41         FDRE (Hold_fdre_C_D)         0.105     1.581    ancount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ancount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  ancount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ancount_reg[7]/Q
                         net (fo=1, routed)           0.108     1.725    ancount_reg_n_0_[7]
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  ancount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    ancount_reg[4]_i_1_n_4
    SLICE_X61Y42         FDRE                                         r  ancount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  ancount_reg[7]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.105     1.581    ancount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ancount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  ancount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ancount_reg[12]/Q
                         net (fo=1, routed)           0.105     1.723    ancount_reg_n_0_[12]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  ancount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    ancount_reg[12]_i_1_n_7
    SLICE_X61Y44         FDRE                                         r  ancount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  ancount_reg[12]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y44         FDRE (Hold_fdre_C_D)         0.105     1.582    ancount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ancount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  ancount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ancount_reg[4]/Q
                         net (fo=1, routed)           0.105     1.722    ancount_reg_n_0_[4]
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  ancount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    ancount_reg[4]_i_1_n_7
    SLICE_X61Y42         FDRE                                         r  ancount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  ancount_reg[4]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.105     1.581    ancount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ancount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  ancount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ancount_reg[8]/Q
                         net (fo=1, routed)           0.105     1.723    ancount_reg_n_0_[8]
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  ancount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    ancount_reg[8]_i_1_n_7
    SLICE_X61Y43         FDRE                                         r  ancount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  ancount_reg[8]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.105     1.582    ancount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ancount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  ancount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ancount_reg[10]/Q
                         net (fo=1, routed)           0.109     1.728    ancount_reg_n_0_[10]
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  ancount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    ancount_reg[8]_i_1_n_5
    SLICE_X61Y43         FDRE                                         r  ancount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  ancount_reg[10]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.105     1.582    ancount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ancount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  ancount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ancount_reg[14]/Q
                         net (fo=1, routed)           0.109     1.728    ancount_reg_n_0_[14]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  ancount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    ancount_reg[12]_i_1_n_5
    SLICE_X61Y44         FDRE                                         r  ancount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  ancount_reg[14]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y44         FDRE (Hold_fdre_C_D)         0.105     1.582    ancount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ancount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ancount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  ancount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ancount_reg[2]/Q
                         net (fo=1, routed)           0.109     1.727    ancount_reg_n_0_[2]
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  ancount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    ancount_reg[0]_i_1_n_5
    SLICE_X61Y41         FDRE                                         r  ancount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  ancount_reg[2]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y41         FDRE (Hold_fdre_C_D)         0.105     1.581    ancount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y41   ancount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y43   ancount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y43   ancount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   ancount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   ancount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   ancount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   ancount_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y41   ancount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y41   ancount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   sayac_arttir_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   sayac_arttir_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   sayac_arttir_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   sayac_arttir_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   sayac_arttir_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   sayac_arttir_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   sayac_arttir_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   sayac_arttir_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   sayac_arttir_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   sayac_arttir_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   ancount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   ancount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   ancount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   ancount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   ancount_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   ancount_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   ancount_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   ancount_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   ancount_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   ancount_reg[15]/C



