$date
	Sat Apr 16 16:02:07 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sram_tb $end
$scope module ram $end
$var wire 32 ! addr_bus [31:0] $end
$var wire 1 " clk $end
$var wire 1 # cs $end
$var wire 32 $ data_bus [31:0] $end
$var wire 1 % oe $end
$var wire 1 & rw $end
$var wire 11 ' sram_mar_bus [10:0] $end
$var wire 16 ( sram_data_bus [15:0] $end
$var reg 11 ) mar [10:0] $end
$var reg 16 * mdr [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bz (
bz '
0&
0%
b0 $
1#
1"
bz !
$end
#1
b0 !
0"
0#
#2
bx '
bx (
1"
1%
#3
b1 (
b1 '
b1 *
b1 )
b1 !
b1 $
0"
#4
1"
#5
b10 (
b10 '
b10 *
b10 )
b10 !
b10 $
0"
#6
1"
#7
b11 (
b11 '
b11 *
b11 )
b11 !
b11 $
0"
#8
1"
#9
b100 (
b100 '
b100 *
b100 )
b100 !
b100 $
0"
#10
1"
#11
b101 (
b101 '
b101 *
b101 )
b101 !
b101 $
0"
#12
1"
#13
b110 (
b110 '
b110 *
b110 )
b110 !
b110 $
0"
#14
1"
#15
b111 (
b111 '
b111 *
b111 )
b111 !
b111 $
0"
#16
1"
#17
b1000 (
b1000 '
b1000 *
b1000 )
b1000 !
b1000 $
0"
#18
1"
#19
b1001 (
b1001 '
b1001 *
b1001 )
b1001 !
b1001 $
0"
#20
1"
#21
b1010 (
b1010 '
b1010 *
b1010 )
b1010 !
b1010 $
0"
#22
1"
#23
b1011 (
b1011 '
b1011 *
b1011 )
b1011 !
b1011 $
0"
#24
1"
#25
b1100 (
b1100 '
b1100 *
b1100 )
b1100 !
b1100 $
0"
#26
1"
#27
b1101 (
b1101 '
b1101 *
b1101 )
b1101 !
b1101 $
0"
#28
1"
#29
b1110 (
b1110 '
b1110 *
b1110 )
b1110 !
b1110 $
0"
#30
1"
#31
b1111 (
b1111 '
b1111 *
b1111 )
b1111 !
b1111 $
0"
#32
1"
#33
b10000 (
b10000 '
b10000 *
b10000 )
b10000 !
b10000 $
0"
#34
1"
#35
0"
#36
b101 !
1"
0%
1&
#37
b101 (
b101 '
b101 )
0"
#38
b101 $
b101 *
b1010 !
1"
#39
b1010 (
b1010 '
b1010 )
0"
#40
b1010 $
b1010 *
1"
#41
0"
#42
b10000 $
b1010 (
1"
1%
0&
#43
b1010101010101010 (
b1000000000 '
b1010101010101010 *
b1000000000 )
b1010101010101010 $
b1000000000 !
0"
#44
1"
#45
0"
0%
1&
#46
1"
#47
0"
#48
1"
#49
