=====
SETUP
0.846
17.117
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_2_s
14.883
15.336
w_sdram_d_2_s0
16.547
17.117
u_sdram/ff_wdata_2_s0
17.117
=====
SETUP
1.106
16.856
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_4_s
14.883
15.400
w_sdram_d_4_s0
16.394
16.856
u_sdram/ff_wdata_4_s0
16.856
=====
SETUP
1.166
16.797
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_2_s
14.883
15.336
u_ppi/u_ppi_0/ff_port_c_2_s0
16.797
=====
SETUP
1.184
16.779
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_5_s
14.878
15.331
w_sdram_d_5_s0
16.317
16.779
u_sdram/ff_wdata_5_s0
16.779
=====
SETUP
1.200
16.762
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_7_s
14.998
15.553
w_sdram_d_7_s0
16.391
16.762
u_sdram/ff_wdata_7_s0
16.762
=====
SETUP
1.223
16.740
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_1_s
14.998
15.553
w_sdram_d_1_s0
16.369
16.740
u_sdram/ff_wdata_1_s0
16.740
=====
SETUP
1.315
16.648
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_7_s
14.998
15.553
u_ppi/u_ppi_0/ff_port_c_7_s0
16.648
=====
SETUP
1.338
16.625
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_1_s
14.998
15.553
u_ppi/u_ppi_0/ff_port_a_1_s0
16.625
=====
SETUP
1.397
16.565
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_3_s
14.663
15.034
w_sdram_d_3_s0
15.995
16.565
u_sdram/ff_wdata_3_s0
16.565
=====
SETUP
1.406
16.557
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_0_s
14.663
15.034
w_sdram_d_0_s0
16.095
16.557
u_sdram/ff_wdata_0_s0
16.557
=====
SETUP
1.471
16.492
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_7_s
14.998
15.553
u_ppi/u_ppi_0/ff_port_a_7_s0
16.492
=====
SETUP
1.489
16.474
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_1_s
14.998
15.553
u_ppi/u_ppi_0/ff_port_c_1_s0
16.474
=====
SETUP
1.537
16.426
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_5_s
14.878
15.331
u_ppi/u_ppi_0/ff_port_a_5_s0
16.426
=====
SETUP
1.541
16.422
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_5_s
14.878
15.331
u_ppi/u_ppi_0/ff_port_c_5_s0
16.422
=====
SETUP
1.626
16.336
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_3_s
14.663
15.034
u_ppi/u_ppi_0/ff_port_c_3_s0
16.336
=====
SETUP
1.626
16.336
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_3_s
14.663
15.034
u_ppi/u_ppi_0/ff_port_a_3_s0
16.336
=====
SETUP
1.632
16.330
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_0_s
14.663
15.034
u_ppi/u_ppi_0/ff_port_c_0_s0
16.330
=====
SETUP
1.639
16.324
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_6_s
14.663
15.034
w_sdram_d_6_s0
15.953
16.324
u_sdram/ff_wdata_6_s0
16.324
=====
SETUP
1.679
16.283
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_2_s
14.883
15.336
u_ppi/u_ppi_0/ff_port_a_2_s0
16.283
=====
SETUP
1.191
16.794
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_1_s
14.998
15.553
u_z80/ff_dinst_1_s0
16.794
=====
SETUP
1.365
16.620
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_7_s
14.998
15.553
u_z80/ff_dinst_7_s0
16.620
=====
SETUP
1.381
16.604
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_7_s
14.998
15.553
u_z80/ff_di_reg_7_s0
16.604
=====
SETUP
1.544
16.440
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_1_s
14.998
15.553
u_z80/ff_di_reg_1_s0
16.440
=====
SETUP
1.680
16.305
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_0_s
14.663
15.034
u_z80/ff_di_reg_0_s0
16.305
=====
SETUP
1.684
16.301
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s6
9.148
9.665
u_z80/u_cz80/n1139_s8
10.647
11.202
u_z80/n279_s23
12.079
12.628
u_z80/n279_s11
12.629
13.199
u_z80/n279_s6
13.200
13.662
u_z80/n279_s4
13.664
14.181
u_z80/d_Z_0_s
14.663
15.034
u_z80/ff_dinst_0_s0
16.301
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.937
=====
HOLD
0.198
6.062
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.218
5.951
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_4_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.951
=====
HOLD
0.221
5.954
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_3_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.954
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_2_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_2_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_2_s0
5.945
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_3_s0
5.945
=====
HOLD
0.324
6.188
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.188
=====
HOLD
0.335
6.199
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_5_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_5_s
6.199
=====
HOLD
0.335
6.199
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.199
=====
HOLD
0.335
6.199
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.199
