Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 04 15:36:40 2017
| Host         : DL-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file motorctrl_wrapper_timing_summary_routed.rpt -rpx motorctrl_wrapper_timing_summary_routed.rpx
| Design       : motorctrl_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/adc_time_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/count_int_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/freq_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.192        0.000                      0                29396        0.030        0.000                      0                29396        4.020        0.000                       0                 10234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.192        0.000                      0                29396        0.030        0.000                      0                29396        4.020        0.000                       0                 10234  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg144_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 1.450ns (15.622%)  route 7.831ns (84.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=271, routed)         7.831    12.354    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X29Y92         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg144_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.488    12.680    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg144_reg[24]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.095    12.547    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg144_reg[24]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg119_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 1.450ns (15.542%)  route 7.879ns (84.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=271, routed)         7.879    12.402    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X5Y95          FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg119_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.541    12.733    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y95          FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg119_reg[24]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)       -0.095    12.600    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg119_reg[24]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg113_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 1.450ns (15.543%)  route 7.879ns (84.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=271, routed)         7.879    12.401    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X2Y96          FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg113_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.541    12.733    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y96          FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg113_reg[24]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)       -0.095    12.600    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg113_reg[24]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg9_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 1.450ns (15.662%)  route 7.808ns (84.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=271, routed)         7.808    12.331    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X25Y97         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg9_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.486    12.678    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y97         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg9_reg[24]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X25Y97         FDRE (Setup_fdre_C_D)       -0.067    12.573    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg9_reg[24]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg203_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 1.450ns (15.627%)  route 7.829ns (84.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=271, routed)         7.829    12.352    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X22Y3          FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg203_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.495    12.687    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y3          FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg203_reg[17]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y3          FDRE (Setup_fdre_C_D)       -0.067    12.596    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg203_reg[17]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg221_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 1.450ns (15.847%)  route 7.700ns (84.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.664 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=274, routed)         7.700    12.223    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X26Y74         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg221_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.472    12.664    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y74         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg221_reg[6]/C
                         clock pessimism              0.116    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X26Y74         FDRE (Setup_fdre_C_D)       -0.067    12.559    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg221_reg[6]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg117_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 1.450ns (15.779%)  route 7.739ns (84.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=271, routed)         7.739    12.262    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X5Y96          FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg117_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.541    12.733    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y96          FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg117_reg[24]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)       -0.095    12.600    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg117_reg[24]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg108_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 1.450ns (15.876%)  route 7.683ns (84.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=274, routed)         7.683    12.206    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X23Y73         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg108_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.470    12.662    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y73         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg108_reg[6]/C
                         clock pessimism              0.116    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X23Y73         FDRE (Setup_fdre_C_D)       -0.062    12.562    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg108_reg[6]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg111_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 1.450ns (15.853%)  route 7.696ns (84.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=274, routed)         7.696    12.219    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X22Y72         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg111_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.471    12.663    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y72         FDRE                                         r  motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg111_reg[6]/C
                         clock pessimism              0.116    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X22Y72         FDRE (Setup_fdre_C_D)       -0.043    12.582    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/slv_reg111_reg[6]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 1.450ns (15.797%)  route 7.729ns (84.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.765     3.073    motorctrl_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  motorctrl_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=274, routed)         7.729    12.252    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X33Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       1.501    12.693    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg7_reg[6]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.043    12.626    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg7_reg[6]
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/slv_reg6_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.695%)  route 0.149ns (37.305%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.560     0.901    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y44         FDRE                                         r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/slv_reg6_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/slv_reg6_reg[23]/Q
                         net (fo=1, routed)           0.149     1.191    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/slv_reg6[23]
    SLICE_X21Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.236 r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata[23]_i_3/O
                         net (fo=1, routed)           0.000     1.236    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata[23]_i_3_n_0
    SLICE_X21Y44         MUXF7 (Prop_muxf7_I1_O)      0.065     1.301 r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.301    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/reg_data_out__0[23]
    SLICE_X21Y44         FDRE                                         r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.830     1.200    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y44         FDRE                                         r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.105     1.271    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.284ns (65.312%)  route 0.151ns (34.688%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.562     0.903    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y51         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg5_reg[5]/Q
                         net (fo=1, routed)           0.151     1.217    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg5[5]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.262 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           0.000     1.262    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[5]_i_3_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I1_O)      0.075     1.337 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.337    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out__0[5]
    SLICE_X32Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.832     1.202    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.134     1.307    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg6_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.251ns (62.250%)  route 0.152ns (37.750%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.561     0.902    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg6_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg6_reg[16]/Q
                         net (fo=1, routed)           0.152     1.195    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg6[16]
    SLICE_X23Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.240 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=1, routed)           0.000     1.240    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X23Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     1.305 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.305    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out__0[16]
    SLICE_X23Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.829     1.199    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.105     1.270    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.297ns (71.731%)  route 0.117ns (28.269%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.562     0.903    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y50         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=1, routed)           0.117     1.148    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[7]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.098     1.246 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     1.246    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X33Y48         MUXF7 (Prop_muxf7_I0_O)      0.071     1.317 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.317    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out__0[7]
    SLICE_X33Y48         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.832     1.202    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y48         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.105     1.278    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 motorctrl_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.567     0.908    motorctrl_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y49         FDRE                                         r  motorctrl_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  motorctrl_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.113     1.162    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X12Y48         SRLC32E                                      r  motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.835     1.205    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y48         SRLC32E                                      r  motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X12Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.248ns (58.536%)  route 0.176ns (41.464%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.560     0.901    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y43         FDRE                                         r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q
                         net (fo=1, routed)           0.176     1.217    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/slv_reg1[18]
    SLICE_X22Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.262 r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.000     1.262    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata[18]_i_2_n_0
    SLICE_X22Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     1.324 r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.324    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/reg_data_out__0[18]
    SLICE_X22Y44         FDRE                                         r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.828     1.198    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y44         FDRE                                         r  motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.269    motorctrl_i/StateController_0/U0/StateController_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.769%)  route 0.202ns (47.231%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.559     0.900    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y51         FDSE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDSE (Prop_fdse_C_Q)         0.141     1.041 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=33, routed)          0.202     1.243    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X23Y52         MUXF7 (Prop_muxf7_S_O)       0.085     1.328 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.328    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out__0[28]
    SLICE_X23Y52         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.828     1.198    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y52         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.105     1.269    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 motorctrl_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.708%)  route 0.283ns (63.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.565     0.906    motorctrl_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y52         FDRE                                         r  motorctrl_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  motorctrl_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.283     1.352    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X8Y48          SRLC32E                                      r  motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.835     1.205    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y48          SRLC32E                                      r  motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.251ns (56.072%)  route 0.197ns (43.928%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.564     0.905    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=1, routed)           0.197     1.242    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg7[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.045     1.287 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.000     1.287    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X33Y51         MUXF7 (Prop_muxf7_I1_O)      0.065     1.352 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.352    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out__0[1]
    SLICE_X33Y51         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.831     1.201    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y51         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.277    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.284ns (58.843%)  route 0.199ns (41.157%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.562     0.903    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y51         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=1, routed)           0.199     1.265    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.310 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.000     1.310    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I1_O)      0.075     1.385 r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.385    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out__0[6]
    SLICE_X34Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    motorctrl_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10234, routed)       0.833     1.203    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y49         FDRE                                         r  motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.308    motorctrl_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { motorctrl_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000      XADC_X0Y0      motorctrl_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  motorctrl_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X23Y60   motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X9Y59    motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X11Y66   motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__0/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X23Y60   motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__1/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X22Y35   motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__10/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X20Y34   motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__11/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X22Y35   motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__12/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y28   motorctrl_i/PI_CTRL_0/U0/PI_CTRL_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__13/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y47    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    motorctrl_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK



