
*** Running vivado
    with args -log pikachu_down_pixel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pikachu_down_pixel.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pikachu_down_pixel.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 295.164 ; gain = 83.859
INFO: [Synth 8-638] synthesizing module 'pikachu_down_pixel' [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/pikachu_down_pixel/synth/pikachu_down_pixel.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'pikachu_down_pixel' (11#1) [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/pikachu_down_pixel/synth/pikachu_down_pixel.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 494.406 ; gain = 283.102
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 494.406 ; gain = 283.102
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.399 . Memory (MB): peak = 563.469 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 563.469 ; gain = 352.164
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 563.469 ; gain = 352.164
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 563.469 ; gain = 352.164
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 563.469 ; gain = 352.164
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:03 . Memory (MB): peak = 563.469 ; gain = 352.164
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:19 . Memory (MB): peak = 585.801 ; gain = 374.496
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:19 . Memory (MB): peak = 585.805 ; gain = 374.500
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 606.289 ; gain = 394.984
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:21 . Memory (MB): peak = 606.289 ; gain = 394.984
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:21 . Memory (MB): peak = 606.289 ; gain = 394.984
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:21 . Memory (MB): peak = 606.289 ; gain = 394.984
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:21 . Memory (MB): peak = 606.289 ; gain = 394.984
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:21 . Memory (MB): peak = 606.289 ; gain = 394.984
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:21 . Memory (MB): peak = 606.289 ; gain = 394.984

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |     1|
|3     |LUT4       |     9|
|4     |RAMB18E1   |     1|
|5     |RAMB36E1   |     1|
|6     |RAMB36E1_1 |     1|
|7     |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:21 . Memory (MB): peak = 606.289 ; gain = 394.984
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:13 . Memory (MB): peak = 623.793 ; gain = 406.293
