(module "NL17SZ11DBVT1G" (layer F.Cu) (tedit 620D3580)
  (descr "NL17SZ11DBVT1G, SC-74-6 Gates ROHS")
  (tags "SC-74-6 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -3.6) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value NL17SZ11DBVT1G (at 0 3.6) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 1.5 1.726949) (end 1.529972 1.726949) (layer F.SilkS) (width 0.059995))
  (fp_circle (center 1.179959 1.530099) (end 1.25997 1.530099) (layer F.SilkS) (width 0.1))
  (fp_line (start -0.750089 1.6) (end 0.749936 1.6) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.750089 -1.6) (end 0.749936 -1.6) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.749936 1.425629) (end 0.749936 1.6) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.749936 -1.6) (end 0.749936 -1.425629) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.750089 1.425603) (end -0.750089 1.6) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.750089 -1.6) (end -0.750089 -1.425603) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at 1.099949 0.949962 90) (size 0.5 0.8) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 1.099949 0 90) (size 0.5 0.8) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 1.099949 -0.949962 90) (size 0.5 0.8) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -1.099949 0.949962 90) (size 0.5 0.8) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -1.099949 -0.949962 90) (size 0.5 0.8) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -1.099949 0 90) (size 0.5 0.8) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.6) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/NL17SZ11DBVT1G.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -90))
  )
)