{
    "8": [
        [
            "Module",
            "wire_count",
            "port_count",
            "wire_bits",
            "cell_count",
            "port_bits",
            "hierarchy_depth",
            "$_XOR_",
            "full_adder",
            "$_OR_",
            "half_adder",
            "$_AND_"
        ],
        [
            "full_adder",
            8,
            5,
            8,
            3,
            5,
            1,
            2,
            0,
            1,
            2,
            2
        ],
        [
            "full_adder -> half_adder",
            4,
            4,
            4,
            2,
            4,
            0,
            1,
            0,
            0,
            0,
            1
        ],
        [
            "half_adder",
            4,
            4,
            4,
            2,
            4,
            0,
            1,
            0,
            0,
            0,
            1
        ],
        [
            "ripple_carry_adder",
            6,
            5,
            10,
            2,
            8,
            2,
            18,
            9,
            9,
            0,
            18
        ],
        [
            "ripple_carry_adder -> full_adder",
            8,
            5,
            8,
            3,
            5,
            1,
            2,
            0,
            1,
            2,
            2
        ]
    ]
}