// Seed: 2602144145
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7 = id_2;
  assign id_3 = id_3;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  id_9 :
  assert property (@(1) id_1)
  else;
  wire id_10;
  static id_11(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_2), .id_4(), .id_5("")
  );
  assign id_6[1] = id_11;
  wire id_12;
  real id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_3,
      id_12,
      id_9
  );
endmodule
